#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 23:25:18 2025
# Process ID: 27857
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2809.143 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.152 ; gain = 113.992 ; free physical = 454046 ; free virtual = 852850
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27868
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.641 ; gain = 391.629 ; free physical = 453377 ; free virtual = 852181
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3016.516 ; gain = 584.504 ; free physical = 453165 ; free virtual = 851971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3022.453 ; gain = 590.441 ; free physical = 453150 ; free virtual = 851956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3030.457 ; gain = 598.445 ; free physical = 453150 ; free virtual = 851957
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3161.902 ; gain = 729.891 ; free physical = 453001 ; free virtual = 851811
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   18 Bit       Adders := 10    
	   3 Input   10 Bit       Adders := 60    
	   2 Input   10 Bit       Adders := 30    
	   3 Input    5 Bit       Adders := 80    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 110   
+---XORs : 
	   2 Input      1 Bit         XORs := 330   
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 476   
	                9 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 55    
	                1 Bit    Registers := 638   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 456   
	   3 Input   10 Bit        Muxes := 240   
	   6 Input   10 Bit        Muxes := 20    
	   4 Input   10 Bit        Muxes := 100   
	   7 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 250   
	   3 Input    9 Bit        Muxes := 80    
	   5 Input    9 Bit        Muxes := 40    
	   7 Input    9 Bit        Muxes := 20    
	   2 Input    8 Bit        Muxes := 160   
	   3 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 24    
	   3 Input    7 Bit        Muxes := 40    
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 220   
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 40    
	   2 Input    2 Bit        Muxes := 58    
	   2 Input    1 Bit        Muxes := 318   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U15/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U15/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U30/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U30/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U45/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U45/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U60/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U60/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U75/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U75/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U75/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_25556_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7729]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_25452_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7718]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_25660_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7740]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_25348_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7707]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_25680_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7693]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_25675_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7688]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_25685_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7694]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_25665_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7696]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_25670_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7677]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_25705_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7699]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_25700_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7698]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_25710_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7700]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_25690_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7695]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_25695_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7697]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_26032_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7704]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_25928_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7703]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_26136_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7705]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_25824_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7702]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_26156_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7710]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_26151_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7709]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_26161_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7711]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_26141_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7706]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_26146_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7708]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_26181_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7715]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_26176_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7714]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_26186_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7716]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_26166_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7712]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_26171_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7713]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_26508_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7721]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_26404_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7720]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_26612_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7722]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_26300_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7719]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_26632_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7726]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_26627_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7725]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_26637_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7727]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_26617_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7723]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_26622_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7724]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_26657_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7732]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_26652_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7731]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_26662_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7733]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_26642_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7728]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_26647_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7730]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_26978_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7737]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_26874_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7736]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_27082_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7738]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_26770_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7735]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_27102_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7669]
WARNING: [Synth 8-6014] Unused sequential element tmp_103_reg_27097_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7668]
WARNING: [Synth 8-6014] Unused sequential element tmp_107_reg_27107_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7670]
WARNING: [Synth 8-6014] Unused sequential element tmp_99_reg_27087_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7739]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_27092_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7667]
WARNING: [Synth 8-6014] Unused sequential element tmp_115_reg_27127_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7674]
WARNING: [Synth 8-6014] Unused sequential element tmp_113_reg_27122_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7673]
WARNING: [Synth 8-6014] Unused sequential element tmp_117_reg_27132_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7675]
WARNING: [Synth 8-6014] Unused sequential element tmp_109_reg_27112_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7671]
WARNING: [Synth 8-6014] Unused sequential element tmp_111_reg_27117_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7672]
WARNING: [Synth 8-6014] Unused sequential element tmp_125_reg_27454_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7680]
WARNING: [Synth 8-6014] Unused sequential element tmp_123_reg_27350_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7679]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_reg_27552_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7681]
WARNING: [Synth 8-6014] Unused sequential element tmp_121_reg_27246_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7678]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_27572_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7685]
WARNING: [Synth 8-6014] Unused sequential element tmp_133_reg_27567_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7684]
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_27577_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7686]
WARNING: [Synth 8-6014] Unused sequential element tmp_129_reg_27557_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7682]
WARNING: [Synth 8-6014] Unused sequential element tmp_131_reg_27562_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7683]
WARNING: [Synth 8-6014] Unused sequential element tmp_145_reg_27597_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7691]
WARNING: [Synth 8-6014] Unused sequential element tmp_143_reg_27592_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7690]
WARNING: [Synth 8-6014] Unused sequential element tmp_147_reg_27602_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7692]
WARNING: [Synth 8-6014] Unused sequential element tmp_139_reg_27582_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7687]
WARNING: [Synth 8-6014] Unused sequential element tmp_141_reg_27587_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p5-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s.v:7689]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_3_reg_27667_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_reg_25239_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_reg_25239_reg is absorbed into DSP tmp_reg_25239_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U113/tmp_product is absorbed into DSP tmp_reg_25239_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_reg_27647_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U192/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U262/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_11_reg_27737_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U197/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U197/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U197/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U197/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U197/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U197/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U197/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U267/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U267/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U267/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U267/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U267/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U267/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U267/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_8_reg_27717_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_15_reg_27772_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_29_reg_25715_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_29_reg_25715_reg is absorbed into DSP tmp_29_reg_25715_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U128/tmp_product is absorbed into DSP tmp_29_reg_25715_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_12_reg_27752_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U206/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U276/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_23_reg_27842_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U211/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U211/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U211/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U211/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U211/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U211/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U211/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U281/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U281/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U281/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U281/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U281/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U281/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U281/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_20_reg_27822_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_27_reg_27877_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_59_reg_26191_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_59_reg_26191_reg is absorbed into DSP tmp_59_reg_26191_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U143/tmp_product is absorbed into DSP tmp_59_reg_26191_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_24_reg_27857_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U220/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U290/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_35_reg_27947_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U225/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U225/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U225/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U225/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U225/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U225/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U225/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U295/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U295/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U295/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U295/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U295/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U295/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U295/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_32_reg_27927_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_39_reg_27982_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_89_reg_26667_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_89_reg_26667_reg is absorbed into DSP tmp_89_reg_26667_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U158/tmp_product is absorbed into DSP tmp_89_reg_26667_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_36_reg_27962_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U234/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U304/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U304/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U304/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U304/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U304/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U304/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U304/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_47_reg_28052_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U239/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U239/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U239/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U239/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U239/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U239/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U239/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U309/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U309/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U309/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U309/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U309/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U309/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U309/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_44_reg_28032_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_51_reg_28087_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_119_reg_27137_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_119_reg_27137_reg is absorbed into DSP tmp_119_reg_27137_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U173/tmp_product is absorbed into DSP tmp_119_reg_27137_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_48_reg_28067_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U248/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U318/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_59_reg_28157_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U253/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U253/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U253/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U253/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U253/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U253/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U253/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U323/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U323/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U323/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U323/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U323/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U323/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U323/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_56_reg_28137_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:05 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451791 ; free virtual = 850617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B2          | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A2*B          | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451775 ; free virtual = 850601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451824 ; free virtual = 850650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:26 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451791 ; free virtual = 850616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:26 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451798 ; free virtual = 850624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451792 ; free virtual = 850617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:29 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451817 ; free virtual = 850642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451818 ; free virtual = 850643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451818 ; free virtual = 850643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1379|
|3     |DSP48E2         |    11|
|4     |DSP_ALU         |   139|
|5     |DSP_A_B_DATA    |   139|
|6     |DSP_C_DATA      |   139|
|7     |DSP_MULTIPLIER  |   139|
|8     |DSP_M_DATA      |   139|
|9     |DSP_OUTPUT      |   139|
|10    |DSP_PREADD      |   139|
|11    |DSP_PREADD_DATA |   139|
|12    |LUT1            |   346|
|13    |LUT2            |  4282|
|14    |LUT3            |  2690|
|15    |LUT4            |  6341|
|16    |LUT5            |  1339|
|17    |LUT6            | 10585|
|18    |MUXF7           |    15|
|19    |FDRE            |  3725|
|20    |FDSE            |   168|
|21    |IBUF            |  1004|
|22    |OBUF            |   168|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                                                                                                                 |Cells |
+------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                                                                                                                       | 33166|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                                                                                                                           |   150|
|3     |  sparse_arr_feat_conv1_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                                                                                                                |    47|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_515                                                                                                                                   |    36|
|5     |  sparse_arr_feat_conv1_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                                                                                                              |    64|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_514                                                                                                                                   |    53|
|7     |  sparse_arr_feat_conv1_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                                                                                                              |   796|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_513                                                                                                                                   |   784|
|9     |  sparse_arr_feat_conv1_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                                                                                                              |    48|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_512                                                                                                                                   |    36|
|11    |  sparse_arr_feat_conv1_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                                                                                                              |    64|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_511                                                                                                                                   |    53|
|13    |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                              |    45|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_510                                                                                                                                   |    36|
|15    |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                              |    65|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_509                                                                                                                                   |    54|
|17    |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                              |   794|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_508                                                                                                                                   |   784|
|19    |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                              |    46|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_507                                                                                                                                   |    36|
|21    |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                              |    63|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_506                                                                                                                                   |    53|
|23    |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                                                                                                              |   795|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_505                                                                                                                                   |   784|
|25    |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                                                                                                             |    46|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_504                                                                                                                                   |    36|
|27    |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                                                                                                             |    63|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_503                                                                                                                                   |    53|
|29    |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                                                                                                             |   794|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_502                                                                                                                                   |   784|
|31    |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                                                                                                             |   795|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_501                                                                                                                                   |   784|
|33    |  sparse_arr_feat_conv2_out_10_U                                    |hls_dummy_fifo_w10_d2_S_14                                                                                                                                             |    50|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_500                                                                                                                                   |    40|
|35    |  sparse_arr_feat_conv2_out_11_U                                    |hls_dummy_fifo_w10_d2_S_15                                                                                                                                             |    49|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_499                                                                                                                                   |    40|
|37    |  sparse_arr_feat_conv2_out_12_U                                    |hls_dummy_fifo_w10_d2_S_16                                                                                                                                             |    51|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_498                                                                                                                                   |    40|
|39    |  sparse_arr_feat_conv2_out_13_U                                    |hls_dummy_fifo_w10_d2_S_17                                                                                                                                             |    50|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_497                                                                                                                                   |    40|
|41    |  sparse_arr_feat_conv2_out_14_U                                    |hls_dummy_fifo_w10_d2_S_18                                                                                                                                             |    50|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_496                                                                                                                                   |    40|
|43    |  sparse_arr_feat_conv2_out_1_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                             |    48|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_495                                                                                                                                   |    40|
|45    |  sparse_arr_feat_conv2_out_2_U                                     |hls_dummy_fifo_w10_d2_S_20                                                                                                                                             |    50|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_494                                                                                                                                   |    40|
|47    |  sparse_arr_feat_conv2_out_3_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                             |    49|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_493                                                                                                                                   |    40|
|49    |  sparse_arr_feat_conv2_out_4_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                             |    66|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_492                                                                                                                                   |    40|
|51    |  sparse_arr_feat_conv2_out_5_U                                     |hls_dummy_fifo_w10_d2_S_23                                                                                                                                             |    51|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_491                                                                                                                                   |    40|
|53    |  sparse_arr_feat_conv2_out_6_U                                     |hls_dummy_fifo_w10_d2_S_24                                                                                                                                             |    50|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_490                                                                                                                                   |    40|
|55    |  sparse_arr_feat_conv2_out_7_U                                     |hls_dummy_fifo_w10_d2_S_25                                                                                                                                             |    49|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_489                                                                                                                                   |    40|
|57    |  sparse_arr_feat_conv2_out_8_U                                     |hls_dummy_fifo_w10_d2_S_26                                                                                                                                             |    50|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_488                                                                                                                                   |    40|
|59    |  sparse_arr_feat_conv2_out_9_U                                     |hls_dummy_fifo_w10_d2_S_27                                                                                                                                             |    51|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_487                                                                                                                                   |    40|
|61    |  sparse_arr_feat_conv2_out_U                                       |hls_dummy_fifo_w10_d2_S_28                                                                                                                                             |    50|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_486                                                                                                                                   |    40|
|63    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_29                                                                                                                                             |   911|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_485                                                                                                                                   |   901|
|65    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_30                                                                                                                                             |   925|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_484                                                                                                                                   |   915|
|67    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_31                                                                                                                                             |   943|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_483                                                                                                                                   |   933|
|69    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_32                                                                                                                                             |   955|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_482                                                                                                                                   |   944|
|71    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_33                                                                                                                                             |   900|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                       |   890|
|73    |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                 |    58|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_481                                                                                                                                    |    48|
|75    |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w4_d2_S_34                                                                                                                                              |    46|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_480                                                                                                                                    |    36|
|77    |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w4_d2_S_35                                                                                                                                              |    53|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_479                                                                                                                                    |    42|
|79    |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w4_d2_S_36                                                                                                                                              |    55|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_478                                                                                                                                    |    45|
|81    |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w4_d2_S_37                                                                                                                                              |    51|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_477                                                                                                                                    |    40|
|83    |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w4_d2_S_38                                                                                                                                              |    55|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_476                                                                                                                                    |    45|
|85    |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w4_d2_S_39                                                                                                                                              |    49|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_475                                                                                                                                    |    39|
|87    |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w4_d2_S_40                                                                                                                                              |    49|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_474                                                                                                                                    |    39|
|89    |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w4_d2_S_41                                                                                                                                              |    57|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_473                                                                                                                                    |    47|
|91    |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w4_d2_S_42                                                                                                                                              |    48|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_472                                                                                                                                    |    39|
|93    |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w4_d2_S_43                                                                                                                                              |    55|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_471                                                                                                                                    |    44|
|95    |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w4_d2_S_44                                                                                                                                              |    42|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_470                                                                                                                                    |    33|
|97    |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w4_d2_S_45                                                                                                                                              |    63|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_469                                                                                                                                    |    53|
|99    |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w4_d2_S_46                                                                                                                                              |    42|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_468                                                                                                                                    |    33|
|101   |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w4_d2_S_47                                                                                                                                              |    55|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_467                                                                                                                                    |    44|
|103   |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w4_d2_S_48                                                                                                                                              |    51|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_466                                                                                                                                    |    42|
|105   |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w4_d2_S_49                                                                                                                                              |    55|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_465                                                                                                                                    |    45|
|107   |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w4_d2_S_50                                                                                                                                              |    51|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_464                                                                                                                                    |    42|
|109   |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w4_d2_S_51                                                                                                                                              |    57|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_463                                                                                                                                    |    45|
|111   |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w4_d2_S_52                                                                                                                                              |    45|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                        |    36|
|113   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s                                                                                              |  6866|
|114   |    mul_10s_10ns_18_1_1_U15                                         |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                          |     2|
|115   |    mul_10s_10ns_18_1_1_U30                                         |hls_dummy_mul_10s_10ns_18_1_1_390                                                                                                                                      |     2|
|116   |    mul_10s_10ns_18_1_1_U45                                         |hls_dummy_mul_10s_10ns_18_1_1_391                                                                                                                                      |     2|
|117   |    mul_10s_10ns_18_1_1_U60                                         |hls_dummy_mul_10s_10ns_18_1_1_392                                                                                                                                      |     2|
|118   |    mul_10s_10ns_18_1_1_U75                                         |hls_dummy_mul_10s_10ns_18_1_1_393                                                                                                                                      |     2|
|119   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_394                                                                                                                                       |   150|
|120   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_395                                                                                                                                       |   128|
|121   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_396                                                                                                                                       |   128|
|122   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_397                                                                                                                                       |   168|
|123   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_398                                                                                                                                       |    71|
|124   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_399                                                                                                                                       |    70|
|125   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_400                                                                                                                                       |    70|
|126   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_401                                                                                                                                       |    80|
|127   |    mul_10s_10s_18_1_1_U20                                          |hls_dummy_mul_10s_10s_18_1_1_402                                                                                                                                       |     4|
|128   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_403                                                                                                                                       |   124|
|129   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_404                                                                                                                                       |    65|
|130   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_405                                                                                                                                       |    65|
|131   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_406                                                                                                                                       |   133|
|132   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_407                                                                                                                                       |   106|
|133   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_408                                                                                                                                       |    65|
|134   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_409                                                                                                                                       |    65|
|135   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_410                                                                                                                                       |   115|
|136   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_411                                                                                                                                       |    72|
|137   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_412                                                                                                                                       |    63|
|138   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_413                                                                                                                                       |    63|
|139   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_414                                                                                                                                       |    81|
|140   |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_415                                                                                                                                       |     4|
|141   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_416                                                                                                                                       |   124|
|142   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_417                                                                                                                                       |    64|
|143   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_418                                                                                                                                       |    64|
|144   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_419                                                                                                                                       |   133|
|145   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_420                                                                                                                                       |   106|
|146   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_421                                                                                                                                       |    65|
|147   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_422                                                                                                                                       |    65|
|148   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_423                                                                                                                                       |   115|
|149   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_424                                                                                                                                       |    72|
|150   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_425                                                                                                                                       |    63|
|151   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_426                                                                                                                                       |    63|
|152   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_427                                                                                                                                       |    81|
|153   |    mul_10s_10s_18_1_1_U50                                          |hls_dummy_mul_10s_10s_18_1_1_428                                                                                                                                       |     4|
|154   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_429                                                                                                                                       |   124|
|155   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_430                                                                                                                                       |    64|
|156   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_431                                                                                                                                       |    64|
|157   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_432                                                                                                                                       |   133|
|158   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_433                                                                                                                                       |   106|
|159   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_434                                                                                                                                       |    65|
|160   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_435                                                                                                                                       |    65|
|161   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_436                                                                                                                                       |   115|
|162   |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_437                                                                                                                                       |    72|
|163   |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_438                                                                                                                                       |    63|
|164   |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_439                                                                                                                                       |    63|
|165   |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_440                                                                                                                                       |    81|
|166   |    mul_10s_10s_18_1_1_U65                                          |hls_dummy_mul_10s_10s_18_1_1_441                                                                                                                                       |     4|
|167   |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_442                                                                                                                                       |   124|
|168   |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_443                                                                                                                                       |    64|
|169   |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_444                                                                                                                                       |    64|
|170   |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_445                                                                                                                                       |   133|
|171   |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_446                                                                                                                                       |   107|
|172   |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_447                                                                                                                                       |    92|
|173   |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_448                                                                                                                                       |    92|
|174   |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_449                                                                                                                                       |   116|
|175   |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_450                                                                                                                                       |    72|
|176   |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_451                                                                                                                                       |    70|
|177   |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_452                                                                                                                                       |    70|
|178   |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_453                                                                                                                                       |    81|
|179   |    mul_10s_10s_18_1_1_U80                                          |hls_dummy_mul_10s_10s_18_1_1_454                                                                                                                                       |     4|
|180   |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_455                                                                                                                                       |   124|
|181   |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_456                                                                                                                                       |    67|
|182   |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_457                                                                                                                                       |    67|
|183   |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_458                                                                                                                                       |   133|
|184   |    mul_10s_8ns_18_1_1_U10                                          |hls_dummy_mul_10s_8ns_18_1_1                                                                                                                                           |    15|
|185   |    mul_10s_8ns_18_1_1_U25                                          |hls_dummy_mul_10s_8ns_18_1_1_459                                                                                                                                       |    15|
|186   |    mul_10s_8ns_18_1_1_U40                                          |hls_dummy_mul_10s_8ns_18_1_1_460                                                                                                                                       |    15|
|187   |    mul_10s_8ns_18_1_1_U55                                          |hls_dummy_mul_10s_8ns_18_1_1_461                                                                                                                                       |    15|
|188   |    mul_10s_8ns_18_1_1_U70                                          |hls_dummy_mul_10s_8ns_18_1_1_462                                                                                                                                       |    15|
|189   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_s                                                                                              |  9686|
|190   |    tmp_reg_25239_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/tmp_29_reg_25715_reg_funnel__1                                                                       |     8|
|191   |    tmp_29_reg_25715_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/tmp_29_reg_25715_reg_funnel                                                                          |     8|
|192   |    tmp_59_reg_26191_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/tmp_29_reg_25715_reg_funnel__3                                                                       |     8|
|193   |    tmp_89_reg_26667_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/tmp_29_reg_25715_reg_funnel__2                                                                       |     8|
|194   |    tmp_119_reg_27137_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/tmp_29_reg_25715_reg_funnel__4                                                                       |     8|
|195   |    mac_muladd_10s_10s_18ns_18_1_1_U188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                               |    28|
|196   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_389                                                                                                                   |    28|
|197   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__34  |     8|
|198   |    mac_muladd_10s_10s_18ns_18_1_1_U189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_53                                                                                                                            |    21|
|199   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_388                                                                                                                   |    21|
|200   |    mac_muladd_10s_10s_18ns_18_1_1_U190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_54                                                                                                                            |    21|
|201   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_387                                                                                                                   |    21|
|202   |    mac_muladd_10s_10s_18ns_18_1_1_U191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_55                                                                                                                            |    21|
|203   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_386                                                                                                                   |    21|
|204   |    mac_muladd_10s_10s_18ns_18_1_1_U193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_56                                                                                                                            |    31|
|205   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_385                                                                                                                   |    31|
|206   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__76  |     8|
|207   |    mac_muladd_10s_10s_18ns_18_1_1_U194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_57                                                                                                                            |    31|
|208   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_384                                                                                                                   |    31|
|209   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__69  |     8|
|210   |    mac_muladd_10s_10s_18ns_18_1_1_U195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_58                                                                                                                            |    31|
|211   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_383                                                                                                                   |    31|
|212   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8   |     8|
|213   |    mac_muladd_10s_10s_18ns_18_1_1_U196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_59                                                                                                                            |    31|
|214   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_382                                                                                                                   |    31|
|215   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23  |     8|
|216   |    mac_muladd_10s_10s_18ns_18_1_1_U198                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_60                                                                                                                            |    29|
|217   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_381                                                                                                                   |    29|
|218   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__33  |     8|
|219   |    mac_muladd_10s_10s_18ns_18_1_1_U199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_61                                                                                                                            |    29|
|220   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_380                                                                                                                   |    29|
|221   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__65  |     8|
|222   |    mac_muladd_10s_10s_18ns_18_1_1_U200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_62                                                                                                                            |    29|
|223   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_379                                                                                                                   |    29|
|224   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__64  |     8|
|225   |    mac_muladd_10s_10s_18ns_18_1_1_U201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_63                                                                                                                            |    29|
|226   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_378                                                                                                                   |    29|
|227   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__28  |     8|
|228   |    mac_muladd_10s_10s_18ns_18_1_1_U202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_64                                                                                                                            |    28|
|229   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_377                                                                                                                   |    28|
|230   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__26  |     8|
|231   |    mac_muladd_10s_10s_18ns_18_1_1_U203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_65                                                                                                                            |    28|
|232   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_376                                                                                                                   |    28|
|233   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__53  |     8|
|234   |    mac_muladd_10s_10s_18ns_18_1_1_U204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_66                                                                                                                            |    28|
|235   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_375                                                                                                                   |    28|
|236   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__54  |     8|
|237   |    mac_muladd_10s_10s_18ns_18_1_1_U205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_67                                                                                                                            |    28|
|238   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_374                                                                                                                   |    28|
|239   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__61  |     8|
|240   |    mac_muladd_10s_10s_18ns_18_1_1_U207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_68                                                                                                                            |    31|
|241   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_373                                                                                                                   |    31|
|242   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22  |     8|
|243   |    mac_muladd_10s_10s_18ns_18_1_1_U208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_69                                                                                                                            |    31|
|244   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_372                                                                                                                   |    31|
|245   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__63  |     8|
|246   |    mac_muladd_10s_10s_18ns_18_1_1_U209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_70                                                                                                                            |    31|
|247   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_371                                                                                                                   |    31|
|248   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9   |     8|
|249   |    mac_muladd_10s_10s_18ns_18_1_1_U210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_71                                                                                                                            |    31|
|250   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_370                                                                                                                   |    31|
|251   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15  |     8|
|252   |    mac_muladd_10s_10s_18ns_18_1_1_U212                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_72                                                                                                                            |    29|
|253   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_369                                                                                                                   |    29|
|254   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel      |     8|
|255   |    mac_muladd_10s_10s_18ns_18_1_1_U213                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_73                                                                                                                            |    29|
|256   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_368                                                                                                                   |    29|
|257   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__37  |     8|
|258   |    mac_muladd_10s_10s_18ns_18_1_1_U214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_74                                                                                                                            |    29|
|259   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_367                                                                                                                   |    29|
|260   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__67  |     8|
|261   |    mac_muladd_10s_10s_18ns_18_1_1_U215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_75                                                                                                                            |    29|
|262   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_366                                                                                                                   |    29|
|263   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__57  |     8|
|264   |    mac_muladd_10s_10s_18ns_18_1_1_U216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_76                                                                                                                            |    28|
|265   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_365                                                                                                                   |    28|
|266   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__31  |     8|
|267   |    mac_muladd_10s_10s_18ns_18_1_1_U217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_77                                                                                                                            |    28|
|268   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_364                                                                                                                   |    28|
|269   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16  |     8|
|270   |    mac_muladd_10s_10s_18ns_18_1_1_U218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_78                                                                                                                            |    28|
|271   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_363                                                                                                                   |    28|
|272   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14  |     8|
|273   |    mac_muladd_10s_10s_18ns_18_1_1_U219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_79                                                                                                                            |    28|
|274   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_362                                                                                                                   |    28|
|275   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__56  |     8|
|276   |    mac_muladd_10s_10s_18ns_18_1_1_U221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_80                                                                                                                            |    31|
|277   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_361                                                                                                                   |    31|
|278   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__70  |     8|
|279   |    mac_muladd_10s_10s_18ns_18_1_1_U222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_81                                                                                                                            |    31|
|280   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_360                                                                                                                   |    31|
|281   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12  |     8|
|282   |    mac_muladd_10s_10s_18ns_18_1_1_U223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_82                                                                                                                            |    31|
|283   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_359                                                                                                                   |    31|
|284   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__48  |     8|
|285   |    mac_muladd_10s_10s_18ns_18_1_1_U224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_83                                                                                                                            |    31|
|286   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_358                                                                                                                   |    31|
|287   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6   |     8|
|288   |    mac_muladd_10s_10s_18ns_18_1_1_U226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_84                                                                                                                            |    29|
|289   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_357                                                                                                                   |    29|
|290   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__32  |     8|
|291   |    mac_muladd_10s_10s_18ns_18_1_1_U227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_85                                                                                                                            |    29|
|292   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_356                                                                                                                   |    29|
|293   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13  |     8|
|294   |    mac_muladd_10s_10s_18ns_18_1_1_U228                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_86                                                                                                                            |    29|
|295   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_355                                                                                                                   |    29|
|296   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__27  |     8|
|297   |    mac_muladd_10s_10s_18ns_18_1_1_U229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_87                                                                                                                            |    29|
|298   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_354                                                                                                                   |    29|
|299   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19  |     8|
|300   |    mac_muladd_10s_10s_18ns_18_1_1_U230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_88                                                                                                                            |    29|
|301   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_353                                                                                                                   |    29|
|302   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7   |     8|
|303   |    mac_muladd_10s_10s_18ns_18_1_1_U231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_89                                                                                                                            |    28|
|304   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_352                                                                                                                   |    28|
|305   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10  |     8|
|306   |    mac_muladd_10s_10s_18ns_18_1_1_U232                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_90                                                                                                                            |    28|
|307   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_351                                                                                                                   |    28|
|308   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5   |     8|
|309   |    mac_muladd_10s_10s_18ns_18_1_1_U233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_91                                                                                                                            |    28|
|310   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_350                                                                                                                   |    28|
|311   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__51  |     8|
|312   |    mac_muladd_10s_10s_18ns_18_1_1_U235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_92                                                                                                                            |    31|
|313   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_349                                                                                                                   |    31|
|314   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__62  |     8|
|315   |    mac_muladd_10s_10s_18ns_18_1_1_U236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_93                                                                                                                            |    31|
|316   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_348                                                                                                                   |    31|
|317   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__29  |     8|
|318   |    mac_muladd_10s_10s_18ns_18_1_1_U237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_94                                                                                                                            |    31|
|319   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_347                                                                                                                   |    31|
|320   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__75  |     8|
|321   |    mac_muladd_10s_10s_18ns_18_1_1_U238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_95                                                                                                                            |    31|
|322   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_346                                                                                                                   |    31|
|323   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__39  |     8|
|324   |    mac_muladd_10s_10s_18ns_18_1_1_U240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_96                                                                                                                            |    29|
|325   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_345                                                                                                                   |    29|
|326   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__72  |     8|
|327   |    mac_muladd_10s_10s_18ns_18_1_1_U241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_97                                                                                                                            |    29|
|328   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_344                                                                                                                   |    29|
|329   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__47  |     8|
|330   |    mac_muladd_10s_10s_18ns_18_1_1_U242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_98                                                                                                                            |    29|
|331   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_343                                                                                                                   |    29|
|332   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__52  |     8|
|333   |    mac_muladd_10s_10s_18ns_18_1_1_U243                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_99                                                                                                                            |    29|
|334   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_342                                                                                                                   |    29|
|335   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4   |     8|
|336   |    mac_muladd_10s_10s_18ns_18_1_1_U244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_100                                                                                                                           |    28|
|337   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_341                                                                                                                   |    28|
|338   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20  |     8|
|339   |    mac_muladd_10s_10s_18ns_18_1_1_U245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_101                                                                                                                           |    28|
|340   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_340                                                                                                                   |    28|
|341   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__71  |     8|
|342   |    mac_muladd_10s_10s_18ns_18_1_1_U246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_102                                                                                                                           |    28|
|343   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_339                                                                                                                   |    28|
|344   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__73  |     8|
|345   |    mac_muladd_10s_10s_18ns_18_1_1_U247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_103                                                                                                                           |    29|
|346   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_338                                                                                                                   |    29|
|347   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__24  |     8|
|348   |    mac_muladd_10s_10s_18ns_18_1_1_U249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_104                                                                                                                           |    31|
|349   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_337                                                                                                                   |    31|
|350   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__44  |     8|
|351   |    mac_muladd_10s_10s_18ns_18_1_1_U250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_105                                                                                                                           |    31|
|352   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_336                                                                                                                   |    31|
|353   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__38  |     8|
|354   |    mac_muladd_10s_10s_18ns_18_1_1_U251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_106                                                                                                                           |    31|
|355   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_335                                                                                                                   |    31|
|356   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__42  |     8|
|357   |    mac_muladd_10s_10s_18ns_18_1_1_U252                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_107                                                                                                                           |    31|
|358   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_334                                                                                                                   |    31|
|359   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1   |     8|
|360   |    mac_muladd_10s_10s_18ns_18_1_1_U254                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_108                                                                                                                           |    29|
|361   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_333                                                                                                                   |    29|
|362   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21  |     8|
|363   |    mac_muladd_10s_10s_18ns_18_1_1_U255                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_109                                                                                                                           |    29|
|364   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_332                                                                                                                   |    29|
|365   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__49  |     8|
|366   |    mac_muladd_10s_10s_18ns_18_1_1_U256                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_110                                                                                                                           |    29|
|367   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_331                                                                                                                   |    29|
|368   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__60  |     8|
|369   |    mac_muladd_10s_10s_18ns_18_1_1_U257                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_111                                                                                                                           |    29|
|370   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_330                                                                                                                   |    29|
|371   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2   |     8|
|372   |    mac_muladd_10s_10s_18ns_18_1_1_U258                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_112                                                                                                                           |    21|
|373   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_329                                                                                                                   |    21|
|374   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel      |     8|
|375   |    mac_muladd_10s_10s_18ns_18_1_1_U259                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_113                                                                                                                           |    14|
|376   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_328                                                                                                                   |    14|
|377   |    mac_muladd_10s_10s_18ns_18_1_1_U260                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_114                                                                                                                           |    45|
|378   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_327                                                                                                                   |    45|
|379   |    mac_muladd_10s_10s_18ns_18_1_1_U261                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_115                                                                                                                           |    32|
|380   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_326                                                                                                                   |    32|
|381   |    mac_muladd_10s_10s_18ns_18_1_1_U263                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_116                                                                                                                           |    19|
|382   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_325                                                                                                                   |    19|
|383   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18  |     8|
|384   |    mac_muladd_10s_10s_18ns_18_1_1_U264                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_117                                                                                                                           |    27|
|385   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_324                                                                                                                   |    27|
|386   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13  |     8|
|387   |    mac_muladd_10s_10s_18ns_18_1_1_U265                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_118                                                                                                                           |    43|
|388   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_323                                                                                                                   |    43|
|389   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4   |     8|
|390   |    mac_muladd_10s_10s_18ns_18_1_1_U266                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_119                                                                                                                           |    37|
|391   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_322                                                                                                                   |    37|
|392   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__27  |     8|
|393   |    mac_muladd_10s_10s_18ns_18_1_1_U268                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_120                                                                                                                           |    21|
|394   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_321                                                                                                                   |    21|
|395   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5   |     8|
|396   |    mac_muladd_10s_10s_18ns_18_1_1_U269                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_121                                                                                                                           |    21|
|397   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_320                                                                                                                   |    21|
|398   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14  |     8|
|399   |    mac_muladd_10s_10s_18ns_18_1_1_U270                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_122                                                                                                                           |    52|
|400   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_319                                                                                                                   |    52|
|401   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15  |     8|
|402   |    mac_muladd_10s_10s_18ns_18_1_1_U271                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_123                                                                                                                           |    39|
|403   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_318                                                                                                                   |    39|
|404   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15  |     8|
|405   |    mac_muladd_10s_10s_18ns_18_1_1_U272                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_124                                                                                                                           |    21|
|406   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_317                                                                                                                   |    21|
|407   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10  |     8|
|408   |    mac_muladd_10s_10s_18ns_18_1_1_U273                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_125                                                                                                                           |    21|
|409   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_316                                                                                                                   |    21|
|410   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10  |     8|
|411   |    mac_muladd_10s_10s_18ns_18_1_1_U274                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_126                                                                                                                           |    52|
|412   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_315                                                                                                                   |    52|
|413   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19  |     8|
|414   |    mac_muladd_10s_10s_18ns_18_1_1_U275                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_127                                                                                                                           |    39|
|415   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_314                                                                                                                   |    39|
|416   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__25  |     8|
|417   |    mac_muladd_10s_10s_18ns_18_1_1_U277                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_128                                                                                                                           |    19|
|418   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_313                                                                                                                   |    19|
|419   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13  |     8|
|420   |    mac_muladd_10s_10s_18ns_18_1_1_U278                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_129                                                                                                                           |    27|
|421   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_312                                                                                                                   |    27|
|422   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__27  |     8|
|423   |    mac_muladd_10s_10s_18ns_18_1_1_U279                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_130                                                                                                                           |    43|
|424   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_311                                                                                                                   |    43|
|425   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12  |     8|
|426   |    mac_muladd_10s_10s_18ns_18_1_1_U280                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_131                                                                                                                           |    37|
|427   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_310                                                                                                                   |    37|
|428   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6   |     8|
|429   |    mac_muladd_10s_10s_18ns_18_1_1_U282                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_132                                                                                                                           |    21|
|430   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_309                                                                                                                   |    21|
|431   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel      |     8|
|432   |    mac_muladd_10s_10s_18ns_18_1_1_U283                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_133                                                                                                                           |    21|
|433   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_308                                                                                                                   |    21|
|434   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__26  |     8|
|435   |    mac_muladd_10s_10s_18ns_18_1_1_U284                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_134                                                                                                                           |    52|
|436   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_307                                                                                                                   |    52|
|437   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23  |     8|
|438   |    mac_muladd_10s_10s_18ns_18_1_1_U285                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_135                                                                                                                           |    39|
|439   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_306                                                                                                                   |    39|
|440   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2   |     8|
|441   |    mac_muladd_10s_10s_18ns_18_1_1_U286                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_136                                                                                                                           |    21|
|442   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_305                                                                                                                   |    21|
|443   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20  |     8|
|444   |    mac_muladd_10s_10s_18ns_18_1_1_U287                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_137                                                                                                                           |    21|
|445   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_304                                                                                                                   |    21|
|446   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1   |     8|
|447   |    mac_muladd_10s_10s_18ns_18_1_1_U288                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_138                                                                                                                           |    52|
|448   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_303                                                                                                                   |    52|
|449   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21  |     8|
|450   |    mac_muladd_10s_10s_18ns_18_1_1_U289                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_139                                                                                                                           |    39|
|451   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_302                                                                                                                   |    39|
|452   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19  |     8|
|453   |    mac_muladd_10s_10s_18ns_18_1_1_U291                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_140                                                                                                                           |    19|
|454   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_301                                                                                                                   |    19|
|455   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17  |     8|
|456   |    mac_muladd_10s_10s_18ns_18_1_1_U292                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_141                                                                                                                           |    27|
|457   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_300                                                                                                                   |    27|
|458   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__24  |     8|
|459   |    mac_muladd_10s_10s_18ns_18_1_1_U293                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_142                                                                                                                           |    43|
|460   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_299                                                                                                                   |    43|
|461   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16  |     8|
|462   |    mac_muladd_10s_10s_18ns_18_1_1_U294                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_143                                                                                                                           |    37|
|463   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_298                                                                                                                   |    37|
|464   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21  |     8|
|465   |    mac_muladd_10s_10s_18ns_18_1_1_U296                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_144                                                                                                                           |    21|
|466   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_297                                                                                                                   |    21|
|467   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4   |     8|
|468   |    mac_muladd_10s_10s_18ns_18_1_1_U297                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_145                                                                                                                           |    21|
|469   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_296                                                                                                                   |    21|
|470   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5   |     8|
|471   |    mac_muladd_10s_10s_18ns_18_1_1_U298                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_146                                                                                                                           |    52|
|472   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_295                                                                                                                   |    52|
|473   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel      |     8|
|474   |    mac_muladd_10s_10s_18ns_18_1_1_U299                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_147                                                                                                                           |    39|
|475   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_294                                                                                                                   |    39|
|476   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23  |     8|
|477   |    mac_muladd_10s_10s_18ns_18_1_1_U300                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_148                                                                                                                           |    22|
|478   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_293                                                                                                                   |    22|
|479   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12  |     8|
|480   |    mac_muladd_10s_10s_18ns_18_1_1_U301                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_149                                                                                                                           |    21|
|481   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_292                                                                                                                   |    21|
|482   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18  |     8|
|483   |    mac_muladd_10s_10s_18ns_18_1_1_U302                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_150                                                                                                                           |    52|
|484   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_291                                                                                                                   |    52|
|485   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8   |     8|
|486   |    mac_muladd_10s_10s_18ns_18_1_1_U303                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_151                                                                                                                           |    39|
|487   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_290                                                                                                                   |    39|
|488   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11  |     8|
|489   |    mac_muladd_10s_10s_18ns_18_1_1_U305                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_152                                                                                                                           |    19|
|490   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_289                                                                                                                   |    19|
|491   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1   |     8|
|492   |    mac_muladd_10s_10s_18ns_18_1_1_U306                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_153                                                                                                                           |    27|
|493   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_288                                                                                                                   |    27|
|494   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6   |     8|
|495   |    mac_muladd_10s_10s_18ns_18_1_1_U307                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_154                                                                                                                           |    43|
|496   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_287                                                                                                                   |    43|
|497   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11  |     8|
|498   |    mac_muladd_10s_10s_18ns_18_1_1_U308                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_155                                                                                                                           |    37|
|499   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_286                                                                                                                   |    37|
|500   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14  |     8|
|501   |    mac_muladd_10s_10s_18ns_18_1_1_U310                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_156                                                                                                                           |    24|
|502   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_285                                                                                                                   |    24|
|503   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22  |     8|
|504   |    mac_muladd_10s_10s_18ns_18_1_1_U311                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_157                                                                                                                           |    21|
|505   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_284                                                                                                                   |    21|
|506   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22  |     8|
|507   |    mac_muladd_10s_10s_18ns_18_1_1_U312                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_158                                                                                                                           |    52|
|508   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_283                                                                                                                   |    52|
|509   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__25  |     8|
|510   |    mac_muladd_10s_10s_18ns_18_1_1_U313                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_159                                                                                                                           |    39|
|511   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_282                                                                                                                   |    39|
|512   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16  |     8|
|513   |    mac_muladd_10s_10s_18ns_18_1_1_U314                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_160                                                                                                                           |    21|
|514   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_281                                                                                                                   |    21|
|515   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3   |     8|
|516   |    mac_muladd_10s_10s_18ns_18_1_1_U315                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_161                                                                                                                           |    29|
|517   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_280                                                                                                                   |    29|
|518   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3   |     8|
|519   |    mac_muladd_10s_10s_18ns_18_1_1_U316                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_162                                                                                                                           |    47|
|520   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_279                                                                                                                   |    47|
|521   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17  |     8|
|522   |    mac_muladd_10s_10s_18ns_18_1_1_U317                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_163                                                                                                                           |    40|
|523   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_278                                                                                                                   |    40|
|524   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7   |     8|
|525   |    mac_muladd_10s_10s_18ns_18_1_1_U319                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_164                                                                                                                           |    19|
|526   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_277                                                                                                                   |    19|
|527   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9   |     8|
|528   |    mac_muladd_10s_10s_18ns_18_1_1_U320                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_165                                                                                                                           |    18|
|529   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_276                                                                                                                   |    18|
|530   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9   |     8|
|531   |    mac_muladd_10s_10s_18ns_18_1_1_U321                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_166                                                                                                                           |    51|
|532   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_275                                                                                                                   |    51|
|533   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20  |     8|
|534   |    mac_muladd_10s_10s_18ns_18_1_1_U322                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_167                                                                                                                           |    37|
|535   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_274                                                                                                                   |    37|
|536   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8   |     8|
|537   |    mac_muladd_10s_10s_18ns_18_1_1_U324                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_168                                                                                                                           |    21|
|538   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_273                                                                                                                   |    21|
|539   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__24  |     8|
|540   |    mac_muladd_10s_10s_18ns_18_1_1_U325                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_169                                                                                                                           |    29|
|541   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_272                                                                                                                   |    29|
|542   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7   |     8|
|543   |    mac_muladd_10s_10s_18ns_18_1_1_U326                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_170                                                                                                                           |    45|
|544   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_271                                                                                                                   |    45|
|545   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2   |     8|
|546   |    mac_muladd_10s_10s_18ns_18_1_1_U327                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_171                                                                                                                           |    42|
|547   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0                                                                                                                       |    42|
|548   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__26  |     8|
|549   |    mac_muladd_10s_6ns_18s_18_1_1_U197                              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1                                                                                                                                |     8|
|550   |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_270                                                                                                                    |     8|
|551   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__30  |     8|
|552   |    mac_muladd_10s_6ns_18s_18_1_1_U211                              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_172                                                                                                                            |     8|
|553   |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_269                                                                                                                    |     8|
|554   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__41  |     8|
|555   |    mac_muladd_10s_6ns_18s_18_1_1_U225                              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_173                                                                                                                            |     8|
|556   |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_268                                                                                                                    |     8|
|557   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__46  |     8|
|558   |    mac_muladd_10s_6ns_18s_18_1_1_U239                              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_174                                                                                                                            |     8|
|559   |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_267                                                                                                                    |     8|
|560   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18  |     8|
|561   |    mac_muladd_10s_6ns_18s_18_1_1_U253                              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_175                                                                                                                            |     8|
|562   |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U             |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2                                                                                                                        |     8|
|563   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__40  |     8|
|564   |    mac_muladd_10s_7ns_18ns_18_1_1_U192                             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1                                                                                                                               |     8|
|565   |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_266                                                                                                                   |     8|
|566   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__66  |     8|
|567   |    mac_muladd_10s_7ns_18ns_18_1_1_U206                             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_176                                                                                                                           |     8|
|568   |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_265                                                                                                                   |     8|
|569   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__58  |     8|
|570   |    mac_muladd_10s_7ns_18ns_18_1_1_U220                             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_177                                                                                                                           |     8|
|571   |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_264                                                                                                                   |     8|
|572   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11  |     8|
|573   |    mac_muladd_10s_7ns_18ns_18_1_1_U234                             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_178                                                                                                                           |     8|
|574   |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_263                                                                                                                   |     8|
|575   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__45  |     8|
|576   |    mac_muladd_10s_7ns_18ns_18_1_1_U248                             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_179                                                                                                                           |     8|
|577   |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1                                                                                                                       |     8|
|578   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3   |     8|
|579   |    mac_muladd_10s_8ns_18ns_18_1_1_U267                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1                                                                                                                               |     8|
|580   |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U            |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_262                                                                                                                   |     8|
|581   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__74  |     8|
|582   |    mac_muladd_10s_8ns_18ns_18_1_1_U281                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_180                                                                                                                           |     8|
|583   |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U            |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_261                                                                                                                   |     8|
|584   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__35  |     8|
|585   |    mac_muladd_10s_8ns_18ns_18_1_1_U295                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_181                                                                                                                           |     8|
|586   |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U            |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_260                                                                                                                   |     8|
|587   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__50  |     8|
|588   |    mac_muladd_10s_8ns_18ns_18_1_1_U309                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_182                                                                                                                           |     8|
|589   |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U            |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_259                                                                                                                   |     8|
|590   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__55  |     8|
|591   |    mac_muladd_10s_8ns_18ns_18_1_1_U323                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_183                                                                                                                           |     8|
|592   |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U            |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4                                                                                                                       |     8|
|593   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17  |     8|
|594   |    mac_muladd_10s_9s_18ns_18_1_1_U262                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1                                                                                                                                |     8|
|595   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_258                                                                                                                    |     8|
|596   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__36  |     8|
|597   |    mac_muladd_10s_9s_18ns_18_1_1_U276                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_184                                                                                                                            |     8|
|598   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_257                                                                                                                    |     8|
|599   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__43  |     8|
|600   |    mac_muladd_10s_9s_18ns_18_1_1_U290                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_185                                                                                                                            |     8|
|601   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_256                                                                                                                    |     8|
|602   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__59  |     8|
|603   |    mac_muladd_10s_9s_18ns_18_1_1_U304                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_186                                                                                                                            |     8|
|604   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_255                                                                                                                    |     8|
|605   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__68  |     8|
|606   |    mac_muladd_10s_9s_18ns_18_1_1_U318                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_187                                                                                                                            |     8|
|607   |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U             |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3                                                                                                                        |     8|
|608   |        p                                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__25  |     8|
|609   |    mul_10s_10s_18_1_1_U114                                         |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                           |    68|
|610   |    mul_10s_10s_18_1_1_U115                                         |hls_dummy_mul_10s_10s_18_1_1_188                                                                                                                                       |    68|
|611   |    mul_10s_10s_18_1_1_U116                                         |hls_dummy_mul_10s_10s_18_1_1_189                                                                                                                                       |    68|
|612   |    mul_10s_10s_18_1_1_U117                                         |hls_dummy_mul_10s_10s_18_1_1_190                                                                                                                                       |    68|
|613   |    mul_10s_10s_18_1_1_U119                                         |hls_dummy_mul_10s_10s_18_1_1_191                                                                                                                                       |    98|
|614   |    mul_10s_10s_18_1_1_U120                                         |hls_dummy_mul_10s_10s_18_1_1_192                                                                                                                                       |    98|
|615   |    mul_10s_10s_18_1_1_U121                                         |hls_dummy_mul_10s_10s_18_1_1_193                                                                                                                                       |    98|
|616   |    mul_10s_10s_18_1_1_U122                                         |hls_dummy_mul_10s_10s_18_1_1_194                                                                                                                                       |    98|
|617   |    mul_10s_10s_18_1_1_U124                                         |hls_dummy_mul_10s_10s_18_1_1_195                                                                                                                                       |    69|
|618   |    mul_10s_10s_18_1_1_U125                                         |hls_dummy_mul_10s_10s_18_1_1_196                                                                                                                                       |    69|
|619   |    mul_10s_10s_18_1_1_U126                                         |hls_dummy_mul_10s_10s_18_1_1_197                                                                                                                                       |    69|
|620   |    mul_10s_10s_18_1_1_U127                                         |hls_dummy_mul_10s_10s_18_1_1_198                                                                                                                                       |    69|
|621   |    mul_10s_10s_18_1_1_U129                                         |hls_dummy_mul_10s_10s_18_1_1_199                                                                                                                                       |    68|
|622   |    mul_10s_10s_18_1_1_U130                                         |hls_dummy_mul_10s_10s_18_1_1_200                                                                                                                                       |    68|
|623   |    mul_10s_10s_18_1_1_U131                                         |hls_dummy_mul_10s_10s_18_1_1_201                                                                                                                                       |    68|
|624   |    mul_10s_10s_18_1_1_U132                                         |hls_dummy_mul_10s_10s_18_1_1_202                                                                                                                                       |    68|
|625   |    mul_10s_10s_18_1_1_U134                                         |hls_dummy_mul_10s_10s_18_1_1_203                                                                                                                                       |    98|
|626   |    mul_10s_10s_18_1_1_U135                                         |hls_dummy_mul_10s_10s_18_1_1_204                                                                                                                                       |    98|
|627   |    mul_10s_10s_18_1_1_U136                                         |hls_dummy_mul_10s_10s_18_1_1_205                                                                                                                                       |    98|
|628   |    mul_10s_10s_18_1_1_U137                                         |hls_dummy_mul_10s_10s_18_1_1_206                                                                                                                                       |    98|
|629   |    mul_10s_10s_18_1_1_U139                                         |hls_dummy_mul_10s_10s_18_1_1_207                                                                                                                                       |    69|
|630   |    mul_10s_10s_18_1_1_U140                                         |hls_dummy_mul_10s_10s_18_1_1_208                                                                                                                                       |    69|
|631   |    mul_10s_10s_18_1_1_U141                                         |hls_dummy_mul_10s_10s_18_1_1_209                                                                                                                                       |    69|
|632   |    mul_10s_10s_18_1_1_U142                                         |hls_dummy_mul_10s_10s_18_1_1_210                                                                                                                                       |    69|
|633   |    mul_10s_10s_18_1_1_U144                                         |hls_dummy_mul_10s_10s_18_1_1_211                                                                                                                                       |    68|
|634   |    mul_10s_10s_18_1_1_U145                                         |hls_dummy_mul_10s_10s_18_1_1_212                                                                                                                                       |    68|
|635   |    mul_10s_10s_18_1_1_U146                                         |hls_dummy_mul_10s_10s_18_1_1_213                                                                                                                                       |    68|
|636   |    mul_10s_10s_18_1_1_U147                                         |hls_dummy_mul_10s_10s_18_1_1_214                                                                                                                                       |    68|
|637   |    mul_10s_10s_18_1_1_U149                                         |hls_dummy_mul_10s_10s_18_1_1_215                                                                                                                                       |    98|
|638   |    mul_10s_10s_18_1_1_U150                                         |hls_dummy_mul_10s_10s_18_1_1_216                                                                                                                                       |    98|
|639   |    mul_10s_10s_18_1_1_U151                                         |hls_dummy_mul_10s_10s_18_1_1_217                                                                                                                                       |    98|
|640   |    mul_10s_10s_18_1_1_U152                                         |hls_dummy_mul_10s_10s_18_1_1_218                                                                                                                                       |    98|
|641   |    mul_10s_10s_18_1_1_U154                                         |hls_dummy_mul_10s_10s_18_1_1_219                                                                                                                                       |    69|
|642   |    mul_10s_10s_18_1_1_U155                                         |hls_dummy_mul_10s_10s_18_1_1_220                                                                                                                                       |    69|
|643   |    mul_10s_10s_18_1_1_U156                                         |hls_dummy_mul_10s_10s_18_1_1_221                                                                                                                                       |    69|
|644   |    mul_10s_10s_18_1_1_U157                                         |hls_dummy_mul_10s_10s_18_1_1_222                                                                                                                                       |    69|
|645   |    mul_10s_10s_18_1_1_U159                                         |hls_dummy_mul_10s_10s_18_1_1_223                                                                                                                                       |    68|
|646   |    mul_10s_10s_18_1_1_U160                                         |hls_dummy_mul_10s_10s_18_1_1_224                                                                                                                                       |    68|
|647   |    mul_10s_10s_18_1_1_U161                                         |hls_dummy_mul_10s_10s_18_1_1_225                                                                                                                                       |    68|
|648   |    mul_10s_10s_18_1_1_U162                                         |hls_dummy_mul_10s_10s_18_1_1_226                                                                                                                                       |    68|
|649   |    mul_10s_10s_18_1_1_U164                                         |hls_dummy_mul_10s_10s_18_1_1_227                                                                                                                                       |    98|
|650   |    mul_10s_10s_18_1_1_U165                                         |hls_dummy_mul_10s_10s_18_1_1_228                                                                                                                                       |    98|
|651   |    mul_10s_10s_18_1_1_U166                                         |hls_dummy_mul_10s_10s_18_1_1_229                                                                                                                                       |    98|
|652   |    mul_10s_10s_18_1_1_U167                                         |hls_dummy_mul_10s_10s_18_1_1_230                                                                                                                                       |    98|
|653   |    mul_10s_10s_18_1_1_U169                                         |hls_dummy_mul_10s_10s_18_1_1_231                                                                                                                                       |    69|
|654   |    mul_10s_10s_18_1_1_U170                                         |hls_dummy_mul_10s_10s_18_1_1_232                                                                                                                                       |    69|
|655   |    mul_10s_10s_18_1_1_U171                                         |hls_dummy_mul_10s_10s_18_1_1_233                                                                                                                                       |    69|
|656   |    mul_10s_10s_18_1_1_U172                                         |hls_dummy_mul_10s_10s_18_1_1_234                                                                                                                                       |    69|
|657   |    mul_10s_10s_18_1_1_U174                                         |hls_dummy_mul_10s_10s_18_1_1_235                                                                                                                                       |    68|
|658   |    mul_10s_10s_18_1_1_U175                                         |hls_dummy_mul_10s_10s_18_1_1_236                                                                                                                                       |    68|
|659   |    mul_10s_10s_18_1_1_U176                                         |hls_dummy_mul_10s_10s_18_1_1_237                                                                                                                                       |    68|
|660   |    mul_10s_10s_18_1_1_U177                                         |hls_dummy_mul_10s_10s_18_1_1_238                                                                                                                                       |    68|
|661   |    mul_10s_10s_18_1_1_U179                                         |hls_dummy_mul_10s_10s_18_1_1_239                                                                                                                                       |    98|
|662   |    mul_10s_10s_18_1_1_U180                                         |hls_dummy_mul_10s_10s_18_1_1_240                                                                                                                                       |    98|
|663   |    mul_10s_10s_18_1_1_U181                                         |hls_dummy_mul_10s_10s_18_1_1_241                                                                                                                                       |    98|
|664   |    mul_10s_10s_18_1_1_U182                                         |hls_dummy_mul_10s_10s_18_1_1_242                                                                                                                                       |    98|
|665   |    mul_10s_10s_18_1_1_U184                                         |hls_dummy_mul_10s_10s_18_1_1_243                                                                                                                                       |    69|
|666   |    mul_10s_10s_18_1_1_U185                                         |hls_dummy_mul_10s_10s_18_1_1_244                                                                                                                                       |    69|
|667   |    mul_10s_10s_18_1_1_U186                                         |hls_dummy_mul_10s_10s_18_1_1_245                                                                                                                                       |    69|
|668   |    mul_10s_10s_18_1_1_U187                                         |hls_dummy_mul_10s_10s_18_1_1_246                                                                                                                                       |    69|
|669   |    mul_10s_8s_18_1_1_U118                                          |hls_dummy_mul_10s_8s_18_1_1                                                                                                                                            |     6|
|670   |    mul_10s_8s_18_1_1_U133                                          |hls_dummy_mul_10s_8s_18_1_1_247                                                                                                                                        |     6|
|671   |    mul_10s_8s_18_1_1_U148                                          |hls_dummy_mul_10s_8s_18_1_1_248                                                                                                                                        |     6|
|672   |    mul_10s_8s_18_1_1_U163                                          |hls_dummy_mul_10s_8s_18_1_1_249                                                                                                                                        |     6|
|673   |    mul_10s_8s_18_1_1_U178                                          |hls_dummy_mul_10s_8s_18_1_1_250                                                                                                                                        |     6|
|674   |    mul_10s_9s_18_1_1_U123                                          |hls_dummy_mul_10s_9s_18_1_1                                                                                                                                            |    18|
|675   |    mul_10s_9s_18_1_1_U138                                          |hls_dummy_mul_10s_9s_18_1_1_251                                                                                                                                        |    18|
|676   |    mul_10s_9s_18_1_1_U153                                          |hls_dummy_mul_10s_9s_18_1_1_252                                                                                                                                        |    18|
|677   |    mul_10s_9s_18_1_1_U168                                          |hls_dummy_mul_10s_9s_18_1_1_253                                                                                                                                        |    18|
|678   |    mul_10s_9s_18_1_1_U183                                          |hls_dummy_mul_10s_9s_18_1_1_254                                                                                                                                        |    18|
|679   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4                                                                                               |  4286|
+------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451818 ; free virtual = 850643
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 233 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 4342.074 ; gain = 1910.062 ; free physical = 451818 ; free virtual = 850643
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 4342.082 ; gain = 1910.062 ; free physical = 451818 ; free virtual = 850643
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4342.082 ; gain = 0.000 ; free physical = 452093 ; free virtual = 850919
INFO: [Netlist 29-17] Analyzing 2549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4398.102 ; gain = 0.000 ; free physical = 452114 ; free virtual = 850940
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1155 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 150 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 14ca33ea
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:44 . Memory (MB): peak = 4398.102 ; gain = 1989.949 ; free physical = 452117 ; free virtual = 850943
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3995.288; main = 3723.889; forked = 368.261
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5309.441; main = 4398.105; forked = 967.363
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4462.133 ; gain = 64.031 ; free physical = 452129 ; free virtual = 850955

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2c2998c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 4501.711 ; gain = 39.578 ; free physical = 452129 ; free virtual = 850955

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 306 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10a86e6ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451979 ; free virtual = 850804
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 21 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a008d05e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451979 ; free virtual = 850804
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 35c9f037

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451909 ; free virtual = 850735
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1015efe42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451995 ; free virtual = 850821
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 8866c4d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451995 ; free virtual = 850820
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              21  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 163b8760c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451995 ; free virtual = 850820

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 163b8760c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451996 ; free virtual = 850822

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 163b8760c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451996 ; free virtual = 850822

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451996 ; free virtual = 850822
Ending Netlist Obfuscation Task | Checksum: 163b8760c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4675.648 ; gain = 0.000 ; free physical = 451996 ; free virtual = 850822
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 4675.648 ; gain = 277.547 ; free physical = 451996 ; free virtual = 850822
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 23:27:32 2025...
