# Out-of-order-execution-5-stage-RV
This is an Out-of-order execution implementation of a 5-stage RISC-V processor! *pretty sweet*
