Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Tue Sep 19 08:47:18 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top_sd_rw|sys_clk} [get_ports {sys_clk}] -add
create_clock -period {1000} -waveform {0 500} -name {pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} [get_pins {u_pll_clk/u_pll_e3.CLKOUT1}] -add
create_clock -period {1000} -waveform {0 500} -name {pll_clk|u_pll_clk/u_pll_e3/CLKOUT0} [get_pins {u_pll_clk/u_pll_e3.CLKOUT0}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top_sd_rw|sys_clk}]
set_clock_groups -name {Inferred_clock_group_1} -asynchronous -group [get_clocks {pll_clk|u_pll_clk/u_pll_e3/CLKOUT1}]
set_clock_groups -name {Inferred_clock_group_2} -asynchronous -group [get_clocks {pll_clk|u_pll_clk/u_pll_e3/CLKOUT0}]


Logical Constraint:
+-----------------------------------------------------------------------------------------------+
| Object                                           | Attribute                     | Value     
+-----------------------------------------------------------------------------------------------+
| i:u_CORES/u_jtag_hub/N3                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_6                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_25                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_2      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:u_CORES/drck_o                                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+-----------------------------------------------------------------------------------------------+

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]        | output            | M14     | 1.5       | LVCMOS15       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[1]        | output            | L14     | 1.5       | LVCMOS15       | 4         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[2]        | output            | P15     | 1.5       | LVCMOS15       | 4         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[3]        | output            | P16     | 1.5       | LVCMOS15       | 4         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sd_clk        | output            | N10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sd_cs         | output            | N9      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sd_mosi       | output            | P11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sd_miso       | input             | M8      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| CLKOUT0             | u_pll_clk/u_pll_e3             | clkbufg_3         | ntclkbufg_0     | 1766       
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | ntclkbufg_1     | 443        
| CLKOUT1             | u_pll_clk/u_pll_e3             | clkbufg_5         | ntclkbufg_2     | 40         
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| u_data_gen/N13                                  | u_data_gen/N13                                  | 438        
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 27         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 1477       
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 66         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| rd_val_en                                                          | u_sd_ctrl_top/u_sd_read/rd_val_en                                      | 16         
| u_data_gen/N62                                                     | u_data_gen/N62                                                         | 9          
| u_data_gen/neg_wr_busy                                             | u_data_gen/N3                                                          | 32         
| wr_req                                                             | u_sd_ctrl_top/u_sd_write/wr_req                                        | 16         
| u_data_gen/pos_init_done                                           | u_data_gen/N1                                                          | 32         
| u_led_alarm/N37                                                    | u_led_alarm/N37                                                        | 1          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| u_sd_ctrl_top/u_sd_init/N392                                       | u_sd_ctrl_top/u_sd_init/N392                                           | 6          
| u_sd_ctrl_top/u_sd_init/cur_state_reg [2]                          | u_sd_ctrl_top/u_sd_init/cur_state_reg[2]                               | 16         
| u_sd_ctrl_top/u_sd_init/N291                                       | u_sd_ctrl_top/u_sd_init/N291_3                                         | 13         
| u_sd_ctrl_top/u_sd_init/N304                                       | u_sd_ctrl_top/u_sd_init/N304                                           | 54         
| u_sd_ctrl_top/u_sd_read/N407                                       | u_sd_ctrl_top/u_sd_read/N407                                           | 6          
| u_sd_ctrl_top/u_sd_read/N379                                       | u_sd_ctrl_top/u_sd_read/N379                                           | 33         
| u_sd_ctrl_top/u_sd_read/N388                                       | u_sd_ctrl_top/u_sd_read/N388                                           | 4          
| u_sd_ctrl_top/u_sd_read/rx_en_t                                    | u_sd_ctrl_top/u_sd_read/rx_en_t                                        | 16         
| u_sd_ctrl_top/u_sd_read/N259                                       | u_sd_ctrl_top/u_sd_read/N259                                           | 6          
| u_sd_ctrl_top/u_sd_read/rx_flag                                    | u_sd_ctrl_top/u_sd_read/rx_flag                                        | 4          
| u_sd_ctrl_top/u_sd_read/N264                                       | u_sd_ctrl_top/u_sd_read/N264_4                                         | 9          
| u_sd_ctrl_top/u_sd_read/N262                                       | u_sd_ctrl_top/u_sd_read/N262                                           | 16         
| u_sd_ctrl_top/u_sd_write/N475                                      | u_sd_ctrl_top/u_sd_write/N475                                          | 4          
| u_sd_ctrl_top/u_sd_write/N460                                      | u_sd_ctrl_top/u_sd_write/N460                                          | 6          
| u_sd_ctrl_top/u_sd_write/N423                                      | u_sd_ctrl_top/u_sd_write/N423                                          | 33         
| u_sd_ctrl_top/u_sd_write/N493                                      | u_sd_ctrl_top/u_sd_write/N493                                          | 8          
| u_sd_ctrl_top/u_sd_write/N440                                      | u_sd_ctrl_top/u_sd_write/N440                                          | 4          
| u_sd_ctrl_top/u_sd_write/N484                                      | u_sd_ctrl_top/u_sd_write/N484_5                                        | 15         
| u_CORES/u_debug_core_0/u0_trig_unit/N6603                          | u_CORES/u_debug_core_0/u0_trig_unit/N6603                              | 337        
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 26         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444                        | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                    | u_CORES/u_debug_core_0/u_Storage_Condition/N448                        | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                    | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                      | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                    | u_CORES/u_debug_core_0/u_Storage_Condition/N452                        | 11         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N552                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N552                              | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N560                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N560                              | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N975            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N975_inv            | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | Driver                                                                | Fanout     
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                        | clkbufg_3                                                             | 1766       
| u_CORES/u_debug_core_0/N1                                          | u_CORES/u_debug_core_0/N1                                             | 1477       
| u_CORES/u_debug_core_0/data_start_d1                               | u_CORES/u_debug_core_0/data_start_d1                                  | 560        
| ntclkbufg_1                                                        | clkbufg_4                                                             | 443        
| u_data_gen/N13                                                     | u_data_gen/N13                                                        | 438        
| u_CORES/u_debug_core_0/conf_rst                                    | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst              | 367        
| u_CORES/u_debug_core_0/u0_trig_unit/N6603                          | u_CORES/u_debug_core_0/u0_trig_unit/N6603                             | 337        
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]         | 87         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]         | 86         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                        | u_CORES/u_debug_core_0/u_hub_data_decode/N0                           | 66         
| u_sd_ctrl_top/u_sd_init/u_sd_ctrl_top/init_sd_clk_1                | u_sd_ctrl_top/u_sd_init/N0_1                                          | 56         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]           | 55         
| u_sd_ctrl_top/u_sd_init/N304                                       | u_sd_ctrl_top/u_sd_init/N304                                          | 54         
| u_sd_ctrl_top/u_sd_init/div_clk                                    | u_sd_ctrl_top/u_sd_init/div_clk                                       | 49         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]           | 48         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]         | 46         
| u_CORES/u_debug_core_0/rst_trig [1]                                | u_CORES/u_debug_core_0/rst_trig[1]                                    | 42         
| ntclkbufg_2                                                        | clkbufg_5                                                             | 40         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]               | 39         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]           | 39         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]               | 39         
| u_sd_ctrl_top/u_sd_write/N423                                      | u_sd_ctrl_top/u_sd_write/N423                                         | 35         
| u_sd_ctrl_top/u_sd_read/N379                                       | u_sd_ctrl_top/u_sd_read/N379                                          | 34         
| u_data_gen/pos_init_done                                           | u_data_gen/N1                                                         | 33         
| u_data_gen/neg_wr_busy                                             | u_data_gen/N3                                                         | 33         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]           | 30         
| u_led_alarm/N37                                                    | u_led_alarm/N37                                                       | 25         
| u_sd_ctrl_top/u_sd_read/rx_flag                                    | u_sd_ctrl_top/u_sd_read/rx_flag                                       | 23         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]         | 23         
| u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt [0]                           | u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]                               | 23         
| u_sd_ctrl_top/u_sd_init/cur_state_reg [2]                          | u_sd_ctrl_top/u_sd_init/cur_state_reg[2]                              | 21         
| rd_val_en                                                          | u_sd_ctrl_top/u_sd_read/rd_val_en                                     | 19         
| wr_req                                                             | u_sd_ctrl_top/u_sd_write/wr_req                                       | 18         
| u_sd_ctrl_top/u_sd_init/over_time_en                               | u_sd_ctrl_top/u_sd_init/over_time_en                                  | 18         
| u_sd_ctrl_top/u_sd_read/rx_en_t                                    | u_sd_ctrl_top/u_sd_read/rx_en_t                                       | 17         
| u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt [3]                           | u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]                               | 17         
| u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt [1]                           | u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]                               | 17         
| u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt [2]                           | u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[2]                               | 17         
| u_CORES/u_debug_core_0/ram_radr [0]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]      | 16         
| u_data_gen/N5                                                      | u_data_gen/N5_mux15_16                                                | 16         
| u_sd_ctrl_top/u_sd_read/N262                                       | u_sd_ctrl_top/u_sd_read/N262                                          | 16         
| u_sd_ctrl_top/u_sd_init/cur_state_reg [0]                          | u_sd_ctrl_top/u_sd_init/cur_state_reg[0]                              | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                    | u_CORES/u_debug_core_0/u_Storage_Condition/N448                       | 16         
| u_CORES/u_debug_core_0/ram_radr [1]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]      | 15         
| u_sd_ctrl_top/u_sd_init/cmd_bit_cnt [4]                            | u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[4]                                | 15         
| u_sd_ctrl_top/u_sd_write/N484                                      | u_sd_ctrl_top/u_sd_write/N484_5                                       | 15         
| u_CORES/u_debug_core_0/ram_radr [3]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]      | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N2670                        | u_CORES/u_debug_core_0/u_rd_addr_gen/N69_791                          | 14         
| u_CORES/u_debug_core_0/ram_radr [10]                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]     | 14         
| u_CORES/u_debug_core_0/ram_radr [9]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]      | 14         
| u_CORES/u_debug_core_0/ram_radr [2]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]      | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N563                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N563                             | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]               | 14         
| u_CORES/u_debug_core_0/ram_radr [8]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]      | 14         
| u_CORES/u_debug_core_0/ram_radr [7]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]      | 14         
| u_CORES/u_debug_core_0/ram_radr [6]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]      | 14         
| u_sd_ctrl_top/u_sd_init/res_en                                     | u_sd_ctrl_top/u_sd_init/res_en                                        | 14         
| u_CORES/u_debug_core_0/ram_radr [5]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]      | 14         
| u_CORES/u_debug_core_0/ram_radr [4]                                | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]      | 14         
| u_sd_ctrl_top/u_sd_init/N291                                       | u_sd_ctrl_top/u_sd_init/N291_3                                        | 13         
| u_CORES/u_debug_core_0/ram_wren                                    | u_CORES/u_debug_core_0/ram_wren                                       | 13         
| u_CORES/u_debug_core_0/ram_wadr [10]                               | u_CORES/u_debug_core_0/ram_wadr[10]                                   | 13         
| u_CORES/u_debug_core_0/ram_wadr [9]                                | u_CORES/u_debug_core_0/ram_wadr[9]                                    | 13         
| u_CORES/u_debug_core_0/ram_wadr [8]                                | u_CORES/u_debug_core_0/ram_wadr[8]                                    | 13         
| u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt [0]                            | u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]                                | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]               | 13         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]         | 13         
| u_CORES/u_debug_core_0/ram_wadr [7]                                | u_CORES/u_debug_core_0/ram_wadr[7]                                    | 13         
| u_CORES/u_debug_core_0/ram_wadr [6]                                | u_CORES/u_debug_core_0/ram_wadr[6]                                    | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                   | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                      | 13         
| u_CORES/u_debug_core_0/ram_wadr [5]                                | u_CORES/u_debug_core_0/ram_wadr[5]                                    | 13         
| u_CORES/u_debug_core_0/ram_wadr [0]                                | u_CORES/u_debug_core_0/ram_wadr[0]                                    | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]               | 13         
| u_CORES/u_debug_core_0/ram_wadr [4]                                | u_CORES/u_debug_core_0/ram_wadr[4]                                    | 13         
| u_CORES/u_debug_core_0/ram_wadr [3]                                | u_CORES/u_debug_core_0/ram_wadr[3]                                    | 13         
| u_CORES/u_debug_core_0/ram_wadr [2]                                | u_CORES/u_debug_core_0/ram_wadr[2]                                    | 13         
| u_sd_ctrl_top/u_sd_init/cmd_bit_cnt [5]                            | u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[5]                                | 13         
| u_CORES/u_debug_core_0/ram_wadr [1]                                | u_CORES/u_debug_core_0/ram_wadr[1]                                    | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444                       | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N560                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N560                             | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                    | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                     | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]           | 12         
| u_sd_ctrl_top/u_sd_read/N264                                       | u_sd_ctrl_top/u_sd_read/N264_4                                        | 12         
| u_CORES/shift_wire                                                 | u_CORES/u_GTP_SCANCHAIN_PG                                            | 11         
| u_sd_ctrl_top/u_sd_read/cmd_bit_cnt [5]                            | u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]                                | 11         
| u_sd_ctrl_top/u_sd_write/cmd_bit_cnt [5]                           | u_sd_ctrl_top/u_sd_write/cmd_bit_cnt[5]                               | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N562_inv                      | u_CORES/u_debug_core_0/u_rd_addr_gen/N562_inv                         | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                    | u_CORES/u_debug_core_0/u_Storage_Condition/N452                       | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N552                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N552                             | 11         
| u_CORES/u_debug_core_0/conf_id_o [1]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]         | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/_N1256                  | u_CORES/u_debug_core_0/u_Storage_Condition/N461_13                    | 11         
| u_sd_ctrl_top/u_sd_read/res_en                                     | u_sd_ctrl_top/u_sd_read/res_en                                        | 11         
| u_CORES/capt_o                                                     | u_CORES/u_GTP_SCANCHAIN_PG                                            | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]           | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]           | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]           | 10         
| u_sd_ctrl_top/u_sd_read/cmd_bit_cnt [2]                            | u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[2]                                | 10         
| u_CORES/u_debug_core_0/conf_id_o [0]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]         | 10         
| u_CORES/u_debug_core_0/conf_id_o [3]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]         | 10         
| u_sd_ctrl_top/u_sd_read/cmd_bit_cnt [1]                            | u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[1]                                | 10         
+----------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 2341     | 33840         | 7                  
| LUT                   | 1874     | 22560         | 9                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 13       | 60            | 22                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 226           | 5                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.41 sec.


Inputs and Outputs :
+-----------------------------------------------------------------------+
| Type       | File Name                                               
+-----------------------------------------------------------------------+
| Input      | D:/ywd/dmpds/sd_rw/prj/synthesize/top_sd_rw_syn.adf     
|            | D:/ywd/dmpds/sd_rw/prj/synthesize/top_sd_rw_syn.fic     
| Output     | D:/ywd/dmpds/sd_rw/prj/device_map/top_sd_rw_map.adf     
|            | D:/ywd/dmpds/sd_rw/prj/device_map/top_sd_rw_dmr.prt     
|            | D:/ywd/dmpds/sd_rw/prj/device_map/top_sd_rw.dmr         
|            | D:/ywd/dmpds/sd_rw/prj/device_map/dmr.db                
+-----------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 241 MB
Total CPU time to dev_map completion : 0h:0m:5s
Process Total CPU time to dev_map completion : 0h:0m:5s
Total real time to dev_map completion : 0h:0m:32s
