Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Syndrom.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Syndrom.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Syndrom"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Syndrom
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\my_files\course\projects\RS_decoder\VHDL\Syndrom\Syndrom.vhd" into library work
Parsing entity <Syndrom>.
Parsing architecture <Behavioral> of entity <syndrom>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Syndrom> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Syndrom>.
    Related source file is "D:\my_files\course\projects\RS_decoder\VHDL\Syndrom\Syndrom.vhd".
    Found 8-bit register for signal <S2>.
    Found 8-bit register for signal <S3>.
    Found 8-bit register for signal <S4>.
    Found 8-bit register for signal <S5>.
    Found 8-bit register for signal <S6>.
    Found 8-bit register for signal <S7>.
    Found 8-bit register for signal <S8>.
    Found 8-bit register for signal <S9>.
    Found 8-bit register for signal <S10>.
    Found 8-bit register for signal <S11>.
    Found 8-bit register for signal <S12>.
    Found 8-bit register for signal <S13>.
    Found 8-bit register for signal <S14>.
    Found 8-bit register for signal <S15>.
    Found 8-bit register for signal <S16>.
    Found 8-bit register for signal <S1>.
    Found 8-bit adder for signal <S[1][7]_GND_8_o_add_5_OUT> created at line 83.
    Found 8-bit adder for signal <n0452> created at line 85.
    Found 8-bit adder for signal <S[2][7]_GND_8_o_add_22_OUT> created at line 83.
    Found 8-bit adder for signal <n0456> created at line 85.
    Found 8-bit adder for signal <S[3][7]_GND_8_o_add_39_OUT> created at line 83.
    Found 8-bit adder for signal <n0460> created at line 85.
    Found 8-bit adder for signal <S[4][7]_GND_8_o_add_56_OUT> created at line 83.
    Found 8-bit adder for signal <n0464> created at line 85.
    Found 8-bit adder for signal <S[5][7]_GND_8_o_add_73_OUT> created at line 83.
    Found 8-bit adder for signal <n0468> created at line 85.
    Found 8-bit adder for signal <S[6][7]_GND_8_o_add_90_OUT> created at line 83.
    Found 8-bit adder for signal <n0472> created at line 85.
    Found 8-bit adder for signal <S[7][7]_GND_8_o_add_107_OUT> created at line 83.
    Found 8-bit adder for signal <n0476> created at line 85.
    Found 8-bit adder for signal <S[8][7]_GND_8_o_add_124_OUT> created at line 83.
    Found 8-bit adder for signal <n0480> created at line 85.
    Found 8-bit adder for signal <S[9][7]_GND_8_o_add_141_OUT> created at line 83.
    Found 8-bit adder for signal <n0484> created at line 85.
    Found 8-bit adder for signal <S[10][7]_GND_8_o_add_158_OUT> created at line 83.
    Found 8-bit adder for signal <n0488> created at line 85.
    Found 8-bit adder for signal <S[11][7]_GND_8_o_add_175_OUT> created at line 83.
    Found 8-bit adder for signal <n0492> created at line 85.
    Found 8-bit adder for signal <S[12][7]_GND_8_o_add_192_OUT> created at line 83.
    Found 8-bit adder for signal <n0496> created at line 85.
    Found 8-bit adder for signal <S[13][7]_GND_8_o_add_209_OUT> created at line 83.
    Found 8-bit adder for signal <n0500> created at line 85.
    Found 8-bit adder for signal <S[14][7]_GND_8_o_add_226_OUT> created at line 83.
    Found 8-bit adder for signal <n0504> created at line 85.
    Found 8-bit adder for signal <S[15][7]_GND_8_o_add_243_OUT> created at line 83.
    Found 8-bit adder for signal <n0508> created at line 85.
    Found 8-bit adder for signal <S[16][7]_GND_8_o_add_260_OUT> created at line 83.
    Found 8-bit adder for signal <n0512> created at line 85.
    Found 256x8-bit Read Only RAM for signal <S[1][7]_GND_8_o_wide_mux_6_OUT>
    Found 256x8-bit Read Only RAM for signal <S[1][7]_PWR_8_o_wide_mux_8_OUT>
    Found 256x8-bit Read Only RAM for signal <S[1][7]_GND_8_o_wide_mux_10_OUT>
    Found 256x8-bit Read Only RAM for signal <S[1][7]_PWR_8_o_wide_mux_12_OUT>
    Found 256x8-bit Read Only RAM for signal <Msg_Rsv[7]_PWR_8_o_wide_mux_19_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_GND_8_o_wide_mux_23_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_PWR_8_o_wide_mux_25_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_GND_8_o_wide_mux_27_OUT>
    Found 256x8-bit Read Only RAM for signal <S[2][7]_PWR_8_o_wide_mux_29_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_GND_8_o_wide_mux_40_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_PWR_8_o_wide_mux_42_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_GND_8_o_wide_mux_44_OUT>
    Found 256x8-bit Read Only RAM for signal <S[3][7]_PWR_8_o_wide_mux_46_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_GND_8_o_wide_mux_57_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_PWR_8_o_wide_mux_59_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_GND_8_o_wide_mux_61_OUT>
    Found 256x8-bit Read Only RAM for signal <S[4][7]_PWR_8_o_wide_mux_63_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_GND_8_o_wide_mux_74_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_PWR_8_o_wide_mux_76_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_GND_8_o_wide_mux_78_OUT>
    Found 256x8-bit Read Only RAM for signal <S[5][7]_PWR_8_o_wide_mux_80_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_GND_8_o_wide_mux_91_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_PWR_8_o_wide_mux_93_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_GND_8_o_wide_mux_95_OUT>
    Found 256x8-bit Read Only RAM for signal <S[6][7]_PWR_8_o_wide_mux_97_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_GND_8_o_wide_mux_108_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_PWR_8_o_wide_mux_110_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_GND_8_o_wide_mux_112_OUT>
    Found 256x8-bit Read Only RAM for signal <S[7][7]_PWR_8_o_wide_mux_114_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_GND_8_o_wide_mux_125_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_PWR_8_o_wide_mux_127_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_GND_8_o_wide_mux_129_OUT>
    Found 256x8-bit Read Only RAM for signal <S[8][7]_PWR_8_o_wide_mux_131_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_GND_8_o_wide_mux_142_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_PWR_8_o_wide_mux_144_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_GND_8_o_wide_mux_146_OUT>
    Found 256x8-bit Read Only RAM for signal <S[9][7]_PWR_8_o_wide_mux_148_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_GND_8_o_wide_mux_159_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_PWR_8_o_wide_mux_161_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_GND_8_o_wide_mux_163_OUT>
    Found 256x8-bit Read Only RAM for signal <S[10][7]_PWR_8_o_wide_mux_165_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_GND_8_o_wide_mux_176_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_PWR_8_o_wide_mux_178_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_GND_8_o_wide_mux_180_OUT>
    Found 256x8-bit Read Only RAM for signal <S[11][7]_PWR_8_o_wide_mux_182_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_GND_8_o_wide_mux_193_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_PWR_8_o_wide_mux_195_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_GND_8_o_wide_mux_197_OUT>
    Found 256x8-bit Read Only RAM for signal <S[12][7]_PWR_8_o_wide_mux_199_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_GND_8_o_wide_mux_210_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_PWR_8_o_wide_mux_212_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_GND_8_o_wide_mux_214_OUT>
    Found 256x8-bit Read Only RAM for signal <S[13][7]_PWR_8_o_wide_mux_216_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_GND_8_o_wide_mux_227_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_PWR_8_o_wide_mux_229_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_GND_8_o_wide_mux_231_OUT>
    Found 256x8-bit Read Only RAM for signal <S[14][7]_PWR_8_o_wide_mux_233_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_GND_8_o_wide_mux_244_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_PWR_8_o_wide_mux_246_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_GND_8_o_wide_mux_248_OUT>
    Found 256x8-bit Read Only RAM for signal <S[15][7]_PWR_8_o_wide_mux_250_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_GND_8_o_wide_mux_261_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_PWR_8_o_wide_mux_263_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_GND_8_o_wide_mux_265_OUT>
    Found 256x8-bit Read Only RAM for signal <S[16][7]_PWR_8_o_wide_mux_267_OUT>
    Found 8-bit comparator greater for signal <PWR_8_o_S[1][7]_LessThan_4_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[2][7]_LessThan_21_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[3][7]_LessThan_38_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[4][7]_LessThan_55_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[5][7]_LessThan_72_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[6][7]_LessThan_89_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[7][7]_LessThan_106_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[8][7]_LessThan_123_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[9][7]_LessThan_140_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[10][7]_LessThan_157_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[11][7]_LessThan_174_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[12][7]_LessThan_191_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[13][7]_LessThan_208_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[14][7]_LessThan_225_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[15][7]_LessThan_242_o> created at line 82
    Found 8-bit comparator greater for signal <PWR_8_o_S[16][7]_LessThan_259_o> created at line 82
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_2> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_3> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_4> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_5> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_6> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_7> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_8> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_9> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_10> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_11> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_12> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_13> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_14> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_15> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_16> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <S_1> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  65 RAM(s).
	inferred  32 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <Syndrom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 65
 256x8-bit single-port Read Only RAM                   : 65
# Adders/Subtractors                                   : 32
 8-bit adder                                           : 32
# Registers                                            : 16
 8-bit register                                        : 16
# Comparators                                          : 16
 8-bit comparator greater                              : 16
# Multiplexers                                         : 48
 8-bit 2-to-1 multiplexer                              : 48
# Xors                                                 : 32
 8-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Syndrom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Msg_Rsv[7]_PWR_8_o_wide_mux_19_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Msg_Rsv>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_PWR_8_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_Msg_Rsv[7]_xor_7_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_PWR_8_o_wide_mux_12_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_Msg_Rsv[7]_xor_11_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_PWR_8_o_wide_mux_25_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_Msg_Rsv[7]_xor_24_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_PWR_8_o_wide_mux_29_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_Msg_Rsv[7]_xor_28_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_PWR_8_o_wide_mux_42_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_Msg_Rsv[7]_xor_41_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_PWR_8_o_wide_mux_46_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_Msg_Rsv[7]_xor_45_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_PWR_8_o_wide_mux_59_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_Msg_Rsv[7]_xor_58_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_PWR_8_o_wide_mux_63_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_Msg_Rsv[7]_xor_62_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_PWR_8_o_wide_mux_76_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_Msg_Rsv[7]_xor_75_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_PWR_8_o_wide_mux_80_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_Msg_Rsv[7]_xor_79_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_PWR_8_o_wide_mux_93_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_Msg_Rsv[7]_xor_92_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_PWR_8_o_wide_mux_97_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_Msg_Rsv[7]_xor_96_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_PWR_8_o_wide_mux_110_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_Msg_Rsv[7]_xor_109_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_PWR_8_o_wide_mux_114_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_Msg_Rsv[7]_xor_113_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_PWR_8_o_wide_mux_127_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_Msg_Rsv[7]_xor_126_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_PWR_8_o_wide_mux_131_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_Msg_Rsv[7]_xor_130_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_PWR_8_o_wide_mux_144_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_Msg_Rsv[7]_xor_143_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_PWR_8_o_wide_mux_148_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_Msg_Rsv[7]_xor_147_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_PWR_8_o_wide_mux_161_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_Msg_Rsv[7]_xor_160_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_PWR_8_o_wide_mux_165_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_Msg_Rsv[7]_xor_164_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_PWR_8_o_wide_mux_178_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_Msg_Rsv[7]_xor_177_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_PWR_8_o_wide_mux_182_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_Msg_Rsv[7]_xor_181_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_PWR_8_o_wide_mux_195_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_Msg_Rsv[7]_xor_194_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_PWR_8_o_wide_mux_199_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_Msg_Rsv[7]_xor_198_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_PWR_8_o_wide_mux_212_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_Msg_Rsv[7]_xor_211_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_PWR_8_o_wide_mux_216_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_Msg_Rsv[7]_xor_215_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_PWR_8_o_wide_mux_229_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_Msg_Rsv[7]_xor_228_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_PWR_8_o_wide_mux_233_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_Msg_Rsv[7]_xor_232_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_PWR_8_o_wide_mux_246_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_Msg_Rsv[7]_xor_245_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_PWR_8_o_wide_mux_250_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_Msg_Rsv[7]_xor_249_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_PWR_8_o_wide_mux_263_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_Msg_Rsv[7]_xor_262_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_PWR_8_o_wide_mux_267_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_Msg_Rsv[7]_xor_266_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_GND_8_o_wide_mux_27_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0456>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_GND_8_o_wide_mux_44_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0460>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_GND_8_o_wide_mux_61_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0464>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_GND_8_o_wide_mux_78_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0468>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_GND_8_o_wide_mux_95_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0472>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_GND_8_o_wide_mux_112_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0476>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_GND_8_o_wide_mux_129_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0480>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_GND_8_o_wide_mux_146_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0484>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_GND_8_o_wide_mux_163_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0488>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_GND_8_o_wide_mux_180_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0492>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_GND_8_o_wide_mux_197_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0496>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_GND_8_o_wide_mux_214_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0500>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_GND_8_o_wide_mux_231_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0504>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_GND_8_o_wide_mux_248_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0508>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_GND_8_o_wide_mux_265_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0512>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_GND_8_o_wide_mux_10_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0452>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[2][7]_GND_8_o_wide_mux_23_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[2][7]_GND_8_o_add_22_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[3][7]_GND_8_o_wide_mux_40_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[3][7]_GND_8_o_add_39_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[4][7]_GND_8_o_wide_mux_57_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[4][7]_GND_8_o_add_56_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[5][7]_GND_8_o_wide_mux_74_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[5][7]_GND_8_o_add_73_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[6][7]_GND_8_o_wide_mux_91_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[6][7]_GND_8_o_add_90_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[7][7]_GND_8_o_wide_mux_108_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[7][7]_GND_8_o_add_107_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[8][7]_GND_8_o_wide_mux_125_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[8][7]_GND_8_o_add_124_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[9][7]_GND_8_o_wide_mux_142_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[9][7]_GND_8_o_add_141_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[10][7]_GND_8_o_wide_mux_159_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[10][7]_GND_8_o_add_158_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[11][7]_GND_8_o_wide_mux_176_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[11][7]_GND_8_o_add_175_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[12][7]_GND_8_o_wide_mux_193_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[12][7]_GND_8_o_add_192_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[13][7]_GND_8_o_wide_mux_210_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[13][7]_GND_8_o_add_209_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[14][7]_GND_8_o_wide_mux_227_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[14][7]_GND_8_o_add_226_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[15][7]_GND_8_o_wide_mux_244_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[15][7]_GND_8_o_add_243_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[16][7]_GND_8_o_wide_mux_261_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[16][7]_GND_8_o_add_260_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_S[1][7]_GND_8_o_wide_mux_6_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <S[1][7]_GND_8_o_add_5_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Syndrom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 65
 256x8-bit single-port distributed Read Only RAM       : 65
# Adders/Subtractors                                   : 32
 8-bit adder                                           : 32
# Registers                                            : 128
 Flip-Flops                                            : 128
# Comparators                                          : 16
 8-bit comparator greater                              : 16
# Multiplexers                                         : 48
 8-bit 2-to-1 multiplexer                              : 48
# Xors                                                 : 32
 8-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Syndrom> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Syndrom, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Syndrom.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4351
#      INV                         : 32
#      LUT2                        : 301
#      LUT3                        : 69
#      LUT4                        : 37
#      LUT5                        : 37
#      LUT6                        : 2306
#      MUXF7                       : 1049
#      MUXF8                       : 520
# FlipFlops/Latches                : 128
#      FD                          : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 137
#      IBUF                        : 9
#      OBUF                        : 128

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  54576     0%  
 Number of Slice LUTs:                 2782  out of  27288    10%  
    Number used as Logic:              2782  out of  27288    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2782
   Number with an unused Flip Flop:    2654  out of   2782    95%  
   Number with an unused LUT:             0  out of   2782     0%  
   Number of fully used LUT-FF pairs:   128  out of   2782     4%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         138
 Number of bonded IOBs:                 138  out of    218    63%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.238ns (Maximum Frequency: 121.394MHz)
   Minimum input arrival time before clock: 6.569ns
   Maximum output required time after clock: 4.466ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.238ns (frequency: 121.394MHz)
  Total number of paths / destination ports: 633456 / 128
-------------------------------------------------------------------------
Delay:               8.238ns (Levels of Logic = 9)
  Source:            S_15_3 (FF)
  Destination:       S_15_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: S_15_3 to S_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              39   0.447   1.639  S_15_3 (S_15_3)
     LUT6:I2->O            2   0.203   0.617  Madd_n0508_cy<5>11 (Madd_n0508_cy<5>)
     LUT2:I1->O           16   0.205   1.004  Madd_n0508_xor<6>11 (Madd_S[15][7]_GND_8_o_add_243_OUT_lut<6>)
     MUXF7:S->O            1   0.148   0.000  Mram_S[15][7]_GND_8_o_wide_mux_248_OUT_f7 (Mram_S[15][7]_GND_8_o_wide_mux_248_OUT_f7)
     MUXF8:I1->O           1   0.152   0.580  Mram_S[15][7]_GND_8_o_wide_mux_248_OUT_f8 (S[15][7]_GND_8_o_wide_mux_248_OUT<0>)
     LUT2:I1->O           32   0.205   1.656  Mxor_S[15][7]_Msg_Rsv[7]_xor_249_OUT_0_xo<0>1 (S[15][7]_Msg_Rsv[7]_xor_249_OUT<0>)
     LUT6:I0->O            1   0.203   0.000  Mram_S[15][7]_PWR_8_o_wide_mux_250_OUT1 (Mram_S[15][7]_PWR_8_o_wide_mux_250_OUT)
     MUXF7:I1->O           1   0.140   0.000  Mram_S[15][7]_PWR_8_o_wide_mux_250_OUT_f7 (Mram_S[15][7]_PWR_8_o_wide_mux_250_OUT_f7)
     MUXF8:I1->O           1   0.152   0.580  Mram_S[15][7]_PWR_8_o_wide_mux_250_OUT_f8 (S[15][7]_PWR_8_o_wide_mux_250_OUT<0>)
     LUT6:I5->O            1   0.205   0.000  Mmux_S[15][7]_Msg_Rsv[7]_mux_253_OUT11 (S[15][7]_Msg_Rsv[7]_mux_253_OUT<0>)
     FD:D                      0.102          S_15_0
    ----------------------------------------
    Total                      8.238ns (2.162ns logic, 6.076ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 10512 / 128
-------------------------------------------------------------------------
Offset:              6.569ns (Levels of Logic = 6)
  Source:            Msg_Rsv<0> (PAD)
  Destination:       S_16_0 (FF)
  Destination Clock: Clk rising

  Data Path: Msg_Rsv<0> to S_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.222   1.744  Msg_Rsv_0_IBUF (Msg_Rsv_0_IBUF)
     LUT2:I0->O           32   0.203   1.656  Mxor_S[16][7]_Msg_Rsv[7]_xor_266_OUT_0_xo<0>1 (S[16][7]_Msg_Rsv[7]_xor_266_OUT<0>)
     LUT6:I0->O            1   0.203   0.000  Mram_S[16][7]_PWR_8_o_wide_mux_267_OUT1 (Mram_S[16][7]_PWR_8_o_wide_mux_267_OUT)
     MUXF7:I1->O           1   0.140   0.000  Mram_S[16][7]_PWR_8_o_wide_mux_267_OUT_f7 (Mram_S[16][7]_PWR_8_o_wide_mux_267_OUT_f7)
     MUXF8:I1->O           1   0.152   0.944  Mram_S[16][7]_PWR_8_o_wide_mux_267_OUT_f8 (S[16][7]_PWR_8_o_wide_mux_267_OUT<0>)
     LUT6:I0->O            1   0.203   0.000  Mmux_S[16][7]_Msg_Rsv[7]_mux_270_OUT11 (S[16][7]_Msg_Rsv[7]_mux_270_OUT<0>)
     FD:D                      0.102          S_16_0
    ----------------------------------------
    Total                      6.569ns (2.225ns logic, 4.344ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              4.466ns (Levels of Logic = 1)
  Source:            S_2_0 (FF)
  Destination:       S2<0> (PAD)
  Source Clock:      Clk rising

  Data Path: S_2_0 to S2<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              43   0.447   1.448  S_2_0 (S_2_0)
     OBUF:I->O                 2.571          S2_0_OBUF (S2<0>)
    ----------------------------------------
    Total                      4.466ns (3.018ns logic, 1.448ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.238|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 456.00 secs
Total CPU time to Xst completion: 455.99 secs
 
--> 

Total memory usage is 6262064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   65 (   0 filtered)

