[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Mar 15 2022, 16:59:54
The image is /home/jy/oscpu/bin/non-output/riscv-tests/sw-riscv-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000000 cmtcnt 2
commit group [01]: pc 0080000008 cmtcnt 2
commit group [02]: pc 0080000010 cmtcnt 2 <--
commit group [03]: pc 0000000000 cmtcnt 0
commit group [04]: pc 0000000000 cmtcnt 0
commit group [05]: pc 0000000000 cmtcnt 0
commit group [06]: pc 0000000000 cmtcnt 0
commit group [07]: pc 0000000000 cmtcnt 0
commit group [08]: pc 0000000000 cmtcnt 0
commit group [09]: pc 0000000000 cmtcnt 0
commit group [10]: pc 0000000000 cmtcnt 0
commit group [11]: pc 0000000000 cmtcnt 0
commit group [12]: pc 0000000000 cmtcnt 0
commit group [13]: pc 0000000000 cmtcnt 0
commit group [14]: pc 0000000000 cmtcnt 0
commit group [15]: pc 0000000000 cmtcnt 0

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000000 inst 00000097 wen 1 dst 00000001 data 00000000800004d0
commit inst [01]: pc 0080000004 inst 4d008093 wen 1 dst 00000001 data 00000000800004d0
commit inst [02]: pc 0080000008 inst 00aa0137 wen 1 dst 00000002 data 0000000000aa00aa
commit inst [03]: pc 008000000c inst 0aa1011b wen 1 dst 00000002 data 0000000000aa00aa
commit inst [04]: pc 0080000010 inst 0020a023 wen 0 dst 00000000 data 0000000000000000
commit inst [05]: pc 0080000014 inst 0000a703 wen 1 dst 0000000e data 0000000000000000 <--
commit inst [06]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [07]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [08]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [09]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [10]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [11]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [12]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [13]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [14]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [15]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [16]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [17]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [18]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [19]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [20]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [21]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [22]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [23]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [24]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [25]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [26]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [27]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [28]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [29]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [30]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000
commit inst [31]: pc 0000000000 inst 00000000 wen 0 dst 00000000 data 0000000000000000

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x00000000800004d0   sp: 0x0000000000aa00aa   gp: 0x2b8c141f4e5fae34 
  tp: 0xbb2006c5b9db183d   t0: 0x1151055de6a55abd   t1: 0x7ea103f6b744e0ce   t2: 0x8a4ed93a98435e45 
  s0: 0xdb95a98bd881693a   s1: 0xdae441be395e5332   a0: 0xe8e7ac31eacd0447   a1: 0x6b517d24ba441c49 
  a2: 0x4328ff93adb6753c   a3: 0xb661c0355ae37a5a   a4: 0x0000000000aa00aa   a5: 0x8a8a30812f940fea 
  a6: 0x5bed4960ca73f1a6   a7: 0x05beb36960df5c4a   s2: 0xe320f45a4bb8aa0c   s3: 0x39506b1f1ddf55ab 
  s4: 0xab72efddfa5a3058   s5: 0xb404033a9da8630c   s6: 0xe1555b7b4951c31d   s7: 0xaa9b0de232c51ae8 
  s8: 0xcf3320e6961fe7b6   s9: 0xcb44c30893d7a5eb  s10: 0x9c2b7512e64076d0  s11: 0x0e075dd2b8d455c3 
  t3: 0xbc27267e5244ae00   t4: 0xbb217411e7bc287b   t5: 0x424746b85c08ff8e   t6: 0x6308a655aaaae533 
 ft0: 0x001202132a771e63  ft1: 0xfc521ae300200293  ft2: 0x0000021300d00193  ft3: 0xccd0809bdaabc0b7 
 ft4: 0x2e81011300000117  ft5: 0x0011222300000013  ft6: 0xdaabc3b700412703  ft7: 0x28771063ccd3839b 
 fs0: 0x0020029300120213  fs1: 0x00e00193fc5218e3  fa0: 0xddaac0b700000213  fa1: 0x00000117bcc0809b 
 fa2: 0x000000132ac10113  fa3: 0x0011242300000013  fa4: 0xddaac3b700812703  fa5: 0x24771063bcc3839b 
 fa6: 0x0020029300120213  fa7: 0x00f00193fc5216e3  fs2: 0xcddab0b700000213  fs3: 0x00000013bbc0809b 
 fs4: 0x2681011300000117  fs5: 0x00c1270300112623  fs6: 0xbbc3839bcddab3b7  fs7: 0x0012021320771263 
 fs8: 0xfc5218e300200293  fs9: 0x0000021301000193 fs10: 0xabb0809bccddb0b7 fs11: 0x0000011700000013 
 ft8: 0x0000001322c10113  ft9: 0x0101270300112823 ft10: 0xabb3839bccddb3b7 ft11: 0x001202131c771263 
pc: 0x0000000080000018 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a4 different at pc = 0x0080000010, right= 0x0000000000aa00aa, wrong = 0x0000000000000000
Core 0: [31mABORT at pc = 0x80000010
[0m[35mtotal guest instructions = 4
[0m[35minstrCnt = 4, cycleCnt = 537, IPC = 0.007449
[0m[34mSeed=0 Guest cycle spent: 538 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 10ms
[0m