# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Binary_to_Ascii_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ujjawal\ Aggarwal/Desktop/E-yantar/Binary_to_Ascii {C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:57 on Nov 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii" C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii.v 
# -- Compiling module Binary_to_Ascii
# ** Warning: C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii.v(156): (vlog-2182) 'i_int1' might be read before written in always_comb or always @* block.
# ** Warning: C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii.v(170): (vlog-2182) 'i_dec1' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Binary_to_Ascii
# End time: 15:35:57 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vlog -sv -work work +incdir+C:/Users/Ujjawal\ Aggarwal/Desktop/E-yantar/Binary_to_Ascii {C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii_tb_Vector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:57 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii" C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/Binary_to_Ascii/Binary_to_Ascii_tb_Vector.sv 
# -- Compiling module Binary_to_Ascii_tb_Vector
# 
# Top level modules:
# 	Binary_to_Ascii_tb_Vector
# End time: 15:35:57 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Binary_to_Ascii_tb_Vector
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Binary_to_Ascii_tb_Vector 
# Start time: 15:35:57 on Nov 02,2020
# Loading sv_std.std
# Loading work.Binary_to_Ascii_tb_Vector
# Loading work.Binary_to_Ascii
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 160 ns
# CONGRATULATIONS YOUR DESIGN WORKS FINE
# End time: 15:36:14 on Nov 02,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
