-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.2
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Core_Process is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    imgblock_0_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_0_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_1_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_2_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_3_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    imgblock_4_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    row : IN STD_LOGIC_VECTOR (15 downto 0);
    col : IN STD_LOGIC_VECTOR (15 downto 0);
    loop_r : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of Core_Process is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";

    signal grp_g_kernel_fu_800_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal reg_905 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln123_reg_1555 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln123_reg_1555_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_reg_1559 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_reg_1559_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rgb_bgr_kernel_fu_483_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_rgr_bgb_kernel_fu_588_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln123_fu_923_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln123_reg_1555_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln123_reg_1555_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_fu_927_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_reg_1559_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_reg_1559_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln129_fu_931_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_80_fu_953_p12 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_80_reg_1571 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_80_reg_1571_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_80_reg_1571_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_80_reg_1571_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_79_fu_993_p12 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_79_reg_1576 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_79_reg_1576_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_79_reg_1576_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln135_fu_1019_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_fu_1039_p12 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_78_reg_1587 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_78_reg_1587_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_78_reg_1587_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_77_fu_1079_p12 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_77_reg_1592 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_77_reg_1592_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_77_reg_1592_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_77_reg_1592_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln140_fu_1105_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln131_fu_1111_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln137_fu_1114_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_rgb_bgr_kernel_fu_483_loop_r : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rgb_bgr_kernel_fu_483_ap_ce : STD_LOGIC;
    signal ap_predicate_op70_call_state1 : BOOLEAN;
    signal ap_predicate_op83_call_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp70 : BOOLEAN;
    signal grp_rgr_bgb_kernel_fu_588_loop_r : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rgr_bgb_kernel_fu_588_ap_ce : STD_LOGIC;
    signal ap_predicate_op75_call_state1 : BOOLEAN;
    signal ap_predicate_op78_call_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call6 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call6 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call6 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call6 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp75 : BOOLEAN;
    signal grp_rb_kernel_fu_693_loop_r : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rb_kernel_fu_693_ap_return : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_rb_kernel_fu_693_ap_ce : STD_LOGIC;
    signal ap_predicate_op64_call_state1 : BOOLEAN;
    signal ap_predicate_op90_call_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp64 : BOOLEAN;
    signal grp_g_kernel_fu_800_loop_r : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_g_kernel_fu_800_ap_ce : STD_LOGIC;
    signal ap_predicate_op65_call_state1 : BOOLEAN;
    signal ap_predicate_op89_call_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call1 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp65 : BOOLEAN;
    signal ap_phi_mux_g_write_assign_phi_fu_447_p8 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_g_write_assign_reg_444 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_g_write_assign_reg_444 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_g_write_assign_reg_444 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_g_write_assign_reg_444 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_g_write_assign_reg_444 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_b_write_assign_phi_fu_460_p8 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_b_write_assign_reg_457 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_b_write_assign_reg_457 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_b_write_assign_reg_457 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_b_write_assign_reg_457 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_b_write_assign_reg_457 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln140_fu_1121_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_r_write_assign_phi_fu_473_p8 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln128_fu_1117_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter4_r_write_assign_reg_470 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter0_r_write_assign_reg_470 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter1_r_write_assign_reg_470 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter2_r_write_assign_reg_470 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_reg_pp0_iter3_r_write_assign_reg_470 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal trunc_ln544_3_fu_939_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln544_fu_943_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_80_fu_953_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln544_2_fu_979_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln544_1_fu_983_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_fu_993_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln544_1_fu_1025_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln544_2_fu_1029_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_78_fu_1039_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln544_fu_1065_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln544_3_fu_1069_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_fu_1079_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln121_1_fu_1129_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln121_fu_1125_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln121_2_fu_1133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal imgblock_0_0_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_1_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_2_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_3_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_4_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_5_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_6_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_7_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_8_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_9_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_0_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_1_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_2_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_3_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_4_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_5_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_6_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_7_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_8_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_9_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_0_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_1_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_2_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_3_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_5_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_6_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_7_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_8_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_9_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_0_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_1_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_2_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_3_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_5_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_6_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_7_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_8_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_9_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_0_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_1_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_2_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_3_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_4_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_5_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_6_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_7_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_8_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_9_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal row_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal col_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal loop_r_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (31 downto 0);

    component rgb_bgr_kernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        imgblock_0_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component rgr_bgb_kernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        imgblock_0_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component rb_kernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        imgblock_0_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component g_kernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        imgblock_0_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_6_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_7_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_8_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_9_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ISPPipeline_accelkbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (9 downto 0);
        din5 : IN STD_LOGIC_VECTOR (9 downto 0);
        din6 : IN STD_LOGIC_VECTOR (9 downto 0);
        din7 : IN STD_LOGIC_VECTOR (9 downto 0);
        din8 : IN STD_LOGIC_VECTOR (9 downto 0);
        din9 : IN STD_LOGIC_VECTOR (9 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    grp_rgb_bgr_kernel_fu_483 : component rgb_bgr_kernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => imgblock_0_0_V_read_int_reg,
        imgblock_0_1_V_read => imgblock_0_1_V_read_int_reg,
        imgblock_0_2_V_read => imgblock_0_2_V_read_int_reg,
        imgblock_0_3_V_read => imgblock_0_3_V_read_int_reg,
        imgblock_0_4_V_read => imgblock_0_4_V_read_int_reg,
        imgblock_0_5_V_read => imgblock_0_5_V_read_int_reg,
        imgblock_0_6_V_read => imgblock_0_6_V_read_int_reg,
        imgblock_0_7_V_read => imgblock_0_7_V_read_int_reg,
        imgblock_0_8_V_read => imgblock_0_8_V_read_int_reg,
        imgblock_0_9_V_read => imgblock_0_9_V_read_int_reg,
        imgblock_1_0_V_read => imgblock_1_0_V_read_int_reg,
        imgblock_1_1_V_read => imgblock_1_1_V_read_int_reg,
        imgblock_1_2_V_read => imgblock_1_2_V_read_int_reg,
        imgblock_1_3_V_read => imgblock_1_3_V_read_int_reg,
        imgblock_1_4_V_read => imgblock_1_4_V_read_int_reg,
        imgblock_1_5_V_read => imgblock_1_5_V_read_int_reg,
        imgblock_1_6_V_read => imgblock_1_6_V_read_int_reg,
        imgblock_1_7_V_read => imgblock_1_7_V_read_int_reg,
        imgblock_1_8_V_read => imgblock_1_8_V_read_int_reg,
        imgblock_1_9_V_read => imgblock_1_9_V_read_int_reg,
        imgblock_2_0_V_read => imgblock_2_0_V_read_int_reg,
        imgblock_2_1_V_read => imgblock_2_1_V_read_int_reg,
        imgblock_2_2_V_read => imgblock_2_2_V_read_int_reg,
        imgblock_2_3_V_read => imgblock_2_3_V_read_int_reg,
        imgblock_2_4_V_read => imgblock_2_4_V_read_int_reg,
        imgblock_2_5_V_read => imgblock_2_5_V_read_int_reg,
        imgblock_2_6_V_read => imgblock_2_6_V_read_int_reg,
        imgblock_2_7_V_read => imgblock_2_7_V_read_int_reg,
        imgblock_2_8_V_read => imgblock_2_8_V_read_int_reg,
        imgblock_2_9_V_read => imgblock_2_9_V_read_int_reg,
        imgblock_3_0_V_read => imgblock_3_0_V_read_int_reg,
        imgblock_3_1_V_read => imgblock_3_1_V_read_int_reg,
        imgblock_3_2_V_read => imgblock_3_2_V_read_int_reg,
        imgblock_3_3_V_read => imgblock_3_3_V_read_int_reg,
        imgblock_3_4_V_read => imgblock_3_4_V_read_int_reg,
        imgblock_3_5_V_read => imgblock_3_5_V_read_int_reg,
        imgblock_3_6_V_read => imgblock_3_6_V_read_int_reg,
        imgblock_3_7_V_read => imgblock_3_7_V_read_int_reg,
        imgblock_3_8_V_read => imgblock_3_8_V_read_int_reg,
        imgblock_3_9_V_read => imgblock_3_9_V_read_int_reg,
        imgblock_4_0_V_read => imgblock_4_0_V_read_int_reg,
        imgblock_4_1_V_read => imgblock_4_1_V_read_int_reg,
        imgblock_4_2_V_read => imgblock_4_2_V_read_int_reg,
        imgblock_4_3_V_read => imgblock_4_3_V_read_int_reg,
        imgblock_4_4_V_read => imgblock_4_4_V_read_int_reg,
        imgblock_4_5_V_read => imgblock_4_5_V_read_int_reg,
        imgblock_4_6_V_read => imgblock_4_6_V_read_int_reg,
        imgblock_4_7_V_read => imgblock_4_7_V_read_int_reg,
        imgblock_4_8_V_read => imgblock_4_8_V_read_int_reg,
        imgblock_4_9_V_read => imgblock_4_9_V_read_int_reg,
        loop_r => grp_rgb_bgr_kernel_fu_483_loop_r,
        ap_return => grp_rgb_bgr_kernel_fu_483_ap_return,
        ap_ce => grp_rgb_bgr_kernel_fu_483_ap_ce);

    grp_rgr_bgb_kernel_fu_588 : component rgr_bgb_kernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => imgblock_0_0_V_read_int_reg,
        imgblock_0_1_V_read => imgblock_0_1_V_read_int_reg,
        imgblock_0_2_V_read => imgblock_0_2_V_read_int_reg,
        imgblock_0_3_V_read => imgblock_0_3_V_read_int_reg,
        imgblock_0_4_V_read => imgblock_0_4_V_read_int_reg,
        imgblock_0_5_V_read => imgblock_0_5_V_read_int_reg,
        imgblock_0_6_V_read => imgblock_0_6_V_read_int_reg,
        imgblock_0_7_V_read => imgblock_0_7_V_read_int_reg,
        imgblock_0_8_V_read => imgblock_0_8_V_read_int_reg,
        imgblock_0_9_V_read => imgblock_0_9_V_read_int_reg,
        imgblock_1_0_V_read => imgblock_1_0_V_read_int_reg,
        imgblock_1_1_V_read => imgblock_1_1_V_read_int_reg,
        imgblock_1_2_V_read => imgblock_1_2_V_read_int_reg,
        imgblock_1_3_V_read => imgblock_1_3_V_read_int_reg,
        imgblock_1_4_V_read => imgblock_1_4_V_read_int_reg,
        imgblock_1_5_V_read => imgblock_1_5_V_read_int_reg,
        imgblock_1_6_V_read => imgblock_1_6_V_read_int_reg,
        imgblock_1_7_V_read => imgblock_1_7_V_read_int_reg,
        imgblock_1_8_V_read => imgblock_1_8_V_read_int_reg,
        imgblock_1_9_V_read => imgblock_1_9_V_read_int_reg,
        imgblock_2_0_V_read => imgblock_2_0_V_read_int_reg,
        imgblock_2_1_V_read => imgblock_2_1_V_read_int_reg,
        imgblock_2_2_V_read => imgblock_2_2_V_read_int_reg,
        imgblock_2_3_V_read => imgblock_2_3_V_read_int_reg,
        imgblock_2_4_V_read => imgblock_2_4_V_read_int_reg,
        imgblock_2_5_V_read => imgblock_2_5_V_read_int_reg,
        imgblock_2_6_V_read => imgblock_2_6_V_read_int_reg,
        imgblock_2_7_V_read => imgblock_2_7_V_read_int_reg,
        imgblock_2_8_V_read => imgblock_2_8_V_read_int_reg,
        imgblock_2_9_V_read => imgblock_2_9_V_read_int_reg,
        imgblock_3_0_V_read => imgblock_3_0_V_read_int_reg,
        imgblock_3_1_V_read => imgblock_3_1_V_read_int_reg,
        imgblock_3_2_V_read => imgblock_3_2_V_read_int_reg,
        imgblock_3_3_V_read => imgblock_3_3_V_read_int_reg,
        imgblock_3_4_V_read => imgblock_3_4_V_read_int_reg,
        imgblock_3_5_V_read => imgblock_3_5_V_read_int_reg,
        imgblock_3_6_V_read => imgblock_3_6_V_read_int_reg,
        imgblock_3_7_V_read => imgblock_3_7_V_read_int_reg,
        imgblock_3_8_V_read => imgblock_3_8_V_read_int_reg,
        imgblock_3_9_V_read => imgblock_3_9_V_read_int_reg,
        imgblock_4_0_V_read => imgblock_4_0_V_read_int_reg,
        imgblock_4_1_V_read => imgblock_4_1_V_read_int_reg,
        imgblock_4_2_V_read => imgblock_4_2_V_read_int_reg,
        imgblock_4_3_V_read => imgblock_4_3_V_read_int_reg,
        imgblock_4_4_V_read => imgblock_4_4_V_read_int_reg,
        imgblock_4_5_V_read => imgblock_4_5_V_read_int_reg,
        imgblock_4_6_V_read => imgblock_4_6_V_read_int_reg,
        imgblock_4_7_V_read => imgblock_4_7_V_read_int_reg,
        imgblock_4_8_V_read => imgblock_4_8_V_read_int_reg,
        imgblock_4_9_V_read => imgblock_4_9_V_read_int_reg,
        loop_r => grp_rgr_bgb_kernel_fu_588_loop_r,
        ap_return => grp_rgr_bgb_kernel_fu_588_ap_return,
        ap_ce => grp_rgr_bgb_kernel_fu_588_ap_ce);

    grp_rb_kernel_fu_693 : component rb_kernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => imgblock_0_0_V_read_int_reg,
        imgblock_0_1_V_read => imgblock_0_1_V_read_int_reg,
        imgblock_0_2_V_read => imgblock_0_2_V_read_int_reg,
        imgblock_0_3_V_read => imgblock_0_3_V_read_int_reg,
        imgblock_0_4_V_read => imgblock_0_4_V_read_int_reg,
        imgblock_0_5_V_read => imgblock_0_5_V_read_int_reg,
        imgblock_0_6_V_read => imgblock_0_6_V_read_int_reg,
        imgblock_0_7_V_read => imgblock_0_7_V_read_int_reg,
        imgblock_0_8_V_read => imgblock_0_8_V_read_int_reg,
        imgblock_0_9_V_read => imgblock_0_9_V_read_int_reg,
        imgblock_1_0_V_read => imgblock_1_0_V_read_int_reg,
        imgblock_1_1_V_read => imgblock_1_1_V_read_int_reg,
        imgblock_1_2_V_read => imgblock_1_2_V_read_int_reg,
        imgblock_1_3_V_read => imgblock_1_3_V_read_int_reg,
        imgblock_1_4_V_read => imgblock_1_4_V_read_int_reg,
        imgblock_1_5_V_read => imgblock_1_5_V_read_int_reg,
        imgblock_1_6_V_read => imgblock_1_6_V_read_int_reg,
        imgblock_1_7_V_read => imgblock_1_7_V_read_int_reg,
        imgblock_1_8_V_read => imgblock_1_8_V_read_int_reg,
        imgblock_1_9_V_read => imgblock_1_9_V_read_int_reg,
        imgblock_2_0_V_read => imgblock_2_0_V_read_int_reg,
        imgblock_2_1_V_read => imgblock_2_1_V_read_int_reg,
        imgblock_2_2_V_read => imgblock_2_2_V_read_int_reg,
        imgblock_2_3_V_read => imgblock_2_3_V_read_int_reg,
        imgblock_2_4_V_read => imgblock_2_4_V_read_int_reg,
        imgblock_2_5_V_read => imgblock_2_5_V_read_int_reg,
        imgblock_2_6_V_read => imgblock_2_6_V_read_int_reg,
        imgblock_2_7_V_read => imgblock_2_7_V_read_int_reg,
        imgblock_2_8_V_read => imgblock_2_8_V_read_int_reg,
        imgblock_2_9_V_read => imgblock_2_9_V_read_int_reg,
        imgblock_3_0_V_read => imgblock_3_0_V_read_int_reg,
        imgblock_3_1_V_read => imgblock_3_1_V_read_int_reg,
        imgblock_3_2_V_read => imgblock_3_2_V_read_int_reg,
        imgblock_3_3_V_read => imgblock_3_3_V_read_int_reg,
        imgblock_3_4_V_read => imgblock_3_4_V_read_int_reg,
        imgblock_3_5_V_read => imgblock_3_5_V_read_int_reg,
        imgblock_3_6_V_read => imgblock_3_6_V_read_int_reg,
        imgblock_3_7_V_read => imgblock_3_7_V_read_int_reg,
        imgblock_3_8_V_read => imgblock_3_8_V_read_int_reg,
        imgblock_3_9_V_read => imgblock_3_9_V_read_int_reg,
        imgblock_4_0_V_read => imgblock_4_0_V_read_int_reg,
        imgblock_4_1_V_read => imgblock_4_1_V_read_int_reg,
        imgblock_4_2_V_read => imgblock_4_2_V_read_int_reg,
        imgblock_4_3_V_read => imgblock_4_3_V_read_int_reg,
        imgblock_4_4_V_read => imgblock_4_4_V_read_int_reg,
        imgblock_4_5_V_read => imgblock_4_5_V_read_int_reg,
        imgblock_4_6_V_read => imgblock_4_6_V_read_int_reg,
        imgblock_4_7_V_read => imgblock_4_7_V_read_int_reg,
        imgblock_4_8_V_read => imgblock_4_8_V_read_int_reg,
        imgblock_4_9_V_read => imgblock_4_9_V_read_int_reg,
        loop_r => grp_rb_kernel_fu_693_loop_r,
        ap_return => grp_rb_kernel_fu_693_ap_return,
        ap_ce => grp_rb_kernel_fu_693_ap_ce);

    grp_g_kernel_fu_800 : component g_kernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => imgblock_0_0_V_read_int_reg,
        imgblock_0_1_V_read => imgblock_0_1_V_read_int_reg,
        imgblock_0_2_V_read => imgblock_0_2_V_read_int_reg,
        imgblock_0_3_V_read => imgblock_0_3_V_read_int_reg,
        imgblock_0_4_V_read => imgblock_0_4_V_read_int_reg,
        imgblock_0_5_V_read => imgblock_0_5_V_read_int_reg,
        imgblock_0_6_V_read => imgblock_0_6_V_read_int_reg,
        imgblock_0_7_V_read => imgblock_0_7_V_read_int_reg,
        imgblock_0_8_V_read => imgblock_0_8_V_read_int_reg,
        imgblock_0_9_V_read => imgblock_0_9_V_read_int_reg,
        imgblock_1_0_V_read => imgblock_1_0_V_read_int_reg,
        imgblock_1_1_V_read => imgblock_1_1_V_read_int_reg,
        imgblock_1_2_V_read => imgblock_1_2_V_read_int_reg,
        imgblock_1_3_V_read => imgblock_1_3_V_read_int_reg,
        imgblock_1_4_V_read => imgblock_1_4_V_read_int_reg,
        imgblock_1_5_V_read => imgblock_1_5_V_read_int_reg,
        imgblock_1_6_V_read => imgblock_1_6_V_read_int_reg,
        imgblock_1_7_V_read => imgblock_1_7_V_read_int_reg,
        imgblock_1_8_V_read => imgblock_1_8_V_read_int_reg,
        imgblock_1_9_V_read => imgblock_1_9_V_read_int_reg,
        imgblock_2_0_V_read => imgblock_2_0_V_read_int_reg,
        imgblock_2_1_V_read => imgblock_2_1_V_read_int_reg,
        imgblock_2_2_V_read => imgblock_2_2_V_read_int_reg,
        imgblock_2_3_V_read => imgblock_2_3_V_read_int_reg,
        imgblock_2_4_V_read => imgblock_2_4_V_read_int_reg,
        imgblock_2_5_V_read => imgblock_2_5_V_read_int_reg,
        imgblock_2_6_V_read => imgblock_2_6_V_read_int_reg,
        imgblock_2_7_V_read => imgblock_2_7_V_read_int_reg,
        imgblock_2_8_V_read => imgblock_2_8_V_read_int_reg,
        imgblock_2_9_V_read => imgblock_2_9_V_read_int_reg,
        imgblock_3_0_V_read => imgblock_3_0_V_read_int_reg,
        imgblock_3_1_V_read => imgblock_3_1_V_read_int_reg,
        imgblock_3_2_V_read => imgblock_3_2_V_read_int_reg,
        imgblock_3_3_V_read => imgblock_3_3_V_read_int_reg,
        imgblock_3_4_V_read => imgblock_3_4_V_read_int_reg,
        imgblock_3_5_V_read => imgblock_3_5_V_read_int_reg,
        imgblock_3_6_V_read => imgblock_3_6_V_read_int_reg,
        imgblock_3_7_V_read => imgblock_3_7_V_read_int_reg,
        imgblock_3_8_V_read => imgblock_3_8_V_read_int_reg,
        imgblock_3_9_V_read => imgblock_3_9_V_read_int_reg,
        imgblock_4_0_V_read => imgblock_4_0_V_read_int_reg,
        imgblock_4_1_V_read => imgblock_4_1_V_read_int_reg,
        imgblock_4_2_V_read => imgblock_4_2_V_read_int_reg,
        imgblock_4_3_V_read => imgblock_4_3_V_read_int_reg,
        imgblock_4_4_V_read => imgblock_4_4_V_read_int_reg,
        imgblock_4_5_V_read => imgblock_4_5_V_read_int_reg,
        imgblock_4_6_V_read => imgblock_4_6_V_read_int_reg,
        imgblock_4_7_V_read => imgblock_4_7_V_read_int_reg,
        imgblock_4_8_V_read => imgblock_4_8_V_read_int_reg,
        imgblock_4_9_V_read => imgblock_4_9_V_read_int_reg,
        loop_r => grp_g_kernel_fu_800_loop_r,
        ap_return => grp_g_kernel_fu_800_ap_return,
        ap_ce => grp_g_kernel_fu_800_ap_ce);

    ISPPipeline_accelkbM_U347 : component ISPPipeline_accelkbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_0_V_read_int_reg,
        din1 => imgblock_2_1_V_read_int_reg,
        din2 => imgblock_2_2_V_read_int_reg,
        din3 => imgblock_2_3_V_read_int_reg,
        din4 => imgblock_2_4_V_read_int_reg,
        din5 => imgblock_2_5_V_read_int_reg,
        din6 => imgblock_2_6_V_read_int_reg,
        din7 => imgblock_2_7_V_read_int_reg,
        din8 => imgblock_2_8_V_read_int_reg,
        din9 => imgblock_2_9_V_read_int_reg,
        din10 => tmp_80_fu_953_p11,
        dout => tmp_80_fu_953_p12);

    ISPPipeline_accelkbM_U348 : component ISPPipeline_accelkbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_0_V_read_int_reg,
        din1 => imgblock_2_1_V_read_int_reg,
        din2 => imgblock_2_2_V_read_int_reg,
        din3 => imgblock_2_3_V_read_int_reg,
        din4 => imgblock_2_4_V_read_int_reg,
        din5 => imgblock_2_5_V_read_int_reg,
        din6 => imgblock_2_6_V_read_int_reg,
        din7 => imgblock_2_7_V_read_int_reg,
        din8 => imgblock_2_8_V_read_int_reg,
        din9 => imgblock_2_9_V_read_int_reg,
        din10 => tmp_79_fu_993_p11,
        dout => tmp_79_fu_993_p12);

    ISPPipeline_accelkbM_U349 : component ISPPipeline_accelkbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_0_V_read_int_reg,
        din1 => imgblock_2_1_V_read_int_reg,
        din2 => imgblock_2_2_V_read_int_reg,
        din3 => imgblock_2_3_V_read_int_reg,
        din4 => imgblock_2_4_V_read_int_reg,
        din5 => imgblock_2_5_V_read_int_reg,
        din6 => imgblock_2_6_V_read_int_reg,
        din7 => imgblock_2_7_V_read_int_reg,
        din8 => imgblock_2_8_V_read_int_reg,
        din9 => imgblock_2_9_V_read_int_reg,
        din10 => tmp_78_fu_1039_p11,
        dout => tmp_78_fu_1039_p12);

    ISPPipeline_accelkbM_U350 : component ISPPipeline_accelkbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 10,
        din9_WIDTH => 10,
        din10_WIDTH => 4,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_0_V_read_int_reg,
        din1 => imgblock_2_1_V_read_int_reg,
        din2 => imgblock_2_2_V_read_int_reg,
        din3 => imgblock_2_3_V_read_int_reg,
        din4 => imgblock_2_4_V_read_int_reg,
        din5 => imgblock_2_5_V_read_int_reg,
        din6 => imgblock_2_6_V_read_int_reg,
        din7 => imgblock_2_7_V_read_int_reg,
        din8 => imgblock_2_8_V_read_int_reg,
        din9 => imgblock_2_9_V_read_int_reg,
        din10 => tmp_77_fu_1079_p11,
        dout => tmp_77_fu_1079_p12);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;

    ap_phi_reg_pp0_iter4_b_write_assign_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if (((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_0) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_b_write_assign_reg_457 <= grp_rgr_bgb_kernel_fu_588_ap_return;
                elsif (((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_1) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_b_write_assign_reg_457 <= grp_rgb_bgr_kernel_fu_483_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_b_write_assign_reg_457 <= ap_phi_reg_pp0_iter3_b_write_assign_reg_457;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_g_write_assign_reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if (((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_0) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_g_write_assign_reg_444 <= zext_ln137_fu_1114_p1;
                elsif (((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_1) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_g_write_assign_reg_444 <= zext_ln131_fu_1111_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_g_write_assign_reg_444 <= ap_phi_reg_pp0_iter3_g_write_assign_reg_444;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_r_write_assign_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if (((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_0) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_r_write_assign_reg_470 <= grp_rgb_bgr_kernel_fu_483_ap_return;
                elsif (((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_1) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_r_write_assign_reg_470 <= grp_rgr_bgb_kernel_fu_588_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_r_write_assign_reg_470 <= ap_phi_reg_pp0_iter3_r_write_assign_reg_470;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                ap_phi_reg_pp0_iter1_b_write_assign_reg_457 <= ap_phi_reg_pp0_iter0_b_write_assign_reg_457;
                ap_phi_reg_pp0_iter1_g_write_assign_reg_444 <= ap_phi_reg_pp0_iter0_g_write_assign_reg_444;
                ap_phi_reg_pp0_iter1_r_write_assign_reg_470 <= ap_phi_reg_pp0_iter0_r_write_assign_reg_470;
                ap_phi_reg_pp0_iter2_b_write_assign_reg_457 <= ap_phi_reg_pp0_iter1_b_write_assign_reg_457;
                ap_phi_reg_pp0_iter2_g_write_assign_reg_444 <= ap_phi_reg_pp0_iter1_g_write_assign_reg_444;
                ap_phi_reg_pp0_iter2_r_write_assign_reg_470 <= ap_phi_reg_pp0_iter1_r_write_assign_reg_470;
                ap_phi_reg_pp0_iter3_b_write_assign_reg_457 <= ap_phi_reg_pp0_iter2_b_write_assign_reg_457;
                ap_phi_reg_pp0_iter3_g_write_assign_reg_444 <= ap_phi_reg_pp0_iter2_g_write_assign_reg_444;
                ap_phi_reg_pp0_iter3_r_write_assign_reg_470 <= ap_phi_reg_pp0_iter2_r_write_assign_reg_470;
                tmp_77_reg_1592_pp0_iter1_reg <= tmp_77_reg_1592;
                tmp_77_reg_1592_pp0_iter2_reg <= tmp_77_reg_1592_pp0_iter1_reg;
                tmp_77_reg_1592_pp0_iter3_reg <= tmp_77_reg_1592_pp0_iter2_reg;
                tmp_78_reg_1587_pp0_iter1_reg <= tmp_78_reg_1587;
                tmp_78_reg_1587_pp0_iter2_reg <= tmp_78_reg_1587_pp0_iter1_reg;
                tmp_79_reg_1576_pp0_iter1_reg <= tmp_79_reg_1576;
                tmp_79_reg_1576_pp0_iter2_reg <= tmp_79_reg_1576_pp0_iter1_reg;
                tmp_80_reg_1571_pp0_iter1_reg <= tmp_80_reg_1571;
                tmp_80_reg_1571_pp0_iter2_reg <= tmp_80_reg_1571_pp0_iter1_reg;
                tmp_80_reg_1571_pp0_iter3_reg <= tmp_80_reg_1571_pp0_iter2_reg;
                trunc_ln123_reg_1555 <= trunc_ln123_fu_923_p1;
                trunc_ln123_reg_1555_pp0_iter1_reg <= trunc_ln123_reg_1555;
                trunc_ln123_reg_1555_pp0_iter2_reg <= trunc_ln123_reg_1555_pp0_iter1_reg;
                trunc_ln123_reg_1555_pp0_iter3_reg <= trunc_ln123_reg_1555_pp0_iter2_reg;
                trunc_ln124_reg_1559 <= trunc_ln124_fu_927_p1;
                trunc_ln124_reg_1559_pp0_iter1_reg <= trunc_ln124_reg_1559;
                trunc_ln124_reg_1559_pp0_iter2_reg <= trunc_ln124_reg_1559_pp0_iter1_reg;
                trunc_ln124_reg_1559_pp0_iter3_reg <= trunc_ln124_reg_1559_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= sext_ln121_1_fu_1129_p1;
                ap_return_1_int_reg <= sext_ln121_fu_1125_p1;
                ap_return_2_int_reg <= sext_ln121_2_fu_1133_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                col_int_reg <= col;
                imgblock_0_0_V_read_int_reg <= imgblock_0_0_V_read;
                imgblock_0_1_V_read_int_reg <= imgblock_0_1_V_read;
                imgblock_0_2_V_read_int_reg <= imgblock_0_2_V_read;
                imgblock_0_3_V_read_int_reg <= imgblock_0_3_V_read;
                imgblock_0_4_V_read_int_reg <= imgblock_0_4_V_read;
                imgblock_0_5_V_read_int_reg <= imgblock_0_5_V_read;
                imgblock_0_6_V_read_int_reg <= imgblock_0_6_V_read;
                imgblock_0_7_V_read_int_reg <= imgblock_0_7_V_read;
                imgblock_0_8_V_read_int_reg <= imgblock_0_8_V_read;
                imgblock_0_9_V_read_int_reg <= imgblock_0_9_V_read;
                imgblock_1_0_V_read_int_reg <= imgblock_1_0_V_read;
                imgblock_1_1_V_read_int_reg <= imgblock_1_1_V_read;
                imgblock_1_2_V_read_int_reg <= imgblock_1_2_V_read;
                imgblock_1_3_V_read_int_reg <= imgblock_1_3_V_read;
                imgblock_1_4_V_read_int_reg <= imgblock_1_4_V_read;
                imgblock_1_5_V_read_int_reg <= imgblock_1_5_V_read;
                imgblock_1_6_V_read_int_reg <= imgblock_1_6_V_read;
                imgblock_1_7_V_read_int_reg <= imgblock_1_7_V_read;
                imgblock_1_8_V_read_int_reg <= imgblock_1_8_V_read;
                imgblock_1_9_V_read_int_reg <= imgblock_1_9_V_read;
                imgblock_2_0_V_read_int_reg <= imgblock_2_0_V_read;
                imgblock_2_1_V_read_int_reg <= imgblock_2_1_V_read;
                imgblock_2_2_V_read_int_reg <= imgblock_2_2_V_read;
                imgblock_2_3_V_read_int_reg <= imgblock_2_3_V_read;
                imgblock_2_4_V_read_int_reg <= imgblock_2_4_V_read;
                imgblock_2_5_V_read_int_reg <= imgblock_2_5_V_read;
                imgblock_2_6_V_read_int_reg <= imgblock_2_6_V_read;
                imgblock_2_7_V_read_int_reg <= imgblock_2_7_V_read;
                imgblock_2_8_V_read_int_reg <= imgblock_2_8_V_read;
                imgblock_2_9_V_read_int_reg <= imgblock_2_9_V_read;
                imgblock_3_0_V_read_int_reg <= imgblock_3_0_V_read;
                imgblock_3_1_V_read_int_reg <= imgblock_3_1_V_read;
                imgblock_3_2_V_read_int_reg <= imgblock_3_2_V_read;
                imgblock_3_3_V_read_int_reg <= imgblock_3_3_V_read;
                imgblock_3_4_V_read_int_reg <= imgblock_3_4_V_read;
                imgblock_3_5_V_read_int_reg <= imgblock_3_5_V_read;
                imgblock_3_6_V_read_int_reg <= imgblock_3_6_V_read;
                imgblock_3_7_V_read_int_reg <= imgblock_3_7_V_read;
                imgblock_3_8_V_read_int_reg <= imgblock_3_8_V_read;
                imgblock_3_9_V_read_int_reg <= imgblock_3_9_V_read;
                imgblock_4_0_V_read_int_reg <= imgblock_4_0_V_read;
                imgblock_4_1_V_read_int_reg <= imgblock_4_1_V_read;
                imgblock_4_2_V_read_int_reg <= imgblock_4_2_V_read;
                imgblock_4_3_V_read_int_reg <= imgblock_4_3_V_read;
                imgblock_4_4_V_read_int_reg <= imgblock_4_4_V_read;
                imgblock_4_5_V_read_int_reg <= imgblock_4_5_V_read;
                imgblock_4_6_V_read_int_reg <= imgblock_4_6_V_read;
                imgblock_4_7_V_read_int_reg <= imgblock_4_7_V_read;
                imgblock_4_8_V_read_int_reg <= imgblock_4_8_V_read;
                imgblock_4_9_V_read_int_reg <= imgblock_4_9_V_read;
                loop_r_int_reg <= loop_r;
                row_int_reg <= row;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_1) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg)) or ((trunc_ln124_reg_1559_pp0_iter2_reg = ap_const_lv1_0) and (trunc_ln123_reg_1555_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg)))) then
                reg_905 <= grp_g_kernel_fu_800_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln124_fu_927_p1 = ap_const_lv1_1) and (trunc_ln123_fu_923_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_77_reg_1592 <= tmp_77_fu_1079_p12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln123_fu_923_p1 = ap_const_lv1_1) and (trunc_ln124_fu_927_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_78_reg_1587 <= tmp_78_fu_1039_p12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln124_fu_927_p1 = ap_const_lv1_1) and (trunc_ln123_fu_923_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_79_reg_1576 <= tmp_79_fu_993_p12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln124_fu_927_p1 = ap_const_lv1_0) and (trunc_ln123_fu_923_p1 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp_80_reg_1571 <= tmp_80_fu_953_p12;
            end if;
        end if;
    end process;
    add_ln544_1_fu_983_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln544_2_fu_979_p1));
    add_ln544_2_fu_1029_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln544_1_fu_1025_p1));
    add_ln544_3_fu_1069_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln544_fu_1065_p1));
    add_ln544_fu_943_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(trunc_ln544_3_fu_939_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_phi_mux_b_write_assign_phi_fu_460_p8_assign_proc : process(trunc_ln123_reg_1555_pp0_iter3_reg, trunc_ln124_reg_1559_pp0_iter3_reg, grp_rb_kernel_fu_693_ap_return, ap_phi_reg_pp0_iter4_b_write_assign_reg_457, zext_ln140_fu_1121_p1)
    begin
        if (((trunc_ln124_reg_1559_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln123_reg_1555_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_b_write_assign_phi_fu_460_p8 <= zext_ln140_fu_1121_p1;
        elsif (((trunc_ln124_reg_1559_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln123_reg_1555_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_b_write_assign_phi_fu_460_p8 <= grp_rb_kernel_fu_693_ap_return;
        else 
            ap_phi_mux_b_write_assign_phi_fu_460_p8 <= ap_phi_reg_pp0_iter4_b_write_assign_reg_457;
        end if; 
    end process;


    ap_phi_mux_g_write_assign_phi_fu_447_p8_assign_proc : process(reg_905, trunc_ln123_reg_1555_pp0_iter3_reg, trunc_ln124_reg_1559_pp0_iter3_reg, ap_phi_reg_pp0_iter4_g_write_assign_reg_444)
    begin
        if ((((trunc_ln124_reg_1559_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln123_reg_1555_pp0_iter3_reg = ap_const_lv1_1)) or ((trunc_ln124_reg_1559_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln123_reg_1555_pp0_iter3_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_g_write_assign_phi_fu_447_p8 <= reg_905;
        else 
            ap_phi_mux_g_write_assign_phi_fu_447_p8 <= ap_phi_reg_pp0_iter4_g_write_assign_reg_444;
        end if; 
    end process;


    ap_phi_mux_r_write_assign_phi_fu_473_p8_assign_proc : process(trunc_ln123_reg_1555_pp0_iter3_reg, trunc_ln124_reg_1559_pp0_iter3_reg, grp_rb_kernel_fu_693_ap_return, zext_ln128_fu_1117_p1, ap_phi_reg_pp0_iter4_r_write_assign_reg_470)
    begin
        if (((trunc_ln124_reg_1559_pp0_iter3_reg = ap_const_lv1_1) and (trunc_ln123_reg_1555_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_r_write_assign_phi_fu_473_p8 <= grp_rb_kernel_fu_693_ap_return;
        elsif (((trunc_ln124_reg_1559_pp0_iter3_reg = ap_const_lv1_0) and (trunc_ln123_reg_1555_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_r_write_assign_phi_fu_473_p8 <= zext_ln128_fu_1117_p1;
        else 
            ap_phi_mux_r_write_assign_phi_fu_473_p8 <= ap_phi_reg_pp0_iter4_r_write_assign_reg_470;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_b_write_assign_reg_457 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_g_write_assign_reg_444 <= "XXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_write_assign_reg_470 <= "XXXXXXXXXXXXXX";

    ap_predicate_op64_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op64_call_state1 <= ((trunc_ln124_fu_927_p1 = ap_const_lv1_0) and (trunc_ln123_fu_923_p1 = ap_const_lv1_0));
    end process;


    ap_predicate_op65_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op65_call_state1 <= ((trunc_ln124_fu_927_p1 = ap_const_lv1_0) and (trunc_ln123_fu_923_p1 = ap_const_lv1_0));
    end process;


    ap_predicate_op70_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op70_call_state1 <= ((trunc_ln124_fu_927_p1 = ap_const_lv1_1) and (trunc_ln123_fu_923_p1 = ap_const_lv1_0));
    end process;


    ap_predicate_op75_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op75_call_state1 <= ((trunc_ln124_fu_927_p1 = ap_const_lv1_1) and (trunc_ln123_fu_923_p1 = ap_const_lv1_0));
    end process;


    ap_predicate_op78_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op78_call_state1 <= ((trunc_ln123_fu_923_p1 = ap_const_lv1_1) and (trunc_ln124_fu_927_p1 = ap_const_lv1_0));
    end process;


    ap_predicate_op83_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op83_call_state1 <= ((trunc_ln123_fu_923_p1 = ap_const_lv1_1) and (trunc_ln124_fu_927_p1 = ap_const_lv1_0));
    end process;


    ap_predicate_op89_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op89_call_state1 <= ((trunc_ln124_fu_927_p1 = ap_const_lv1_1) and (trunc_ln123_fu_923_p1 = ap_const_lv1_1));
    end process;


    ap_predicate_op90_call_state1_assign_proc : process(trunc_ln123_fu_923_p1, trunc_ln124_fu_927_p1)
    begin
                ap_predicate_op90_call_state1 <= ((trunc_ln124_fu_927_p1 = ap_const_lv1_1) and (trunc_ln123_fu_923_p1 = ap_const_lv1_1));
    end process;


    ap_return_0_assign_proc : process(sext_ln121_1_fu_1129_p1, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= sext_ln121_1_fu_1129_p1;
        end if; 
    end process;


    ap_return_1_assign_proc : process(sext_ln121_fu_1125_p1, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= sext_ln121_fu_1125_p1;
        end if; 
    end process;


    ap_return_2_assign_proc : process(sext_ln121_2_fu_1133_p1, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= sext_ln121_2_fu_1133_p1;
        end if; 
    end process;


    grp_g_kernel_fu_800_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp65, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp65) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_g_kernel_fu_800_ap_ce <= ap_const_logic_1;
        else 
            grp_g_kernel_fu_800_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_g_kernel_fu_800_loop_r_assign_proc : process(trunc_ln129_fu_931_p1, trunc_ln140_fu_1105_p1, ap_predicate_op65_call_state1, ap_predicate_op89_call_state1, ap_block_pp0_stage0)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_predicate_op89_call_state1 = ap_const_boolean_1)) then 
                grp_g_kernel_fu_800_loop_r <= trunc_ln140_fu_1105_p1;
            elsif ((ap_predicate_op65_call_state1 = ap_const_boolean_1)) then 
                grp_g_kernel_fu_800_loop_r <= trunc_ln129_fu_931_p1;
            else 
                grp_g_kernel_fu_800_loop_r <= "XX";
            end if;
        else 
            grp_g_kernel_fu_800_loop_r <= "XX";
        end if; 
    end process;


    grp_rb_kernel_fu_693_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp64, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp64) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_rb_kernel_fu_693_ap_ce <= ap_const_logic_1;
        else 
            grp_rb_kernel_fu_693_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_rb_kernel_fu_693_loop_r_assign_proc : process(trunc_ln129_fu_931_p1, trunc_ln140_fu_1105_p1, ap_predicate_op64_call_state1, ap_predicate_op90_call_state1, ap_block_pp0_stage0)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_predicate_op90_call_state1 = ap_const_boolean_1)) then 
                grp_rb_kernel_fu_693_loop_r <= trunc_ln140_fu_1105_p1;
            elsif ((ap_predicate_op64_call_state1 = ap_const_boolean_1)) then 
                grp_rb_kernel_fu_693_loop_r <= trunc_ln129_fu_931_p1;
            else 
                grp_rb_kernel_fu_693_loop_r <= "XX";
            end if;
        else 
            grp_rb_kernel_fu_693_loop_r <= "XX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_fu_483_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp70, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp70) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_rgb_bgr_kernel_fu_483_ap_ce <= ap_const_logic_1;
        else 
            grp_rgb_bgr_kernel_fu_483_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_rgb_bgr_kernel_fu_483_loop_r_assign_proc : process(trunc_ln129_fu_931_p1, trunc_ln135_fu_1019_p1, ap_predicate_op70_call_state1, ap_predicate_op83_call_state1, ap_block_pp0_stage0)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_predicate_op83_call_state1 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_fu_483_loop_r <= trunc_ln135_fu_1019_p1;
            elsif ((ap_predicate_op70_call_state1 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_fu_483_loop_r <= trunc_ln129_fu_931_p1;
            else 
                grp_rgb_bgr_kernel_fu_483_loop_r <= "XX";
            end if;
        else 
            grp_rgb_bgr_kernel_fu_483_loop_r <= "XX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_fu_588_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp75, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp75) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_rgr_bgb_kernel_fu_588_ap_ce <= ap_const_logic_1;
        else 
            grp_rgr_bgb_kernel_fu_588_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_rgr_bgb_kernel_fu_588_loop_r_assign_proc : process(trunc_ln129_fu_931_p1, trunc_ln135_fu_1019_p1, ap_predicate_op75_call_state1, ap_predicate_op78_call_state1, ap_block_pp0_stage0)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_predicate_op78_call_state1 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_fu_588_loop_r <= trunc_ln135_fu_1019_p1;
            elsif ((ap_predicate_op75_call_state1 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_fu_588_loop_r <= trunc_ln129_fu_931_p1;
            else 
                grp_rgr_bgb_kernel_fu_588_loop_r <= "XX";
            end if;
        else 
            grp_rgr_bgb_kernel_fu_588_loop_r <= "XX";
        end if; 
    end process;

        sext_ln121_1_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_b_write_assign_phi_fu_460_p8),32));

        sext_ln121_2_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_r_write_assign_phi_fu_473_p8),32));

        sext_ln121_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_g_write_assign_phi_fu_447_p8),32));

    tmp_77_fu_1079_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln544_3_fu_1069_p2),4));
    tmp_78_fu_1039_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln544_2_fu_1029_p2),4));
    tmp_79_fu_993_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln544_1_fu_983_p2),4));
    tmp_80_fu_953_p11 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln544_fu_943_p2),4));
    trunc_ln123_fu_923_p1 <= row_int_reg(1 - 1 downto 0);
    trunc_ln124_fu_927_p1 <= col_int_reg(1 - 1 downto 0);
    trunc_ln129_fu_931_p1 <= loop_r_int_reg(2 - 1 downto 0);
    trunc_ln135_fu_1019_p1 <= loop_r_int_reg(2 - 1 downto 0);
    trunc_ln140_fu_1105_p1 <= loop_r_int_reg(2 - 1 downto 0);
    trunc_ln544_1_fu_1025_p1 <= loop_r_int_reg(3 - 1 downto 0);
    trunc_ln544_2_fu_979_p1 <= loop_r_int_reg(3 - 1 downto 0);
    trunc_ln544_3_fu_939_p1 <= loop_r_int_reg(3 - 1 downto 0);
    trunc_ln544_fu_1065_p1 <= loop_r_int_reg(3 - 1 downto 0);
    zext_ln128_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_reg_1571_pp0_iter3_reg),14));
    zext_ln131_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_reg_1576_pp0_iter2_reg),14));
    zext_ln137_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_reg_1587_pp0_iter2_reg),14));
    zext_ln140_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_reg_1592_pp0_iter3_reg),14));
end behav;
