# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Coursework_FPGA.srcs/sources_1/new" --include "C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"top_tb_func_impl.v" \

sv xil_defaultlib  --include "../../../../../Coursework_FPGA.srcs/sources_1/new" --include "C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../../Coursework_FPGA.srcs/sim_1/new/top_tb.sv" \

# Do not sort compile order
nosort
