Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 28 22:04:55 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_system_timing_summary_routed.rpt -rpx top_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.724        0.000                      0                  226        0.121        0.000                      0                  226        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.724        0.000                      0                  226        0.121        0.000                      0                  226        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.890ns (21.354%)  route 3.278ns (78.646%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/Q
                         net (fo=2, routed)           0.819     6.650    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[26]
    SLICE_X2Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7/O
                         net (fo=1, routed)           0.762     7.535    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2/O
                         net (fo=33, routed)          1.697     9.356    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.124     9.480 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[15]_i_1/O
                         net (fo=1, routed)           0.000     9.480    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[15]
    SLICE_X1Y97          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.606    15.029    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[15]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.031    15.204    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.890ns (21.365%)  route 3.276ns (78.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/Q
                         net (fo=2, routed)           0.819     6.650    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[26]
    SLICE_X2Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7/O
                         net (fo=1, routed)           0.762     7.535    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2/O
                         net (fo=33, routed)          1.695     9.354    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.124     9.478 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[14]_i_1/O
                         net (fo=1, routed)           0.000     9.478    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[14]
    SLICE_X1Y97          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.606    15.029    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.029    15.202    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 2.441ns (57.179%)  route 1.828ns (42.821%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.020     6.851    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.431 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.001    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.449 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[1]
                         net (fo=1, routed)           0.807     9.256    U_DISPLAY_NUMBER_CONTROLLER/data0[30]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.325     9.581 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[30]_i_1/O
                         net (fo=1, routed)           0.000     9.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[30]
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.590    15.012    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)        0.118    15.395    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.890ns (22.171%)  route 3.124ns (77.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/Q
                         net (fo=2, routed)           0.819     6.650    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[26]
    SLICE_X2Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7/O
                         net (fo=1, routed)           0.762     7.535    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2/O
                         net (fo=33, routed)          1.543     9.203    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I0_O)        0.124     9.327 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[8]_i_1/O
                         net (fo=1, routed)           0.000     9.327    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[8]
    SLICE_X1Y95          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.605    15.028    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[8]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.029    15.201    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/Q
                         net (fo=2, routed)           0.819     6.650    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[26]
    SLICE_X2Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7/O
                         net (fo=1, routed)           0.762     7.535    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_7_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2/O
                         net (fo=33, routed)          1.534     9.193    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_2_n_0
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.124     9.317 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[1]_i_1/O
                         net (fo=1, routed)           0.000     9.317    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[1]
    SLICE_X1Y94          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.605    15.028    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[1]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.029    15.201    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 2.352ns (56.351%)  route 1.822ns (43.649%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.020     6.851    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.431 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.001    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.354 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[2]
                         net (fo=1, routed)           0.801     9.155    U_DISPLAY_NUMBER_CONTROLLER/data0[31]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.331     9.486 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_1/O
                         net (fo=1, routed)           0.000     9.486    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[31]
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.590    15.012    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)        0.118    15.395    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.059ns (51.679%)  route 1.925ns (48.321%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.020     6.851    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.431 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.086 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/O[3]
                         net (fo=1, routed)           0.905     8.991    U_DISPLAY_NUMBER_CONTROLLER/data0[20]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.306     9.297 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[20]_i_1/O
                         net (fo=1, routed)           0.000     9.297    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[20]
    SLICE_X2Y98          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.606    15.029    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.079    15.252    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.189ns (55.074%)  route 1.786ns (44.925%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.020     6.851    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.431 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.001    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.223 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/O[0]
                         net (fo=1, routed)           0.764     8.988    U_DISPLAY_NUMBER_CONTROLLER/data0[25]
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.299     9.287 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[25]_i_1/O
                         net (fo=1, routed)           0.000     9.287    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[25]
    SLICE_X2Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.606    15.029    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.081    15.254    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 2.075ns (53.366%)  route 1.813ns (46.633%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.020     6.851    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.431 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.109 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/O[0]
                         net (fo=1, routed)           0.793     8.902    U_DISPLAY_NUMBER_CONTROLLER/data0[21]
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.299     9.201 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[21]_i_1/O
                         net (fo=1, routed)           0.000     9.201    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[21]
    SLICE_X1Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.606    15.029    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.029    15.202    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.305ns (57.725%)  route 1.688ns (42.275%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.710     5.312    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.020     6.851    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.431 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.001    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.335 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.002    U_DISPLAY_NUMBER_CONTROLLER/data0[26]
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.303     9.305 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[26]_i_1/O
                         net (fo=1, routed)           0.000     9.305    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[26]
    SLICE_X2Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.590    15.012    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y100         FDCE (Setup_fdce_C_D)        0.077    15.329    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  6.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.599     1.518    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[18]/Q
                         net (fo=2, routed)           0.056     1.715    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[18]
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.076     1.594    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.599     1.518    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[20]/Q
                         net (fo=2, routed)           0.056     1.715    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[20]
    SLICE_X1Y102         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.076     1.594    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.598     1.517    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/Q
                         net (fo=2, routed)           0.056     1.714    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[23]
    SLICE_X1Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     2.036    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.076     1.593    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.599     1.518    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[22]/Q
                         net (fo=2, routed)           0.067     1.726    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[22]
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.078     1.596    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.598     1.517    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[21]/Q
                         net (fo=2, routed)           0.056     1.737    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[21]
    SLICE_X2Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.871     2.036    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.064     1.581    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  U_RECEIVER/dato_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  U_RECEIVER/dato_rx_reg[7]/Q
                         net (fo=1, routed)           0.059     1.703    U_DISPLAY_NUMBER_CONTROLLER/Q[7]
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.033    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y103         FDCE (Hold_fdce_C_D)         0.018     1.547    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  U_RECEIVER/dato_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  U_RECEIVER/dato_rx_reg[6]/Q
                         net (fo=1, routed)           0.065     1.709    U_DISPLAY_NUMBER_CONTROLLER/Q[6]
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.033    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[6]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y103         FDCE (Hold_fdce_C_D)         0.022     1.551    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  U_RECEIVER/dato_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  U_RECEIVER/dato_rx_reg[4]/Q
                         net (fo=1, routed)           0.059     1.704    U_DISPLAY_NUMBER_CONTROLLER/Q[4]
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.033    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y103         FDCE (Hold_fdce_C_D)         0.016     1.545    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  U_RECEIVER/dato_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  U_RECEIVER/dato_rx_reg[5]/Q
                         net (fo=1, routed)           0.062     1.707    U_DISPLAY_NUMBER_CONTROLLER/Q[5]
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.033    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[5]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y103         FDCE (Hold_fdce_C_D)         0.019     1.548    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/RDB_Out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X7Y103         FDCE                                         r  U_RECEIVER/RDB_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_RECEIVER/RDB_Out_reg[5]/Q
                         net (fo=3, routed)           0.111     1.769    U_RECEIVER/p_3_in
    SLICE_X6Y103         LUT2 (Prop_lut2_I0_O)        0.045     1.814 r  U_RECEIVER/RDB_Out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    U_RECEIVER/RDB_Out[4]
    SLICE_X6Y103         FDCE                                         r  U_RECEIVER/RDB_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.033    U_RECEIVER/CLK_IBUF_BUFG
    SLICE_X6Y103         FDCE                                         r  U_RECEIVER/RDB_Out_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.120     1.649    U_RECEIVER/RDB_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    U_DISPLAY_NUMBER_CONTROLLER/AND_70_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[18]/C



