Synthesized Timing Report

Slack:                    inf
  Source:                 u_lower_divider/divisor_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lower_divider/u_dhvajanka_compute/div_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.228ns  (logic 10.826ns (42.913%)  route 14.402ns (57.087%))
  Logic Levels:           50  (CARRY4=30 FDCE=1 LUT2=2 LUT3=14 LUT5=1 LUT6=2)

Implemented Timing Report

Slack:                    inf
  Source:                 u_lower_divider/divisor_reg_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lower_divider/u_dhvajanka_compute/div_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.758ns  (logic 10.066ns (29.818%)  route 23.692ns (70.182%))
  Logic Levels:           44  (CARRY4=24 FDCE=1 LUT2=2 LUT3=14 LUT5=2 LUT6=1)
