#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 12 09:22:41 2024
# Process ID: 13908
# Current directory: C:/Users/Paula/Downloads/mezclador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10584 C:\Users\Paula\Downloads\mezclador\mezclador.xpr
# Log file: C:/Users/Paula/Downloads/mezclador/vivado.log
# Journal file: C:/Users/Paula/Downloads/mezclador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Paula/Downloads/mezclador/mezclador.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
close_project
create_project ejdds C:/Users/Paula/Downloads/ejdds -part xc7k70tfbg484-1
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.Negative_Sine {true} CONFIG.Amplitude_Mode {Unit_Circle} CONFIG.Has_Phase_Out {false} CONFIG.Parameter_Entry {Hardware_Parameters} CONFIG.Noise_Shaping {None} CONFIG.Phase_Width {16} CONFIG.Output_Width {16} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {7} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins dds_compiler_0/aclk]
startgroup
set_property -dict [list CONFIG.FREQ_HZ {576000000}] [get_bd_cells sim_clk_gen_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dds_compiler_0]
make_bd_intf_pins_external  [get_bd_cells dds_compiler_0]
endgroup
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA] [get_bd_intf_ports M_AXIS_DATA_0]
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tdata]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dds_compiler_0/m_axis_data_tvalid]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells sim_clk_gen_0]
make_bd_intf_pins_external  [get_bd_cells sim_clk_gen_0]
endgroup
generate_target all [get_files  C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_sim_clk_gen_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_dds_compiler_0_0_synth_1 design_1_sim_clk_gen_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/ejdds/ejdds.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/ejdds/ejdds.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_simulation
source design_1_wrapper.tcl
run 1000 us
open_bd_design {C:/Users/Paula/Downloads/ejdds/ejdds.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
