git clone --depth 1 --no-tags https://github.com/a-ewais/circuit-timing-analyser.git f:/verilog_sva_gh_scraper/data/full_repos/91820495
git clone --depth 1 --no-tags https://github.com/shjindal0309/hardware-lab.git f:/verilog_sva_gh_scraper/data/full_repos/91572570
git clone --depth 1 --no-tags https://github.com/shohata/puzzle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/87401251
git clone --depth 1 --no-tags https://github.com/YvesHarrison/pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/88616210
git clone --depth 1 --no-tags https://github.com/JGHoffmann/Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/88616539
git clone --depth 1 --no-tags https://github.com/boobhsi/CA-2016-Autumn.git f:/verilog_sva_gh_scraper/data/full_repos/88654014
git clone --depth 1 --no-tags https://github.com/ZakLang/pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/90676136
git clone --depth 1 --no-tags https://github.com/KoheiYamamoto/PipeLineCPU-CountUp.git f:/verilog_sva_gh_scraper/data/full_repos/90508539
git clone --depth 1 --no-tags https://github.com/AnTran27/Code.git f:/verilog_sva_gh_scraper/data/full_repos/87887115
git clone --depth 1 --no-tags https://github.com/vava24680/CO_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/89683608
git clone --depth 1 --no-tags https://github.com/Stenwulf/ECECT480.git f:/verilog_sva_gh_scraper/data/full_repos/88751423
git clone --depth 1 --no-tags https://github.com/oleh-plotnikov/Verilog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/89536350
git clone --depth 1 --no-tags https://github.com/rchyla/A6095rev.git f:/verilog_sva_gh_scraper/data/full_repos/89937829
git clone --depth 1 --no-tags https://github.com/NinjaServ/CST231TakeHome.git f:/verilog_sva_gh_scraper/data/full_repos/94186417
git clone --depth 1 --no-tags https://github.com/Negulus/VolvoMCv2_FGPA.git f:/verilog_sva_gh_scraper/data/full_repos/88556841
git clone --depth 1 --no-tags https://github.com/HappyNapalm/FPGA_WIP.git f:/verilog_sva_gh_scraper/data/full_repos/91328013
git clone --depth 1 --no-tags https://github.com/misiyu/Pipeline_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/93528609
git clone --depth 1 --no-tags https://github.com/SHUAIComm/FPTD.git f:/verilog_sva_gh_scraper/data/full_repos/89713178
git clone --depth 1 --no-tags https://github.com/amaan-modak/FPGA-Implementation-of-Collision-Detection-for-3D-Printer.git f:/verilog_sva_gh_scraper/data/full_repos/92555307
git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/proto_sort.git f:/verilog_sva_gh_scraper/data/full_repos/92598642
git clone --depth 1 --no-tags https://github.com/nds64/ece5760.git f:/verilog_sva_gh_scraper/data/full_repos/91469384
git clone --depth 1 --no-tags https://github.com/AllenFarcas/I2C-module.git f:/verilog_sva_gh_scraper/data/full_repos/91591690
git clone --depth 1 --no-tags https://github.com/zhang-zhenyu/Homeworks-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/93036217
git clone --depth 1 --no-tags https://github.com/Sirius207/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/93219227
git clone --depth 1 --no-tags https://github.com/MKeremBirkan/Simple-CPU-on-FPGA-Chip-Project.git f:/verilog_sva_gh_scraper/data/full_repos/93230805
git clone --depth 1 --no-tags https://github.com/flyingoverclouds/verilog-and-fpga-devtest.git f:/verilog_sva_gh_scraper/data/full_repos/93424147
git clone --depth 1 --no-tags https://github.com/ahmedcs/HSCC.git f:/verilog_sva_gh_scraper/data/full_repos/93754797
git clone --depth 1 --no-tags https://github.com/bankov/fpga-terminal.git f:/verilog_sva_gh_scraper/data/full_repos/93860012
git clone --depth 1 --no-tags https://github.com/EAirPeter/cdesx.git f:/verilog_sva_gh_scraper/data/full_repos/93808810
git clone --depth 1 --no-tags https://github.com/felipecanetecanales/UART_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/94240419
git clone --depth 1 --no-tags https://github.com/buaa-ee/verilog-lab.git f:/verilog_sva_gh_scraper/data/full_repos/90337294
git clone --depth 1 --no-tags https://github.com/Fgroove/Dev.git f:/verilog_sva_gh_scraper/data/full_repos/88944338
git clone --depth 1 --no-tags https://github.com/waitforthirty/Ex_Cache.git f:/verilog_sva_gh_scraper/data/full_repos/91061593
git clone --depth 1 --no-tags https://github.com/synthetic65535/DE0Nano.git f:/verilog_sva_gh_scraper/data/full_repos/91125904
git clone --depth 1 --no-tags https://github.com/ManQingZHU/Single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/90970457
git clone --depth 1 --no-tags https://github.com/eron93br/CANbtl.git f:/verilog_sva_gh_scraper/data/full_repos/89946505
git clone --depth 1 --no-tags https://github.com/Mahmoud-Salem/Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/89917155
git clone --depth 1 --no-tags https://github.com/mohaimenhasan/Roadblock-Game.git f:/verilog_sva_gh_scraper/data/full_repos/90156337
git clone --depth 1 --no-tags https://github.com/Danielbsb/Projeto_Processador_Programavel.git f:/verilog_sva_gh_scraper/data/full_repos/90526468
git clone --depth 1 --no-tags https://github.com/hgeisse/flashprog-DE2-115.git f:/verilog_sva_gh_scraper/data/full_repos/87689974
git clone --depth 1 --no-tags https://github.com/bqwer/lightpwm.git f:/verilog_sva_gh_scraper/data/full_repos/88249432
git clone --depth 1 --no-tags https://github.com/RadioDegustador/Digital_II.git f:/verilog_sva_gh_scraper/data/full_repos/89374846
git clone --depth 1 --no-tags https://github.com/mohabamroo/MIPS-processor-CA.git f:/verilog_sva_gh_scraper/data/full_repos/88344345
git clone --depth 1 --no-tags https://github.com/Estebanelm/FPGASnake.git f:/verilog_sva_gh_scraper/data/full_repos/87362123
git clone --depth 1 --no-tags https://github.com/xuanyudo/Asembling.git f:/verilog_sva_gh_scraper/data/full_repos/87457182
git clone --depth 1 --no-tags https://github.com/dr-ecker/attocore.git f:/verilog_sva_gh_scraper/data/full_repos/87593844
git clone --depth 1 --no-tags https://github.com/SerEs35/FIR-Highpass-filter.git f:/verilog_sva_gh_scraper/data/full_repos/93358238
git clone --depth 1 --no-tags https://github.com/John-JT/Proyecto-3-Grupo-4.git f:/verilog_sva_gh_scraper/data/full_repos/92595188
git clone --depth 1 --no-tags https://github.com/sappy5678/Digital_Project_Mario.git f:/verilog_sva_gh_scraper/data/full_repos/92590428
git clone --depth 1 --no-tags https://github.com/YujiToshinaga/SMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/90473115
git clone --depth 1 --no-tags https://github.com/vinamarora8/LCD-Spartan3E.git f:/verilog_sva_gh_scraper/data/full_repos/89898683
git clone --depth 1 --no-tags https://github.com/evanbowman/SubBytes.git f:/verilog_sva_gh_scraper/data/full_repos/89756924
git clone --depth 1 --no-tags https://github.com/k-leong/125lab9.git f:/verilog_sva_gh_scraper/data/full_repos/91393914
git clone --depth 1 --no-tags https://github.com/juermili/getadi.git f:/verilog_sva_gh_scraper/data/full_repos/90829660
git clone --depth 1 --no-tags https://github.com/billwang2012/myUART.git f:/verilog_sva_gh_scraper/data/full_repos/91064707
git clone --depth 1 --no-tags https://github.com/JuanSantacoloma/ProjectDigital.git f:/verilog_sva_gh_scraper/data/full_repos/91181476
git clone --depth 1 --no-tags https://github.com/QDSNALEXWU/FROGGER.git f:/verilog_sva_gh_scraper/data/full_repos/89551198
git clone --depth 1 --no-tags https://github.com/raibu/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/89612671
git clone --depth 1 --no-tags https://github.com/trembelas95/lab06_starter.git f:/verilog_sva_gh_scraper/data/full_repos/89615065
git clone --depth 1 --no-tags https://github.com/hikalium/fpga-practice.git f:/verilog_sva_gh_scraper/data/full_repos/91894717
git clone --depth 1 --no-tags https://github.com/chan0123/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/92639596
git clone --depth 1 --no-tags https://github.com/turtle11311/ICCAD_Contest_2017_CYC-D.git f:/verilog_sva_gh_scraper/data/full_repos/92651920
git clone --depth 1 --no-tags https://github.com/rcjobson1/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/93524938
git clone --depth 1 --no-tags https://github.com/bebrian458/YBSnake.git f:/verilog_sva_gh_scraper/data/full_repos/93796868
git clone --depth 1 --no-tags https://github.com/JerryLife/Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/94079130
git clone --depth 1 --no-tags https://github.com/gusboling/COEN122.git f:/verilog_sva_gh_scraper/data/full_repos/92468119
git clone --depth 1 --no-tags https://github.com/GovanifY/literate-broccoli.git f:/verilog_sva_gh_scraper/data/full_repos/94120937
git clone --depth 1 --no-tags https://github.com/saphraxaeris/arqui.git f:/verilog_sva_gh_scraper/data/full_repos/93669134
git clone --depth 1 --no-tags https://github.com/abdulkhan94/ASIC-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/92132619
git clone --depth 1 --no-tags https://github.com/dgit200/Alu-and-Multiplexors.git f:/verilog_sva_gh_scraper/data/full_repos/87471778
git clone --depth 1 --no-tags https://github.com/hau-tao/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/89192367
git clone --depth 1 --no-tags https://github.com/ProdigiousMelon/Verilog-SingleCyle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/87828379
git clone --depth 1 --no-tags https://github.com/sudumon/ColourBlockDetectorIP.git f:/verilog_sva_gh_scraper/data/full_repos/88011726
git clone --depth 1 --no-tags https://github.com/HanByulKim/SingleCycledCPU.git f:/verilog_sva_gh_scraper/data/full_repos/87957428
git clone --depth 1 --no-tags https://github.com/ycjungSubhuman/Archhw5.git f:/verilog_sva_gh_scraper/data/full_repos/88346184
git clone --depth 1 --no-tags https://github.com/dsantamaria1/bist_project.git f:/verilog_sva_gh_scraper/data/full_repos/88386499
git clone --depth 1 --no-tags https://github.com/biyoknateesuwan/CacheImplementation.git f:/verilog_sva_gh_scraper/data/full_repos/89882833
git clone --depth 1 --no-tags https://github.com/michaelreda/MIPS-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/87545537
git clone --depth 1 --no-tags https://github.com/drodriguez802/ICOM4215-Computer-Arcuitechture-.git f:/verilog_sva_gh_scraper/data/full_repos/87834239
git clone --depth 1 --no-tags https://github.com/fungb/Misc..git f:/verilog_sva_gh_scraper/data/full_repos/87869764
git clone --depth 1 --no-tags https://github.com/bsheridan94/AES-Core-Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/88060860
git clone --depth 1 --no-tags https://github.com/gershtein/dtc.git f:/verilog_sva_gh_scraper/data/full_repos/94140197
git clone --depth 1 --no-tags https://github.com/dreamtalen/Bist_sram.git f:/verilog_sva_gh_scraper/data/full_repos/92791872
git clone --depth 1 --no-tags https://github.com/Joseph2795/Proyecto-3-Grupo-5.git f:/verilog_sva_gh_scraper/data/full_repos/92364645
git clone --depth 1 --no-tags https://github.com/bleachwhb/eecs303.git f:/verilog_sva_gh_scraper/data/full_repos/91301386
git clone --depth 1 --no-tags https://github.com/visasu/Simon_Encryption_ASIC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/92229042
git clone --depth 1 --no-tags https://github.com/AndressAndrade/ufba-verilog-laboratorioi.git f:/verilog_sva_gh_scraper/data/full_repos/91967488
git clone --depth 1 --no-tags https://github.com/navidkhoshavi/Python-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/93077179
git clone --depth 1 --no-tags https://github.com/MinHyeonPark/tx.git f:/verilog_sva_gh_scraper/data/full_repos/93119661
git clone --depth 1 --no-tags https://github.com/TuanGCS/bir.git f:/verilog_sva_gh_scraper/data/full_repos/88832144
git clone --depth 1 --no-tags https://github.com/jmelchert/ECE551-Project.git f:/verilog_sva_gh_scraper/data/full_repos/88878344
git clone --depth 1 --no-tags https://github.com/vighneshiyer/ee241b_project.git f:/verilog_sva_gh_scraper/data/full_repos/89104948
git clone --depth 1 --no-tags https://github.com/mpleonard/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/89377788
git clone --depth 1 --no-tags https://github.com/jorgeibarra13/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/90316463
git clone --depth 1 --no-tags https://github.com/TianyangChen/Xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/90407272
git clone --depth 1 --no-tags https://github.com/OluwoleOyetoke/Verilog_Three_Lane_Junction_Traffic_Control_Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/91089998
git clone --depth 1 --no-tags https://github.com/danomahoney/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/91109972
git clone --depth 1 --no-tags https://github.com/steindaian/I2C-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/90543893
git clone --depth 1 --no-tags https://github.com/Linqing-Fu/CPU-MIPS-.git f:/verilog_sva_gh_scraper/data/full_repos/90644172
git clone --depth 1 --no-tags https://github.com/pepitoenpeligro/Digital-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/90467758
