// Seed: 2824269398
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output tri id_2
);
  reg id_4;
  assign module_1.id_2 = 0;
  initial id_4 <= id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6
    , id_11,
    input wor id_7,
    input tri1 id_8,
    input wire id_9
);
  assign id_4 = id_5;
  assign id_1 = -1'b0 >> id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
endmodule
