

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_136_1'
================================================================
* Date:           Wed May 14 09:49:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.442 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |       16|       16|         4|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/forward_fw.cpp:136]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W1_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%W1_7_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_3_load"   --->   Operation 9 'read' 'W1_7_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%W1_7_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_2_load"   --->   Operation 10 'read' 'W1_7_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W1_7_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_1_load"   --->   Operation 11 'read' 'W1_7_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%W1_7_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_0_load"   --->   Operation 12 'read' 'W1_7_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W1_6_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_3_load"   --->   Operation 13 'read' 'W1_6_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%W1_6_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_2_load"   --->   Operation 14 'read' 'W1_6_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W1_6_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_1_load"   --->   Operation 15 'read' 'W1_6_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%W1_6_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_0_load"   --->   Operation 16 'read' 'W1_6_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%W1_5_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_3_load"   --->   Operation 17 'read' 'W1_5_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%W1_5_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_2_load"   --->   Operation 18 'read' 'W1_5_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%W1_5_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_1_load"   --->   Operation 19 'read' 'W1_5_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%W1_5_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_0_load"   --->   Operation 20 'read' 'W1_5_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%W1_4_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_3_load"   --->   Operation 21 'read' 'W1_4_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W1_4_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_2_load"   --->   Operation 22 'read' 'W1_4_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W1_4_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_1_load"   --->   Operation 23 'read' 'W1_4_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%W1_4_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_0_load"   --->   Operation 24 'read' 'W1_4_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%W1_3_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_3_load"   --->   Operation 25 'read' 'W1_3_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W1_3_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_2_load"   --->   Operation 26 'read' 'W1_3_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%W1_3_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_1_load"   --->   Operation 27 'read' 'W1_3_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%W1_3_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_0_load"   --->   Operation 28 'read' 'W1_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%W1_2_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_3_load"   --->   Operation 29 'read' 'W1_2_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%W1_2_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_2_load"   --->   Operation 30 'read' 'W1_2_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%W1_2_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_1_load"   --->   Operation 31 'read' 'W1_2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%W1_2_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_0_load"   --->   Operation 32 'read' 'W1_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%W1_1_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_3_load"   --->   Operation 33 'read' 'W1_1_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W1_1_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_2_load"   --->   Operation 34 'read' 'W1_1_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W1_1_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_1_load"   --->   Operation 35 'read' 'W1_1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%W1_1_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_0_load"   --->   Operation 36 'read' 'W1_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W1_0_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_3_load"   --->   Operation 37 'read' 'W1_0_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%W1_0_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_2_load"   --->   Operation 38 'read' 'W1_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%W1_0_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_1_load"   --->   Operation 39 'read' 'W1_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%W1_0_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_0_load"   --->   Operation 40 'read' 'W1_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln136 = store i3 0, i3 %j" [../src/forward_fw.cpp:136]   --->   Operation 41 'store' 'store_ln136' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_137_2"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j_2 = load i3 %j" [../src/forward_fw.cpp:136]   --->   Operation 43 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.68ns)   --->   "%icmp_ln136 = icmp_eq  i3 %j_2, i3 4" [../src/forward_fw.cpp:136]   --->   Operation 44 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.68ns)   --->   "%add_ln136 = add i3 %j_2, i3 1" [../src/forward_fw.cpp:136]   --->   Operation 45 'add' 'add_ln136' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_137_2.split, void %for.inc31.preheader.exitStub" [../src/forward_fw.cpp:136]   --->   Operation 46 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i3 %j_2" [../src/forward_fw.cpp:136]   --->   Operation 47 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 0" [../src/forward_fw.cpp:138]   --->   Operation 48 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i5 %tmp_8" [../src/forward_fw.cpp:138]   --->   Operation 49 'zext' 'zext_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%W1_out_addr = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138" [../src/forward_fw.cpp:138]   --->   Operation 50 'getelementptr' 'W1_out_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 1" [../src/forward_fw.cpp:138]   --->   Operation 51 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i5 %tmp_9" [../src/forward_fw.cpp:138]   --->   Operation 52 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%W1_out_addr_1 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_1" [../src/forward_fw.cpp:138]   --->   Operation 53 'getelementptr' 'W1_out_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.67ns)   --->   "%tmp = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_0_0_load_read, i2 1, i2 %W1_0_1_load_read, i2 2, i2 %W1_0_2_load_read, i2 3, i2 %W1_0_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 54 'sparsemux' 'tmp' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_cast = sext i2 %tmp" [../src/forward_fw.cpp:136]   --->   Operation 55 'sext' 'tmp_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.67ns)   --->   "%tmp_1 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_1_0_load_read, i2 1, i2 %W1_1_1_load_read, i2 2, i2 %W1_1_2_load_read, i2 3, i2 %W1_1_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 56 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i2 %tmp_1" [../src/forward_fw.cpp:136]   --->   Operation 57 'sext' 'tmp_1_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.67ns)   --->   "%tmp_2 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_2_0_load_read, i2 1, i2 %W1_2_1_load_read, i2 2, i2 %W1_2_2_load_read, i2 3, i2 %W1_2_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 58 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.67ns)   --->   "%tmp_3 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_3_0_load_read, i2 1, i2 %W1_3_1_load_read, i2 2, i2 %W1_3_2_load_read, i2 3, i2 %W1_3_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 59 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.67ns)   --->   "%tmp_4 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_4_0_load_read, i2 1, i2 %W1_4_1_load_read, i2 2, i2 %W1_4_2_load_read, i2 3, i2 %W1_4_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 60 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.67ns)   --->   "%tmp_5 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_5_0_load_read, i2 1, i2 %W1_5_1_load_read, i2 2, i2 %W1_5_2_load_read, i2 3, i2 %W1_5_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 61 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.67ns)   --->   "%tmp_6 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_6_0_load_read, i2 1, i2 %W1_6_1_load_read, i2 2, i2 %W1_6_2_load_read, i2 3, i2 %W1_6_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 62 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.67ns)   --->   "%tmp_7 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_7_0_load_read, i2 1, i2 %W1_7_1_load_read, i2 2, i2 %W1_7_2_load_read, i2 3, i2 %W1_7_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 63 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_cast, i5 %W1_out_addr" [../src/forward_fw.cpp:138]   --->   Operation 64 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_1_cast, i5 %W1_out_addr_1" [../src/forward_fw.cpp:138]   --->   Operation 65 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (1.61ns)   --->   "%store_ln136 = store i3 %add_ln136, i3 %j" [../src/forward_fw.cpp:136]   --->   Operation 66 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 1.61>
ST_1 : Operation 101 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 2" [../src/forward_fw.cpp:138]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i5 %tmp_s" [../src/forward_fw.cpp:138]   --->   Operation 68 'zext' 'zext_ln138_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%W1_out_addr_2 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_2" [../src/forward_fw.cpp:138]   --->   Operation 69 'getelementptr' 'W1_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 3" [../src/forward_fw.cpp:138]   --->   Operation 70 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i5 %tmp_10" [../src/forward_fw.cpp:138]   --->   Operation 71 'zext' 'zext_ln138_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%W1_out_addr_3 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_3" [../src/forward_fw.cpp:138]   --->   Operation 72 'getelementptr' 'W1_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i2 %tmp_2" [../src/forward_fw.cpp:136]   --->   Operation 73 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i2 %tmp_3" [../src/forward_fw.cpp:136]   --->   Operation 74 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_2_cast, i5 %W1_out_addr_2" [../src/forward_fw.cpp:138]   --->   Operation 75 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_3_cast, i5 %W1_out_addr_3" [../src/forward_fw.cpp:138]   --->   Operation 76 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 4" [../src/forward_fw.cpp:138]   --->   Operation 77 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i5 %tmp_11" [../src/forward_fw.cpp:138]   --->   Operation 78 'zext' 'zext_ln138_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%W1_out_addr_4 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_4" [../src/forward_fw.cpp:138]   --->   Operation 79 'getelementptr' 'W1_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 5" [../src/forward_fw.cpp:138]   --->   Operation 80 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln138_5 = zext i5 %tmp_12" [../src/forward_fw.cpp:138]   --->   Operation 81 'zext' 'zext_ln138_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%W1_out_addr_5 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_5" [../src/forward_fw.cpp:138]   --->   Operation 82 'getelementptr' 'W1_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i2 %tmp_4" [../src/forward_fw.cpp:136]   --->   Operation 83 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i2 %tmp_5" [../src/forward_fw.cpp:136]   --->   Operation 84 'sext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_4_cast, i5 %W1_out_addr_4" [../src/forward_fw.cpp:138]   --->   Operation 85 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 86 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_5_cast, i5 %W1_out_addr_5" [../src/forward_fw.cpp:138]   --->   Operation 86 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 6" [../src/forward_fw.cpp:138]   --->   Operation 87 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln138_6 = zext i5 %tmp_13" [../src/forward_fw.cpp:138]   --->   Operation 88 'zext' 'zext_ln138_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%W1_out_addr_6 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_6" [../src/forward_fw.cpp:138]   --->   Operation 89 'getelementptr' 'W1_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 7" [../src/forward_fw.cpp:138]   --->   Operation 90 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln138_7 = zext i5 %tmp_14" [../src/forward_fw.cpp:138]   --->   Operation 91 'zext' 'zext_ln138_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%W1_out_addr_7 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_7" [../src/forward_fw.cpp:138]   --->   Operation 92 'getelementptr' 'W1_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_23" [../src/forward_fw.cpp:136]   --->   Operation 93 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../src/forward_fw.cpp:136]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/forward_fw.cpp:136]   --->   Operation 95 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i2 %tmp_6" [../src/forward_fw.cpp:136]   --->   Operation 96 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i2 %tmp_7" [../src/forward_fw.cpp:138]   --->   Operation 97 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_6_cast, i5 %W1_out_addr_6" [../src/forward_fw.cpp:138]   --->   Operation 98 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 99 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %sext_ln138, i5 %W1_out_addr_7" [../src/forward_fw.cpp:138]   --->   Operation 99 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_137_2" [../src/forward_fw.cpp:136]   --->   Operation 100 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.442ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln136', ../src/forward_fw.cpp:136) of constant 0 on local variable 'j', ../src/forward_fw.cpp:136 [68]  (1.610 ns)
	'load' operation 3 bit ('j', ../src/forward_fw.cpp:136) on local variable 'j', ../src/forward_fw.cpp:136 [71]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln136', ../src/forward_fw.cpp:136) [72]  (1.680 ns)
	'store' operation 0 bit ('store_ln138', ../src/forward_fw.cpp:138) of variable 'tmp_cast', ../src/forward_fw.cpp:136 on array 'W1_out' [120]  (2.152 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('W1_out_addr_2', ../src/forward_fw.cpp:138) [85]  (0.000 ns)
	'store' operation 0 bit ('store_ln138', ../src/forward_fw.cpp:138) of variable 'tmp_2_cast', ../src/forward_fw.cpp:136 on array 'W1_out' [122]  (2.152 ns)

 <State 3>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('W1_out_addr_4', ../src/forward_fw.cpp:138) [91]  (0.000 ns)
	'store' operation 0 bit ('store_ln138', ../src/forward_fw.cpp:138) of variable 'tmp_4_cast', ../src/forward_fw.cpp:136 on array 'W1_out' [124]  (2.152 ns)

 <State 4>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('W1_out_addr_6', ../src/forward_fw.cpp:138) [97]  (0.000 ns)
	'store' operation 0 bit ('store_ln138', ../src/forward_fw.cpp:138) of variable 'tmp_6_cast', ../src/forward_fw.cpp:136 on array 'W1_out' [126]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
