Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 16:24:19 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.523        0.000                      0                  106        0.241        0.000                      0                  106        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.523        0.000                      0                  106        0.241        0.000                      0                  106        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.156ns (28.591%)  route 2.887ns (71.409%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I1_O)        0.154     8.635 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.616     9.251    display/led_matrix/writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.911    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.372    14.775    display/led_matrix/writer/M_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.156ns (28.591%)  route 2.887ns (71.409%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I1_O)        0.154     8.635 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.616     9.251    display/led_matrix/writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.911    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.372    14.775    display/led_matrix/writer/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.156ns (28.591%)  route 2.887ns (71.409%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I1_O)        0.154     8.635 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.616     9.251    display/led_matrix/writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.911    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.372    14.775    display/led_matrix/writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.156ns (28.591%)  route 2.887ns (71.409%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I1_O)        0.154     8.635 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.616     9.251    display/led_matrix/writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.911    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.372    14.775    display/led_matrix/writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.156ns (28.591%)  route 2.887ns (71.409%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT2 (Prop_lut2_I1_O)        0.154     8.635 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.616     9.251    display/led_matrix/writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.911    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.372    14.775    display/led_matrix/writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.126ns (27.497%)  route 2.969ns (72.503%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.698     9.303    display/led_matrix/writer/M_pixel_ctr_q[8]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.912    display/led_matrix/writer/CLK
    SLICE_X7Y52          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                         clock pessimism              0.274    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205    14.946    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.126ns (27.808%)  route 2.923ns (72.192%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.652     9.257    display/led_matrix/writer/M_pixel_ctr_q[8]_i_1_n_0
    SLICE_X7Y53          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.911    display/led_matrix/writer/CLK
    SLICE_X7Y53          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X7Y53          FDRE (Setup_fdre_C_CE)      -0.205    14.942    display/led_matrix/writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.126ns (27.808%)  route 2.923ns (72.192%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.652     9.257    display/led_matrix/writer/M_pixel_ctr_q[8]_i_1_n_0
    SLICE_X7Y53          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.507    14.911    display/led_matrix/writer/CLK
    SLICE_X7Y53          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[7]/C
                         clock pessimism              0.271    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X7Y53          FDRE (Setup_fdre_C_CE)      -0.205    14.942    display/led_matrix/writer/M_pixel_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.126ns (28.121%)  route 2.878ns (71.879%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.607     9.212    display/led_matrix/writer/M_pixel_ctr_q[8]_i_1_n_0
    SLICE_X8Y54          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.440    14.844    display/led_matrix/writer/CLK
    SLICE_X8Y54          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X8Y54          FDRE (Setup_fdre_C_CE)      -0.169    14.898    display/led_matrix/writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.126ns (28.121%)  route 2.878ns (71.879%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.726 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.883     6.609    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I2_O)        0.153     6.762 f  display/led_matrix/writer/M_ctr_q[6]_i_4/O
                         net (fo=1, routed)           0.341     7.103    display/led_matrix/writer/M_ctr_q[6]_i_4_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.331     7.434 f  display/led_matrix/writer/M_ctr_q[6]_i_2/O
                         net (fo=8, routed)           1.046     8.481    display/led_matrix/writer/M_ctr_q[6]_i_2_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.607     9.212    display/led_matrix/writer/M_pixel_ctr_q[8]_i_1_n_0
    SLICE_X8Y54          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.440    14.844    display/led_matrix/writer/CLK
    SLICE_X8Y54          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X8Y54          FDRE (Setup_fdre_C_CE)      -0.169    14.898    display/led_matrix/writer/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.251ns (67.239%)  route 0.122ns (32.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.148     1.683 r  display/led_matrix/writer/M_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.122     1.805    display/led_matrix/writer/M_bit_ctr_q[1]
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.103     1.908 r  display/led_matrix/writer/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    display/led_matrix/writer/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     2.051    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.132     1.667    display/led_matrix/writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.212ns (57.743%)  route 0.155ns (42.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.536    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.155     1.855    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I2_O)        0.048     1.903 r  display/led_matrix/writer/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.903    display/led_matrix/writer/M_ctr_q[3]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    display/led_matrix/writer/CLK
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.107     1.659    display/led_matrix/writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.441%)  route 0.161ns (43.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.508    display/led_matrix/writer/CLK
    SLICE_X8Y54          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/Q
                         net (fo=10, routed)          0.161     1.833    display/led_matrix/writer/M_pixel_ctr_q_reg[5]
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  display/led_matrix/writer/M_pixel_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    display/led_matrix/writer/p_1_in[5]
    SLICE_X8Y54          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.833     2.023    display/led_matrix/writer/CLK
    SLICE_X8Y54          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[5]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X8Y54          FDRE (Hold_fdre_C_D)         0.121     1.629    display/led_matrix/writer/M_pixel_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.536    display/led_matrix/writer/CLK
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/led_matrix/writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.157     1.834    display/led_matrix/writer/M_ctr_q[2]
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  display/led_matrix/writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.879    display/led_matrix/writer/M_ctr_q[4]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    display/led_matrix/writer/CLK
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.092     1.628    display/led_matrix/writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.781%)  route 0.175ns (45.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.536    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.700 f  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.175     1.875    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X6Y52          LUT1 (Prop_lut1_I0_O)        0.048     1.923 r  display/led_matrix/writer/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    display/led_matrix/writer/M_ctr_q[0]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.133     1.669    display/led_matrix/writer/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.237%)  route 0.156ns (42.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.536    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.156     1.856    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X5Y52          LUT3 (Prop_lut3_I2_O)        0.045     1.901 r  display/led_matrix/writer/M_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    display/led_matrix/writer/M_ctr_q[1]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    display/led_matrix/writer/CLK
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.092     1.644    display/led_matrix/writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.395%)  route 0.155ns (42.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.536    display/led_matrix/writer/CLK
    SLICE_X6Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/led_matrix/writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.155     1.855    display/led_matrix/writer/M_ctr_q[0]
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.045     1.900 r  display/led_matrix/writer/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.900    display/led_matrix/writer/M_ctr_q[2]_i_1_n_0
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    display/led_matrix/writer/CLK
    SLICE_X5Y52          FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.091     1.643    display/led_matrix/writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.883%)  route 0.181ns (46.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.181     1.880    display/led_matrix/writer/M_bit_ctr_q[0]
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.048     1.928 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.928    display/led_matrix/writer/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     2.051    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.131     1.666    display/led_matrix/writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.536    display/led_matrix/writer/CLK
    SLICE_X7Y52          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/Q
                         net (fo=16, routed)          0.168     1.845    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
    SLICE_X7Y52          LUT4 (Prop_lut4_I0_O)        0.045     1.890 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.890    display/led_matrix/writer/p_1_in[8]
    SLICE_X7Y52          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    display/led_matrix/writer/CLK
    SLICE_X7Y52          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.091     1.627    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.528%)  route 0.181ns (46.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.181     1.880    display/led_matrix/writer/M_bit_ctr_q[0]
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.045     1.925 r  display/led_matrix/writer/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.925    display/led_matrix/writer/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     2.051    display/led_matrix/writer/CLK
    SLICE_X6Y53          FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.120     1.655    display/led_matrix/writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y52    display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52    display/led_matrix/writer/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52    display/led_matrix/writer/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52    display/led_matrix/writer/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y53    display/led_matrix/writer/M_bit_ctr_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.848ns  (logic 5.529ns (39.927%)  route 8.319ns (60.073%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=5, routed)           3.798     5.260    display/led_matrix/writer/io_led_OBUF[5]
    SLICE_X9Y53          LUT4 (Prop_lut4_I3_O)        0.124     5.384 r  display/led_matrix/writer/outled_OBUF_inst_i_19/O
                         net (fo=2, routed)           0.717     6.101    display/led_matrix/writer/outled_OBUF_inst_i_19_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I5_O)        0.124     6.225 f  display/led_matrix/writer/outled_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.839     7.064    display/led_matrix/writer/outled_OBUF_inst_i_7_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.188 r  display/led_matrix/writer/outled_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.528     7.716    display/led_matrix/writer/outled_OBUF_inst_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.840 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.437    10.277    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    13.848 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    13.848    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.039ns (43.180%)  route 6.631ns (56.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           6.631     8.167    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.669 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.669    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.567ns  (logic 4.987ns (47.191%)  route 5.580ns (52.809%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=3, routed)           5.580     7.054    io_led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.567 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.567    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.035ns (48.669%)  route 5.310ns (51.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.310     6.845    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    10.345 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.345    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 5.044ns (49.011%)  route 5.248ns (50.989%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=4, routed)           5.248     6.767    io_led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.292 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.292    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.222ns  (logic 5.077ns (49.665%)  route 5.145ns (50.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=8, routed)           5.145     6.670    io_led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.222 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.222    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 5.002ns (49.120%)  route 5.181ns (50.880%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           5.181     6.667    io_led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515    10.182 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.182    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.181ns  (logic 4.999ns (49.106%)  route 5.182ns (50.894%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=5, routed)           5.182     6.643    io_led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    10.181 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.181    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 4.976ns (49.246%)  route 5.129ns (50.754%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=3, routed)           5.129     6.600    io_led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505    10.105 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.105    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.034ns  (logic 5.030ns (50.124%)  route 5.005ns (49.876%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=3, routed)           5.005     6.473    io_led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.034 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.034    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.451ns (79.721%)  route 0.369ns (20.279%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=1, routed)           0.369     0.590    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.820 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.820    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.464ns (79.868%)  route 0.369ns (20.132%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=1, routed)           0.369     0.601    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.833 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.833    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.471ns (79.942%)  route 0.369ns (20.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=1, routed)           0.369     0.613    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.840 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.840    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.477ns (80.006%)  route 0.369ns (19.994%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.846 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.846    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.041%)  route 0.369ns (19.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.849 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.043%)  route 0.369ns (19.957%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=1, routed)           0.369     0.626    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     1.849 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.469ns (78.839%)  route 0.394ns (21.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=1, routed)           0.394     0.634    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.864 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.864    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.477ns (78.930%)  route 0.394ns (21.070%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=1, routed)           0.394     0.637    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.872 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.872    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.507ns (80.327%)  route 0.369ns (19.673%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=1, routed)           0.369     0.631    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     1.876 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.876    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.812ns  (logic 4.523ns (41.836%)  route 6.289ns (58.164%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.624     5.208    display/led_matrix/writer/CLK
    SLICE_X7Y52          FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     5.664 r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/Q
                         net (fo=16, routed)          1.712     7.376    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.124     7.500 r  display/led_matrix/writer/outled_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.774     8.273    display/led_matrix/writer/outled_OBUF_inst_i_17_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.124     8.397 f  display/led_matrix/writer/outled_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.839     9.236    display/led_matrix/writer/outled_OBUF_inst_i_7_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.124     9.360 r  display/led_matrix/writer/outled_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.528     9.888    display/led_matrix/writer/outled_OBUF_inst_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I2_O)        0.124    10.012 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.437    12.449    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    16.020 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    16.020    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/led_matrix/writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.458ns (65.630%)  route 0.763ns (34.370%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.535    display/led_matrix/writer/CLK
    SLICE_X7Y54          FDRE                                         r  display/led_matrix/writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  display/led_matrix/writer/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.122     1.798    display/led_matrix/writer/M_state_d
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.641     2.484    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         1.272     3.756 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000     3.756    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.634ns (32.433%)  route 3.404ns (67.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.773     4.282    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.124     4.406 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     5.038    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.634ns (32.433%)  route 3.404ns (67.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.773     4.282    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.124     4.406 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     5.038    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.634ns (32.433%)  route 3.404ns (67.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.773     4.282    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.124     4.406 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     5.038    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.634ns (32.433%)  route 3.404ns (67.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.773     4.282    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.124     4.406 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.631     5.038    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508     4.912    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.322ns (19.680%)  route 1.316ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.366    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.045     1.411 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.638    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.322ns (19.680%)  route 1.316ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.366    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.045     1.411 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.638    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.322ns (19.680%)  route 1.316ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.366    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.045     1.411 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.638    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.322ns (19.680%)  route 1.316ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.366    reset_cond/rst_n_IBUF
    SLICE_X5Y51          LUT1 (Prop_lut1_I0_O)        0.045     1.411 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.227     1.638    reset_cond/M_reset_cond_in
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.052    reset_cond/CLK
    SLICE_X5Y51          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





