$date
	Tue Nov 26 10:44:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_reg_control $end
$var wire 8 ! reg_out [7:0] $end
$var reg 1 " clk $end
$var reg 3 # control [2:0] $end
$var reg 8 $ d_in [7:0] $end
$var reg 1 % reset $end
$var reg 1 & s_in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 ' control [2:0] $end
$var wire 8 ( d_in [7:0] $end
$var wire 1 % reset $end
$var wire 1 & s_in $end
$var reg 8 ) reg_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
1%
#20
0"
#25
1"
#30
0"
#35
1"
b10101010 $
b10101010 (
b10 #
b10 '
#40
0"
#45
1"
b11 #
b11 '
#50
0"
#55
1"
b100 #
b100 '
#60
0"
#65
b1 !
b1 )
1"
1&
b101 #
b101 '
#70
0"
#75
b10 !
b10 )
1"
0&
#80
0"
#85
b1 !
b1 )
1"
b110 #
b110 '
#90
0"
#95
b10 !
b10 )
1"
b111 #
b111 '
#100
0"
#105
b100 !
b100 )
1"
