m255
K3
13
cModel Technology
Z0 dF:\VLSI GURU\verilog\INTER & INTRA DELAY ASSIGNMENTS
vtb
IXG?oK@?]5iZJ1ZAR^656^1
VV@Xn<HnSRM[I5c1?BH]3a3
w1748217700
8intra_delay.v
Fintra_delay.v
L0 2
OV;L;6.3g_p1;37
r1
!s85 0
31
o-O0
