

================================================================
== Vitis HLS Report for 'convn_valid'
================================================================
* Date:           Fri Mar  7 18:05:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       convn_valid_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.692 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124  |convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_81_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.13>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:79]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_h"   --->   Operation 17 'read' 'kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_w"   --->   Operation 18 'read' 'kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i32 %kernel_w_read"   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %kernel_h_read"   --->   Operation 20 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 21 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %kernel_w_read" [../source/hls.cpp:79]   --->   Operation 22 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%empty_15 = icmp_sgt  i32 %kernel_h_read, i32 0"   --->   Operation 23 'icmp' 'empty_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_15, i31 %empty_14, i31 0"   --->   Operation 24 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.88ns)   --->   "%empty_16 = icmp_sgt  i32 %kernel_w_read, i32 0"   --->   Operation 25 'icmp' 'empty_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_16, i31 %empty, i31 0"   --->   Operation 26 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln79 = store i31 0, i31 %i" [../source/hls.cpp:79]   --->   Operation 27 'store' 'store_ln79' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i31 %smax" [../source/hls.cpp:74]   --->   Operation 28 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i31 %smax1" [../source/hls.cpp:74]   --->   Operation 29 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.29ns)   --->   "%mul_ln74 = mul i62 %zext_ln74, i62 %zext_ln74_1" [../source/hls.cpp:74]   --->   Operation 30 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_h"   --->   Operation 31 'read' 'out_h_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_w"   --->   Operation 32 'read' 'out_w_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_w"   --->   Operation 33 'read' 'in_w_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln74 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:74]   --->   Operation 34 'spectopmodule' 'spectopmodule_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_data"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_w"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_h"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %kernel"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_w"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_h"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_data"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_w"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_h"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %in_w_read" [../source/hls.cpp:79]   --->   Operation 59 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = trunc i32 %out_w_read" [../source/hls.cpp:79]   --->   Operation 60 'trunc' 'trunc_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (2.29ns)   --->   "%mul_ln74 = mul i62 %zext_ln74, i62 %zext_ln74_1" [../source/hls.cpp:74]   --->   Operation 61 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2" [../source/hls.cpp:79]   --->   Operation 62 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [../source/hls.cpp:79]   --->   Operation 63 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %i_1" [../source/hls.cpp:79]   --->   Operation 64 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln79 = icmp_slt  i32 %zext_ln79, i32 %out_h_read" [../source/hls.cpp:79]   --->   Operation 65 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.87ns)   --->   "%add_ln79 = add i31 %i_1, i31 1" [../source/hls.cpp:79]   --->   Operation 66 'add' 'add_ln79' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.end34.loopexit, void %VITIS_LOOP_81_2.split" [../source/hls.cpp:79]   --->   Operation 67 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln79_3 = trunc i31 %i_1" [../source/hls.cpp:79]   --->   Operation 68 'trunc' 'trunc_ln79_3' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:79]   --->   Operation 69 'specloopname' 'specloopname_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.70ns)   --->   "%empty_17 = mul i10 %trunc_ln79_3, i10 %trunc_ln79_2" [../source/hls.cpp:79]   --->   Operation 70 'mul' 'empty_17' <Predicate = (icmp_ln79)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3" [../source/hls.cpp:81]   --->   Operation 71 'br' 'br_ln81' <Predicate = (icmp_ln79)> <Delay = 0.38>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [../source/hls.cpp:94]   --->   Operation 72 'ret' 'ret_ln94' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.92>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_81_2.split, i31 %add_ln81, void %VITIS_LOOP_84_3.split" [../source/hls.cpp:81]   --->   Operation 73 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i31 %j" [../source/hls.cpp:81]   --->   Operation 74 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.88ns)   --->   "%icmp_ln81 = icmp_slt  i32 %zext_ln81, i32 %out_w_read" [../source/hls.cpp:81]   --->   Operation 75 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.87ns)   --->   "%add_ln81 = add i31 %j, i31 1" [../source/hls.cpp:81]   --->   Operation 76 'add' 'add_ln81' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc32.loopexit, void %VITIS_LOOP_84_3.split" [../source/hls.cpp:81]   --->   Operation 77 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %j" [../source/hls.cpp:81]   --->   Operation 78 'trunc' 'trunc_ln81' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln74 = call void @convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %kernel_w_read, i62 %mul_ln74, i10 %trunc_ln79_3, i10 %trunc_ln79_1, i5 %trunc_ln79, i10 %trunc_ln81, i64 %in_data, i64 %kernel, i64 %sum_loc" [../source/hls.cpp:74]   --->   Operation 79 'call' 'call_ln74' <Predicate = (icmp_ln81)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 80 [1/1] (0.72ns)   --->   "%add_ln91 = add i10 %trunc_ln81, i10 %empty_17" [../source/hls.cpp:91]   --->   Operation 80 'add' 'add_ln91' <Predicate = (icmp_ln81)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i10 %add_ln91" [../source/hls.cpp:91]   --->   Operation 81 'zext' 'zext_ln91' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr i64 %out_data, i64 0, i64 %zext_ln91" [../source/hls.cpp:91]   --->   Operation 82 'getelementptr' 'out_data_addr' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.20ns)   --->   "%out_data_load = load i10 %out_data_addr" [../source/hls.cpp:91]   --->   Operation 83 'load' 'out_data_load' <Predicate = (icmp_ln81)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln79 = store i31 %add_ln79, i31 %i" [../source/hls.cpp:79]   --->   Operation 84 'store' 'store_ln79' <Predicate = (!icmp_ln81)> <Delay = 0.38>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2" [../source/hls.cpp:79]   --->   Operation 85 'br' 'br_ln79' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln74 = call void @convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %kernel_w_read, i62 %mul_ln74, i10 %trunc_ln79_3, i10 %trunc_ln79_1, i5 %trunc_ln79, i10 %trunc_ln81, i64 %in_data, i64 %kernel, i64 %sum_loc" [../source/hls.cpp:74]   --->   Operation 86 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 87 [1/2] ( I:1.20ns O:1.20ns )   --->   "%out_data_load = load i10 %out_data_addr" [../source/hls.cpp:91]   --->   Operation 87 'load' 'out_data_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 88 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast i64 %out_data_load" [../source/hls.cpp:91]   --->   Operation 89 'bitcast' 'bitcast_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [8/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 90 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.90>
ST_8 : Operation 91 [7/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 91 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.90>
ST_9 : Operation 92 [6/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 92 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.90>
ST_10 : Operation 93 [5/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 93 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.90>
ST_11 : Operation 94 [4/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 94 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.90>
ST_12 : Operation 95 [3/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 95 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.90>
ST_13 : Operation 96 [2/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 96 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 97 [1/8] (1.90ns)   --->   "%add = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91]   --->   Operation 97 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.20>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:81]   --->   Operation 98 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln91_1 = bitcast i64 %add" [../source/hls.cpp:91]   --->   Operation 99 'bitcast' 'bitcast_ln91_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln91 = store i64 %bitcast_ln91_1, i10 %out_data_addr" [../source/hls.cpp:91]   --->   Operation 100 'store' 'store_ln91' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3" [../source/hls.cpp:81]   --->   Operation 101 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ out_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca       ) [ 0111111111111111]
kernel_h_read      (read         ) [ 0000000000000000]
kernel_w_read      (read         ) [ 0011111111111111]
empty              (trunc        ) [ 0000000000000000]
empty_14           (trunc        ) [ 0000000000000000]
sum_loc            (alloca       ) [ 0011111111111111]
trunc_ln79         (trunc        ) [ 0011111111111111]
empty_15           (icmp         ) [ 0000000000000000]
smax               (select       ) [ 0010000000000000]
empty_16           (icmp         ) [ 0000000000000000]
smax1              (select       ) [ 0010000000000000]
store_ln79         (store        ) [ 0000000000000000]
zext_ln74          (zext         ) [ 0001000000000000]
zext_ln74_1        (zext         ) [ 0001000000000000]
out_h_read         (read         ) [ 0000111111111111]
out_w_read         (read         ) [ 0000111111111111]
in_w_read          (read         ) [ 0000000000000000]
spectopmodule_ln74 (spectopmodule) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000]
trunc_ln79_1       (trunc        ) [ 0000111111111111]
trunc_ln79_2       (trunc        ) [ 0000111111111111]
mul_ln74           (mul          ) [ 0000111111111111]
br_ln79            (br           ) [ 0000000000000000]
i_1                (load         ) [ 0000000000000000]
zext_ln79          (zext         ) [ 0000000000000000]
icmp_ln79          (icmp         ) [ 0000111111111111]
add_ln79           (add          ) [ 0000011111111111]
br_ln79            (br           ) [ 0000000000000000]
trunc_ln79_3       (trunc        ) [ 0000011111111111]
specloopname_ln79  (specloopname ) [ 0000000000000000]
empty_17           (mul          ) [ 0000011111111111]
br_ln81            (br           ) [ 0000111111111111]
ret_ln94           (ret          ) [ 0000000000000000]
j                  (phi          ) [ 0000010000000000]
zext_ln81          (zext         ) [ 0000000000000000]
icmp_ln81          (icmp         ) [ 0000111111111111]
add_ln81           (add          ) [ 0000111111111111]
br_ln81            (br           ) [ 0000000000000000]
trunc_ln81         (trunc        ) [ 0000001000000000]
add_ln91           (add          ) [ 0000000000000000]
zext_ln91          (zext         ) [ 0000000000000000]
out_data_addr      (getelementptr) [ 0000001111111111]
store_ln79         (store        ) [ 0000000000000000]
br_ln79            (br           ) [ 0000000000000000]
call_ln74          (call         ) [ 0000000000000000]
out_data_load      (load         ) [ 0000000100000000]
sum_loc_load       (load         ) [ 0000000011111110]
bitcast_ln91       (bitcast      ) [ 0000000011111110]
add                (dadd         ) [ 0000000000000001]
specloopname_ln81  (specloopname ) [ 0000000000000000]
bitcast_ln91_1     (bitcast      ) [ 0000000000000000]
store_ln91         (store        ) [ 0000000000000000]
br_ln81            (br           ) [ 0000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_w">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_w"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_h">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_h"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_w">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_w"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_h">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_h"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_w">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_w"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_h">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_h"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sum_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="kernel_h_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_h_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="kernel_w_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_w_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="out_h_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_h_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="out_w_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_w_read/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="in_w_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_w_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_data_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_data_load/5 store_ln91/15 "/>
</bind>
</comp>

<comp id="113" class="1005" name="j_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="1"/>
<pin id="115" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="j_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="31" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="4"/>
<pin id="127" dir="0" index="2" bw="62" slack="2"/>
<pin id="128" dir="0" index="3" bw="10" slack="1"/>
<pin id="129" dir="0" index="4" bw="10" slack="2"/>
<pin id="130" dir="0" index="5" bw="5" slack="4"/>
<pin id="131" dir="0" index="6" bw="10" slack="0"/>
<pin id="132" dir="0" index="7" bw="64" slack="0"/>
<pin id="133" dir="0" index="8" bw="64" slack="0"/>
<pin id="134" dir="0" index="9" bw="64" slack="4"/>
<pin id="135" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="0"/>
<pin id="145" dir="0" index="1" bw="31" slack="0"/>
<pin id="146" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="empty_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="empty_14_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln79_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="empty_15_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="smax_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="31" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_16_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="smax1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="31" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln79_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="31" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln74_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="1"/>
<pin id="194" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln74_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="1"/>
<pin id="198" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln79_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln79_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_1_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="3"/>
<pin id="210" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln79_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln79_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln79_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln79_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_3/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="empty_17_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="1"/>
<pin id="233" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_17/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln81_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln81_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln81_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln81_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="0"/>
<pin id="252" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln91_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="1"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln91_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln79_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="1"/>
<pin id="267" dir="0" index="1" bw="31" slack="4"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sum_loc_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="6"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln91_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bitcast_ln91_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_1/15 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="288" class="1005" name="kernel_w_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="4"/>
<pin id="290" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_w_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="sum_loc_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="4"/>
<pin id="295" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="299" class="1005" name="trunc_ln79_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="4"/>
<pin id="301" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

<comp id="304" class="1005" name="smax_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="1"/>
<pin id="306" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="309" class="1005" name="smax1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="1"/>
<pin id="311" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="zext_ln74_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="62" slack="1"/>
<pin id="316" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74 "/>
</bind>
</comp>

<comp id="319" class="1005" name="zext_ln74_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="62" slack="1"/>
<pin id="321" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln74_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="out_h_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_h_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="out_w_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2"/>
<pin id="331" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="out_w_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="trunc_ln79_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="2"/>
<pin id="336" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln79_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="trunc_ln79_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln79_2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="mul_ln74_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="62" slack="2"/>
<pin id="346" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln74 "/>
</bind>
</comp>

<comp id="352" class="1005" name="add_ln79_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="1"/>
<pin id="354" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="357" class="1005" name="trunc_ln79_3_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="1"/>
<pin id="359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln79_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="empty_17_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="1"/>
<pin id="364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="370" class="1005" name="add_ln81_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln81_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="1"/>
<pin id="377" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln81 "/>
</bind>
</comp>

<comp id="380" class="1005" name="out_data_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="1"/>
<pin id="382" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_data_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="out_data_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_data_load "/>
</bind>
</comp>

<comp id="393" class="1005" name="bitcast_ln91_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln91 "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="150"><net_src comp="76" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="70" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="76" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="70" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="151" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="76" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="147" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="203"><net_src comp="94" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="88" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="208" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="208" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="117" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="117" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="117" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="284"><net_src comp="62" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="291"><net_src comp="76" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="296"><net_src comp="66" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="124" pin=9"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="302"><net_src comp="155" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="307"><net_src comp="165" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="312"><net_src comp="179" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="317"><net_src comp="192" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="322"><net_src comp="196" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="327"><net_src comp="82" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="332"><net_src comp="88" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="337"><net_src comp="200" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="342"><net_src comp="204" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="347"><net_src comp="143" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="355"><net_src comp="220" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="360"><net_src comp="226" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="365"><net_src comp="230" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="373"><net_src comp="244" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="378"><net_src comp="250" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="383"><net_src comp="100" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="388"><net_src comp="107" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="396"><net_src comp="273" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="401"><net_src comp="139" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {15 }
 - Input state : 
	Port: convn_valid : in_data | {5 6 }
	Port: convn_valid : in_w | {3 }
	Port: convn_valid : kernel | {5 6 }
	Port: convn_valid : kernel_w | {1 }
	Port: convn_valid : kernel_h | {1 }
	Port: convn_valid : out_data | {5 6 }
	Port: convn_valid : out_w | {3 }
	Port: convn_valid : out_h | {3 }
  - Chain level:
	State 1
		smax : 1
		smax1 : 1
		store_ln79 : 1
	State 2
		mul_ln74 : 1
	State 3
	State 4
		zext_ln79 : 1
		icmp_ln79 : 2
		add_ln79 : 1
		br_ln79 : 3
		trunc_ln79_3 : 1
		empty_17 : 2
	State 5
		zext_ln81 : 1
		icmp_ln81 : 2
		add_ln81 : 1
		br_ln81 : 3
		trunc_ln81 : 1
		call_ln74 : 2
		add_ln91 : 2
		zext_ln91 : 3
		out_data_addr : 4
		out_data_load : 5
	State 6
	State 7
		add : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		store_ln91 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124 |    13   |  3.096  |   1852  |   1166  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                            grp_fu_139                           |    3    |    0    |   685   |   635   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                            grp_fu_143                           |    4    |    0    |   161   |    47   |
|          |                         empty_17_fu_230                         |    0    |    0    |    0    |    62   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         empty_15_fu_159                         |    0    |    0    |    0    |    39   |
|   icmp   |                         empty_16_fu_173                         |    0    |    0    |    0    |    39   |
|          |                         icmp_ln79_fu_215                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln81_fu_239                        |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln79_fu_220                         |    0    |    0    |    0    |    38   |
|    add   |                         add_ln81_fu_244                         |    0    |    0    |    0    |    38   |
|          |                         add_ln91_fu_255                         |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           smax_fu_165                           |    0    |    0    |    0    |    31   |
|          |                           smax1_fu_179                          |    0    |    0    |    0    |    31   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                     kernel_h_read_read_fu_70                    |    0    |    0    |    0    |    0    |
|          |                     kernel_w_read_read_fu_76                    |    0    |    0    |    0    |    0    |
|   read   |                      out_h_read_read_fu_82                      |    0    |    0    |    0    |    0    |
|          |                      out_w_read_read_fu_88                      |    0    |    0    |    0    |    0    |
|          |                       in_w_read_read_fu_94                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           empty_fu_147                          |    0    |    0    |    0    |    0    |
|          |                         empty_14_fu_151                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln79_fu_155                        |    0    |    0    |    0    |    0    |
|   trunc  |                       trunc_ln79_1_fu_200                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln79_2_fu_204                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln79_3_fu_226                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln81_fu_250                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         zext_ln74_fu_192                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln74_1_fu_196                       |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln79_fu_211                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln81_fu_235                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln91_fu_260                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    20   |  3.096  |   2698  |   2221  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln79_reg_352  |   31   |
|   add_ln81_reg_370  |   31   |
|     add_reg_398     |   64   |
| bitcast_ln91_reg_393|   64   |
|   empty_17_reg_362  |   10   |
|      i_reg_281      |   31   |
|      j_reg_113      |   31   |
|kernel_w_read_reg_288|   32   |
|   mul_ln74_reg_344  |   62   |
|out_data_addr_reg_380|   10   |
|out_data_load_reg_385|   64   |
|  out_h_read_reg_324 |   32   |
|  out_w_read_reg_329 |   32   |
|    smax1_reg_309    |   31   |
|     smax_reg_304    |   31   |
|   sum_loc_reg_293   |   64   |
| trunc_ln79_1_reg_334|   10   |
| trunc_ln79_2_reg_339|   10   |
| trunc_ln79_3_reg_357|   10   |
|  trunc_ln79_reg_299 |    5   |
|  trunc_ln81_reg_375 |   10   |
| zext_ln74_1_reg_319 |   62   |
|  zext_ln74_reg_314  |   62   |
+---------------------+--------+
|        Total        |   789  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                               Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        grp_access_fu_107                        |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124 |  p6  |   2  |  10  |   20   ||    0    ||    9    |
|                            grp_fu_139                           |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                            grp_fu_143                           |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                            grp_fu_143                           |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Total                              |      |      |      |   292  ||  1.935  ||    0    ||    45   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    3   |  2698  |  2221  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   45   |
|  Register |    -   |    -   |   789  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    5   |  3487  |  2266  |
+-----------+--------+--------+--------+--------+
