# Digital Systems Design â€“ Vivado & Basys 3 FPGA

This repository contains labs and assignments from the **Digital Systems Design** course, focused on hardware design using **Vivado**, the **Basys 3 FPGA development board**, and **HDL (Hardware Description Languages)**. The course covered foundational digital logic concepts and practical hardware implementation.

---

## Tools & Hardware
- **Software**: Vivado Design Suite (Xilinx)
- **Language**: Verilog (and Xilinx-specific HDL variants)
- **Board**: Digilent Basys 3 (Xilinx Artix-7 FPGA)

---

## Key Concepts Covered
- Digital logic gates and combinational circuits
- Clock division and edge triggering
- 7-segment display control
- Debounced button input
- Flip-flops and sequential logic
- Finite State Machines (FSM)
- Functional-level state machines (FLSM)
- Simulation and synthesis in Vivado
- Bitstream generation and programming the FPGA

---
