Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep  9 13:50:11 2024
| Host         : LAPTOP-K550ROTT running 64-bit major release  (build 9200)
| Command      : report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
| Design       : soc_top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 83
+-----------+------------------+-----------------------------------------------------------+------------+
| Rule      | Severity         | Description                                               | Violations |
+-----------+------------------+-----------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree        | 1          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks            | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                     | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                 | 1          |
| HPDR-1    | Warning          | Port pin direction inconsistency                          | 16         |
| HPDR-2    | Warning          | Port pin INOUT inconsistency                              | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert                              | 1          |
| SYNTH-5   | Warning          | Mapped onto distributed RAM because of timing constraints | 8          |
| TIMING-18 | Warning          | Missing input or output delay                             | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                         | 36         |
| LATCH-1   | Advisory         | Existing latches in the design                            | 1          |
+-----------+------------------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock pll/inst/clk_in is defined downstream of clock sys_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk and clk_out_clk_pll are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk] -to [get_clocks clk_out_clk_pll]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks sys_clk and clk_out_clk_pll are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk] -to [get_clocks clk_out_clk_pll]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock pll/inst/clk_in is created on an inappropriate internal pin pll/inst/clk_in. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[10] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[10]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[11] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[11]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[12] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[12]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[13] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[13]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[14] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[14]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[15] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[15]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#8 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#9 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#10 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#11 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#12 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#13 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#14 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[7]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#15 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[8]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#16 Warning
Port pin direction inconsistency  
Hierarchical port(pin) lcd_db[9] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd_db[9]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-2#1 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#2 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[10] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[10]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#3 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[11] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[11]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#4 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[12] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[12]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#5 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[13] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[13]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#6 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[14] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[14]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#7 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[15] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[15]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#8 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[1]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#9 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[2]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#10 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[3]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#11 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[4]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#12 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[5]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#13 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[6]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#14 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[7]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#15 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[8]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#16 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) lcd/lcd_db[9] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (lcd/lcd_db[9]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell checker/alu_card_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) your_decoder/alu_card_reg[0]/CLR, your_decoder/alu_card_reg[1]/CLR,
your_decoder/alu_card_reg[2]/CLR, your_decoder/alu_card_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB0_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB0_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB1_1_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB1_1_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB1_reg_r1_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB1_reg_r1_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance mrcore/inst/BranchPredictor_module/global_BPB1_reg_r2_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sys_rstn relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch checker/rdata_reg[0] cannot be properly analyzed as its control pin checker/rdata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch checker/rdata_reg[10] cannot be properly analyzed as its control pin checker/rdata_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch checker/rdata_reg[11] cannot be properly analyzed as its control pin checker/rdata_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch checker/rdata_reg[12] cannot be properly analyzed as its control pin checker/rdata_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch checker/rdata_reg[13] cannot be properly analyzed as its control pin checker/rdata_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch checker/rdata_reg[14] cannot be properly analyzed as its control pin checker/rdata_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch checker/rdata_reg[15] cannot be properly analyzed as its control pin checker/rdata_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch checker/rdata_reg[16] cannot be properly analyzed as its control pin checker/rdata_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch checker/rdata_reg[17] cannot be properly analyzed as its control pin checker/rdata_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch checker/rdata_reg[18] cannot be properly analyzed as its control pin checker/rdata_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch checker/rdata_reg[19] cannot be properly analyzed as its control pin checker/rdata_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch checker/rdata_reg[1] cannot be properly analyzed as its control pin checker/rdata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch checker/rdata_reg[20] cannot be properly analyzed as its control pin checker/rdata_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch checker/rdata_reg[21] cannot be properly analyzed as its control pin checker/rdata_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch checker/rdata_reg[22] cannot be properly analyzed as its control pin checker/rdata_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch checker/rdata_reg[23] cannot be properly analyzed as its control pin checker/rdata_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch checker/rdata_reg[24] cannot be properly analyzed as its control pin checker/rdata_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch checker/rdata_reg[25] cannot be properly analyzed as its control pin checker/rdata_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch checker/rdata_reg[26] cannot be properly analyzed as its control pin checker/rdata_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch checker/rdata_reg[27] cannot be properly analyzed as its control pin checker/rdata_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch checker/rdata_reg[28] cannot be properly analyzed as its control pin checker/rdata_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch checker/rdata_reg[29] cannot be properly analyzed as its control pin checker/rdata_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch checker/rdata_reg[2] cannot be properly analyzed as its control pin checker/rdata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch checker/rdata_reg[30] cannot be properly analyzed as its control pin checker/rdata_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch checker/rdata_reg[31] cannot be properly analyzed as its control pin checker/rdata_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch checker/rdata_reg[3] cannot be properly analyzed as its control pin checker/rdata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch checker/rdata_reg[4] cannot be properly analyzed as its control pin checker/rdata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch checker/rdata_reg[5] cannot be properly analyzed as its control pin checker/rdata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch checker/rdata_reg[6] cannot be properly analyzed as its control pin checker/rdata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch checker/rdata_reg[7] cannot be properly analyzed as its control pin checker/rdata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch checker/rdata_reg[8] cannot be properly analyzed as its control pin checker/rdata_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch checker/rdata_reg[9] cannot be properly analyzed as its control pin checker/rdata_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch your_decoder/alu_card_reg[0] cannot be properly analyzed as its control pin your_decoder/alu_card_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch your_decoder/alu_card_reg[1] cannot be properly analyzed as its control pin your_decoder/alu_card_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch your_decoder/alu_card_reg[2] cannot be properly analyzed as its control pin your_decoder/alu_card_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch your_decoder/alu_card_reg[3] cannot be properly analyzed as its control pin your_decoder/alu_card_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 36 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


