<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-3</Part>
        <TopModelName>filter_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <process_rows>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <process_cols>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_91_7>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <InstanceList/>
                        </VITIS_LOOP_91_7>
                    </VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                    <read_line>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>268435456</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>13</IterationLatency>
                        <InstanceList/>
                    </read_line>
                    <VITIS_LOOP_135_12>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_136_13>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <InstanceList/>
                        </VITIS_LOOP_136_13>
                    </VITIS_LOOP_135_12>
                </process_cols>
            </process_rows>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>filter_kernel.cpp:85</SourceLocation>
            <SummaryOfLoopViolations>
                <process_rows>
                    <Name>process_rows</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:216</SourceLocation>
                    <process_cols>
                        <Name>process_cols</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>filter_kernel.cpp:87</SourceLocation>
                        <VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                            <Name>VITIS_LOOP_89_5_VITIS_LOOP_90_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:89</SourceLocation>
                            <VITIS_LOOP_91_7>
                                <Name>VITIS_LOOP_91_7</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>filter_kernel.cpp:91</SourceLocation>
                            </VITIS_LOOP_91_7>
                        </VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                        <read_line>
                            <Name>read_line</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:114</SourceLocation>
                        </read_line>
                        <VITIS_LOOP_135_12>
                            <Name>VITIS_LOOP_135_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:135</SourceLocation>
                            <VITIS_LOOP_136_13>
                                <Name>VITIS_LOOP_136_13</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>filter_kernel.cpp:136</SourceLocation>
                            </VITIS_LOOP_136_13>
                        </VITIS_LOOP_135_12>
                    </process_cols>
                </process_rows>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>47</BRAM_18K>
            <DSP>79</DSP>
            <FF>15527</FF>
            <LUT>28141</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>filter_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>filter_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>filter_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>filter_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_48_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>907</ID>
                    <BindInstances>icmp_ln48_fu_206_p2 add_ln48_fu_212_p2 sub_ln53_fu_230_p2 add_ln53_fu_250_p2 add_ln53_1_fu_279_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922</InstName>
                    <ModuleName>filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>922</ID>
                    <BindInstances>icmp_ln77_fu_336_p2 icmp_ln75_fu_267_p2 add_ln75_1_fu_272_p2 add_ln75_fu_281_p2 icmp_ln76_fu_287_p2 select_ln75_fu_344_p3 select_ln75_1_fu_351_p3 select_ln75_2_fu_358_p3 select_ln75_3_fu_292_p3 add_ln76_fu_364_p2 select_ln76_fu_370_p3 select_ln76_1_fu_378_p3 add_ln77_fu_399_p2 add_ln76_1_fu_300_p2 select_ln76_2_fu_306_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939</InstName>
                    <ModuleName>filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>939</ID>
                    <BindInstances>cmp253849_fu_337_p2 icmp_ln103_fu_402_p2 icmp_ln101_fu_374_p2 add_ln101_fu_379_p2 indvars_iv_next76_fu_528_p2 icmp_ln102_fu_385_p2 select_ln101_fu_410_p3 select_ln101_1_fu_417_p3 select_ln101_2_fu_428_p3 select_ln101_3_fu_435_p3 select_ln101_4_fu_534_p3 add_ln102_fu_441_p2 select_ln102_fu_447_p3 select_ln102_1_fu_459_p3 select_ln102_2_fu_477_p3 first_iter_2_fu_485_p2 cond_fu_541_p2 empty_47_fu_547_p2 sparsemux_7_2_8_1_1_U24 sparsemux_7_2_8_1_1_U25 select_ln105_fu_610_p3 add_ln103_fu_491_p2 icmp_ln103_1_fu_501_p2 add_ln102_1_fu_553_p2 select_ln102_3_fu_558_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>955</ID>
                    <BindInstances>icmp_ln120_fu_197_p2 icmp_ln119_1_fu_202_p2 add_ln119_2_fu_207_p2 add_ln119_1_fu_216_p2 select_ln119_fu_222_p3 select_ln119_1_fu_230_p3 add_ln119_fu_263_p2 icmp_ln119_fu_270_p2 mul_61s_32s_61_3_1_U39 brmerge47_demorgan_fu_301_p2 add_ln123_fu_278_p2 lshr_ln123_fu_315_p2 sub_ln123_fu_295_p2 shl_ln123_fu_323_p2 pixel_val_fu_336_p3 select_ln124_fu_344_p3 add_ln120_fu_242_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_147_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>970</ID>
                    <BindInstances>icmp_ln147_fu_156_p2 add_ln147_fu_162_p2 sparsemux_7_2_8_1_1_U51</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_160_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>987</ID>
                    <BindInstances>icmp_ln160_fu_535_p2 add_ln160_fu_541_p2 sparsemux_7_2_8_1_1_U99 sparsemux_7_2_8_1_1_U102 sparsemux_7_2_8_1_1_U105 sparsemux_7_2_8_1_1_U100 sparsemux_7_2_8_1_1_U103 sparsemux_7_2_8_1_1_U106 sparsemux_7_2_8_1_1_U101 sparsemux_7_2_8_1_1_U104 sparsemux_7_2_8_1_1_U107 uitofp_32ns_32_4_no_dsp_1_U90 fmul_32ns_32ns_32_4_max_dsp_1_U80 fadd_32ns_32ns_32_4_full_dsp_1_U71 uitofp_32ns_32_4_no_dsp_1_U91 fmul_32ns_32ns_32_4_max_dsp_1_U81 fadd_32ns_32ns_32_4_full_dsp_1_U72 uitofp_32ns_32_4_no_dsp_1_U92 fmul_32ns_32ns_32_4_max_dsp_1_U82 fadd_32ns_32ns_32_4_full_dsp_1_U73 uitofp_32ns_32_4_no_dsp_1_U93 fmul_32ns_32ns_32_4_max_dsp_1_U83 fadd_32ns_32ns_32_4_full_dsp_1_U74 uitofp_32ns_32_4_no_dsp_1_U94 fmul_32ns_32ns_32_4_max_dsp_1_U84 fadd_32ns_32ns_32_4_full_dsp_1_U75 uitofp_32ns_32_4_no_dsp_1_U95 fmul_32ns_32ns_32_4_max_dsp_1_U85 fadd_32ns_32ns_32_4_full_dsp_1_U76 uitofp_32ns_32_4_no_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U86 fadd_32ns_32ns_32_4_full_dsp_1_U77 uitofp_32ns_32_4_no_dsp_1_U97 fmul_32ns_32ns_32_4_max_dsp_1_U87 fadd_32ns_32ns_32_4_full_dsp_1_U78 uitofp_32ns_32_4_no_dsp_1_U98 fmul_32ns_32ns_32_4_max_dsp_1_U88 fadd_32ns_32ns_32_4_full_dsp_1_U79 fdiv_32ns_32ns_32_12_no_dsp_1_U89 add_ln317_fu_777_p2 sub_ln18_fu_791_p2 select_ln18_fu_801_p3 lshr_ln18_fu_817_p2 shl_ln18_fu_823_p2 val_fu_849_p3 result_1_fu_857_p2 result_2_fu_862_p3 result_3_fu_880_p3 icmp_ln175_fu_898_p2 output_pixel_3_fu_908_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_222_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1032</ID>
                    <BindInstances>lshr_ln224_fu_152_p2 shl_ln226_fu_221_p2 shl_ln227_fu_229_p2 sub_ln224_fu_162_p2 shl_ln224_fu_176_p2 lshr_ln226_fu_234_p2 lshr_ln227_fu_242_p2 cond_i113156_fu_247_p3 cond_i85_fu_254_p3 xor_ln227_fu_261_p2 and_ln227_fu_267_p2 output_axie4_data_4_fu_273_p2 k_6_fu_186_p2 add_ln222_fu_196_p2 icmp_ln222_fu_202_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_237_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1041</ID>
                    <BindInstances>icmp_ln237_fu_94_p2 k_4_fu_100_p2 lshr_ln239_fu_122_p2 shl_ln241_fu_140_p2 shl_ln242_fu_148_p2 xor_ln242_fu_153_p2 and_ln242_fu_159_p2 next_output_axie4_data_2_fu_165_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_188_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1049</ID>
                    <BindInstances>sparsemux_7_2_8_1_1_U153 shl_ln191_fu_244_p2 shl_ln193_fu_250_p2 sub_ln191_fu_176_p2 lshr_ln191_fu_263_p2 lshr_ln193_fu_269_p2 cond_i208150_fu_275_p3 cond_i179_fu_282_p3 xor_ln193_fu_289_p2 and_ln193_fu_295_p2 axie4_data_3_out add_ln188_fu_182_p2 add_ln188_1_fu_192_p2 icmp_ln188_fu_198_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060</InstName>
                    <ModuleName>filter_kernel_Pipeline_VITIS_LOOP_204_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1060</ID>
                    <BindInstances>icmp_ln204_fu_120_p2 k_8_fu_126_p2 channel_idx_fu_136_p2 shl_ln207_fu_171_p2 icmp_ln208_fu_146_p2 select_ln208_fu_177_p3 shl_ln208_fu_186_p2 xor_ln208_fu_196_p2 and_ln208_fu_202_p2 next_axie4_data_2_fu_208_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>line_buffer_U line_buffer_1_U line_buffer_2_U line_buffer_3_U line_buffer_4_U line_buffer_5_U line_buffer_6_U line_buffer_7_U line_buffer_8_U cmp2538_fu_1259_p2 empty_50_fu_1265_p2 smax_fu_1289_p3 smax26_fu_1271_p3 mul_31ns_31ns_62_1_1_U167 sub_ln58_fu_1314_p2 sub_fu_1358_p2 sub192_fu_1363_p2 sub_ln85_fu_1368_p2 sub_ln85_1_fu_1377_p2 xor_ln85_fu_1402_p2 select_ln85_fu_1407_p3 mul_32ns_31ns_63_1_1_U168 smax105_fu_1443_p3 add_ln85_1_fu_1467_p2 icmp_ln85_fu_1476_p2 add_ln85_fu_1481_p2 cmp155_fu_1487_p2 cmp237_fu_1492_p2 and_ln155_fu_1498_p2 icmp_ln87_fu_1508_p2 indvars_iv_next122_fu_1513_p2 icmp_ln89_fu_1531_p2 add_ln89_1_fu_1537_p2 add_ln89_fu_1547_p2 icmp_ln90_fu_1553_p2 xor_ln89_fu_1559_p2 and_ln89_fu_1565_p2 select_ln89_1_fu_1571_p3 indvars_iv_next62_fu_1579_p3 j_1_cast_not_fu_1587_p2 cond292_fu_1593_p2 icmp_ln91_fu_1609_p2 add_ln91_fu_1614_p2 sparsemux_7_2_8_1_1_U171 sparsemux_7_2_8_1_1_U172 window_18_fu_1761_p2 sparsemux_7_2_8_1_1_U173 sparsemux_7_2_8_1_1_U174 window_18_fu_1761_p4 sparsemux_7_2_8_1_1_U175 sparsemux_7_2_8_1_1_U176 window_18_fu_1761_p6 sparsemux_7_2_8_1_1_U177 icmp_ln99_fu_1599_p2 icmp_ln114_1_fu_1878_p2 icmp_ln114_fu_1891_p2 select_ln114_fu_1896_p3 icmp_ln114_2_fu_1907_p2 select_ln114_1_fu_1913_p3 sub_ln114_fu_1925_p2 icmp_ln114_3_fu_1989_p2 select_ln114_2_fu_1993_p3 xor_ln114_fu_1999_p2 add_ln115_fu_1931_p2 mul_32s_32s_32_1_1_U169 grp_fu_1229_p2 grp_fu_1245_p2 select_ln115_fu_2066_p3 add_ln116_fu_2086_p2 add_ln119_fu_1936_p2 icmp_ln114_4_fu_2010_p2 select_ln114_3_fu_2015_p3 empty_52_fu_2032_p2 umax106_fu_2036_p3 xor_ln119_fu_2042_p2 mul_64ns_64ns_128_3_1_U170 add_ln114_fu_1942_p2 add_ln114_1_fu_1948_p2 add_ln114_2_fu_1953_p2 add_ln114_3_fu_1958_p2 add_ln114_4_fu_1964_p2 cmp193_fu_1970_p2 icmp_ln135_fu_2123_p2 add_ln135_fu_2129_p2 sel_tmp_fu_2135_p2 sel_tmp1_fu_2141_p2 tmp60_fu_2147_p2 sel_tmp11_fu_2153_p2 sel_tmp12_fu_2159_p2 sel_tmp13_fu_2165_p2 icmp_ln136_fu_2175_p2 add_ln136_fu_2180_p2 sparsemux_7_2_8_1_1_U178 sparsemux_7_2_8_1_1_U179 sparsemux_7_2_8_1_1_U180 sparsemux_7_2_8_1_1_U181 storemerge_fu_2264_p3 sel_tmp2_fu_2271_p2 sel_tmp3_fu_2277_p2 tmp61_fu_2283_p2 sel_tmp6_fu_2289_p2 storemerge349_fu_2294_p3 sel_tmp14_fu_2302_p2 storemerge346_fu_2307_p3 sel_tmp22_fu_2315_p2 storemerge343_fu_2320_p3 sel_tmp27_fu_2328_p2 sel_tmp29_fu_2334_p2 tmp62_fu_2340_p2 sel_tmp30_fu_2346_p2 storemerge341_fu_2351_p3 empty_53_fu_2359_p2 empty_54_fu_2383_p2 storemerge338_fu_2389_p3 sel_tmp38_fu_2397_p2 storemerge335_fu_2402_p3 sel_tmp46_fu_2410_p2 storemerge331_fu_2415_p3 sel_tmp50_fu_2423_p2 storemerge328_fu_2428_p3 sel_tmp54_fu_2436_p2 storemerge325_fu_2441_p3 icmp_ln155_fu_2518_p2 and_ln155_2_fu_2524_p2 and_ln155_1_fu_2529_p2 grp_fu_1161_p2 mul_32s_32s_32_1_1_U169 grp_fu_1229_p2 grp_fu_1245_p2 axie4_idx_fu_2574_p3 sub_ln217_fu_2592_p2 byte_offset_fu_2598_p3 add_ln219_fu_2617_p2 add_ln220_fu_2632_p2 add_ln222_fu_2676_p2 empty_58_fu_2690_p2 umax_fu_2695_p3 sub_ln222_fu_2702_p2 add_ln232_fu_2711_p2 icmp_ln232_fu_2719_p2 remaining_channels_fu_2792_p2 add_ln234_fu_2725_p2 add_ln234_1_fu_2742_p2 add_ln235_fu_2757_p2 grp_fu_1161_p2 mul_32s_32s_32_1_1_U169 grp_fu_1229_p2 grp_fu_1245_p2 axie4_idx_1_fu_2806_p3 sub_ln183_fu_2824_p2 byte_offset_1_fu_2830_p3 add_ln186_fu_2849_p2 add_ln188_fu_2892_p2 empty_56_fu_2906_p2 umax1_fu_2911_p3 sub_ln188_fu_2918_p2 add_ln200_fu_2927_p2 icmp_ln200_fu_2935_p2 remaining_channels_1_fu_2983_p2 add_ln202_fu_2941_p2 add_ln202_1_fu_2958_p2 sub342_fu_2989_p2 control_s_axi_U control_r_s_axi_U gmem0_m_axi_U gmem1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>filter_kernel.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>147</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_206_p2" SOURCE="filter_kernel.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_212_p2" SOURCE="filter_kernel.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_230_p2" SOURCE="filter_kernel.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_250_p2" SOURCE="filter_kernel.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_279_p2" SOURCE="filter_kernel.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4</Name>
            <Loops>
                <init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.924</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                        <Name>init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                            <Name>init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:77</SourceLocation>
                        </init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>234</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>589</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln77_fu_336_p2" SOURCE="filter_kernel.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_267_p2" SOURCE="filter_kernel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_272_p2" SOURCE="filter_kernel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_281_p2" SOURCE="filter_kernel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_287_p2" SOURCE="filter_kernel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_344_p3" SOURCE="filter_kernel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_351_p3" SOURCE="filter_kernel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_2_fu_358_p3" SOURCE="filter_kernel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_3_fu_292_p3" SOURCE="filter_kernel.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_364_p2" SOURCE="filter_kernel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_370_p3" SOURCE="filter_kernel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_1_fu_378_p3" SOURCE="filter_kernel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_399_p2" SOURCE="filter_kernel.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_300_p2" SOURCE="filter_kernel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_2_fu_306_p3" SOURCE="filter_kernel.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9</Name>
            <Loops>
                <shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.423</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9>
                        <Name>shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9>
                            <Name>shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>filter_kernel.cpp:103</SourceLocation>
                        </shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>389</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>888</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp253849_fu_337_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp253849" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln103_fu_402_p2" SOURCE="filter_kernel.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_374_p2" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_379_p2" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next76_fu_528_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_fu_385_p2" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_410_p3" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_1_fu_417_p3" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_2_fu_428_p3" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_3_fu_435_p3" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_4_fu_534_p3" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_441_p2" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_fu_447_p3" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_1_fu_459_p3" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_2_fu_477_p3" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_fu_485_p2" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="seteq" PRAGMA="" RTLNAME="cond_fu_541_p2" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_47_fu_547_p2" SOURCE="filter_kernel.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U24" SOURCE="filter_kernel.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U25" SOURCE="filter_kernel.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_610_p3" SOURCE="filter_kernel.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_491_p2" SOURCE="filter_kernel.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln103_1_fu_501_p2" SOURCE="filter_kernel.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_553_p2" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln102_3_fu_558_p3" SOURCE="filter_kernel.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln102_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11</Name>
            <Loops>
                <VITIS_LOOP_119_10_VITIS_LOOP_120_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.189</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                        <Name>VITIS_LOOP_119_10_VITIS_LOOP_120_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:120</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                            <Name>VITIS_LOOP_119_10_VITIS_LOOP_120_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:120</SourceLocation>
                        </VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1258</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2124</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_197_p2" SOURCE="filter_kernel.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_1_fu_202_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_2_fu_207_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_216_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_fu_222_p3" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_1_fu_230_p3" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_263_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln119_fu_270_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="7" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_61s_32s_61_3_1_U39" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="and" PRAGMA="" RTLNAME="brmerge47_demorgan_fu_301_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge47_demorgan" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_278_p2" SOURCE="filter_kernel.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln123_fu_315_p2" SOURCE="filter_kernel.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln123_fu_295_p2" SOURCE="filter_kernel.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln123_fu_323_p2" SOURCE="filter_kernel.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="select" PRAGMA="" RTLNAME="pixel_val_fu_336_p3" SOURCE="filter_kernel.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln124_fu_344_p3" SOURCE="filter_kernel.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_242_p2" SOURCE="filter_kernel.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_147_14</Name>
            <Loops>
                <VITIS_LOOP_147_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.208</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_147_14>
                        <Name>VITIS_LOOP_147_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_147_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_147_14>
                            <Name>VITIS_LOOP_147_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:147</SourceLocation>
                        </VITIS_LOOP_147_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>114</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_14" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln147_fu_156_p2" SOURCE="filter_kernel.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_162_p2" SOURCE="filter_kernel.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_147_14" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U51" SOURCE="filter_kernel.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_222_20</Name>
            <Loops>
                <VITIS_LOOP_222_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.643</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_222_20>
                        <Name>VITIS_LOOP_222_20</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 31</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_222_20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:220</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_222_20>
                            <Name>VITIS_LOOP_222_20</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:227</SourceLocation>
                        </VITIS_LOOP_222_20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>220</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3301</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln224_fu_152_p2" SOURCE="filter_kernel.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln226_fu_221_p2" SOURCE="filter_kernel.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln227_fu_229_p2" SOURCE="filter_kernel.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln224_fu_162_p2" SOURCE="filter_kernel.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln224_fu_176_p2" SOURCE="filter_kernel.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln226_fu_234_p2" SOURCE="filter_kernel.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln227_fu_242_p2" SOURCE="filter_kernel.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="select" PRAGMA="" RTLNAME="cond_i113156_fu_247_p3" SOURCE="filter_kernel.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="cond_i113156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="select" PRAGMA="" RTLNAME="cond_i85_fu_254_p3" SOURCE="filter_kernel.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="cond_i85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln227_fu_261_p2" SOURCE="filter_kernel.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_fu_267_p2" SOURCE="filter_kernel.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="or" PRAGMA="" RTLNAME="output_axie4_data_4_fu_273_p2" SOURCE="filter_kernel.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="output_axie4_data_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="add" PRAGMA="" RTLNAME="k_6_fu_186_p2" SOURCE="filter_kernel.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="k_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_196_p2" SOURCE="filter_kernel.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_222_20" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln222_fu_202_p2" SOURCE="filter_kernel.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln222" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_237_21</Name>
            <Loops>
                <VITIS_LOOP_237_21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_237_21>
                        <Name>VITIS_LOOP_237_21</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_237_21>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:235</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_237_21>
                            <Name>VITIS_LOOP_237_21</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:239</SourceLocation>
                        </VITIS_LOOP_237_21>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1776</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln237_fu_94_p2" SOURCE="filter_kernel.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="add" PRAGMA="" RTLNAME="k_4_fu_100_p2" SOURCE="filter_kernel.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="k_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln239_fu_122_p2" SOURCE="filter_kernel.cpp:239" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln241_fu_140_p2" SOURCE="filter_kernel.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln242_fu_148_p2" SOURCE="filter_kernel.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln242_fu_153_p2" SOURCE="filter_kernel.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="and" PRAGMA="" RTLNAME="and_ln242_fu_159_p2" SOURCE="filter_kernel.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_237_21" OPTYPE="or" PRAGMA="" RTLNAME="next_output_axie4_data_2_fu_165_p2" SOURCE="filter_kernel.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="next_output_axie4_data_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_160_15</Name>
            <Loops>
                <VITIS_LOOP_160_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_160_15>
                        <Name>VITIS_LOOP_160_15</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>59</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_160_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:160</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_160_15>
                            <Name>VITIS_LOOP_160_15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:160</SourceLocation>
                        </VITIS_LOOP_160_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>45</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>4605</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>7471</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln160_fu_535_p2" SOURCE="filter_kernel.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_541_p2" SOURCE="filter_kernel.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U99" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U102" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U105" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U100" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U103" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U106" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U101" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U104" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U107" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U90" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U80" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U91" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U81" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U92" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U82" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U93" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U83" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U94" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U84" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U95" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U96" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U86" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U97" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U87" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op uitofp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_4_no_dsp_1_U98" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="conv268_2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="mul273_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_160_15" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" SOURCE="filter_kernel.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="VITIS_LOOP_160_15" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U89" SOURCE="filter_kernel.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="dc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_777_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_791_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_801_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_817_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_823_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_849_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="sub" PRAGMA="" RTLNAME="result_1_fu_857_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="select" PRAGMA="" RTLNAME="result_2_fu_862_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="select" PRAGMA="" RTLNAME="result_3_fu_880_p3" SOURCE="filter_kernel.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln175_fu_898_p2" SOURCE="filter_kernel.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_160_15" OPTYPE="select" PRAGMA="" RTLNAME="output_pixel_3_fu_908_p3" SOURCE="filter_kernel.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="output_pixel_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_188_18</Name>
            <Loops>
                <VITIS_LOOP_188_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.643</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_188_18>
                        <Name>VITIS_LOOP_188_18</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 31</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_188_18>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:186</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_188_18>
                            <Name>VITIS_LOOP_188_18</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:193</SourceLocation>
                        </VITIS_LOOP_188_18>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2464</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U153" SOURCE="filter_kernel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln191_fu_244_p2" SOURCE="filter_kernel.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln193_fu_250_p2" SOURCE="filter_kernel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln191_fu_176_p2" SOURCE="filter_kernel.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln191_fu_263_p2" SOURCE="filter_kernel.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln193_fu_269_p2" SOURCE="filter_kernel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="select" PRAGMA="" RTLNAME="cond_i208150_fu_275_p3" SOURCE="filter_kernel.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="cond_i208150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="select" PRAGMA="" RTLNAME="cond_i179_fu_282_p3" SOURCE="filter_kernel.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="cond_i179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln193_fu_289_p2" SOURCE="filter_kernel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_fu_295_p2" SOURCE="filter_kernel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="or" PRAGMA="" RTLNAME="axie4_data_3_out" SOURCE="filter_kernel.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="axie4_data_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_182_p2" SOURCE="filter_kernel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_1_fu_192_p2" SOURCE="filter_kernel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_188_18" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln188_fu_198_p2" SOURCE="filter_kernel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel_Pipeline_VITIS_LOOP_204_19</Name>
            <Loops>
                <VITIS_LOOP_204_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.960</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_204_19>
                        <Name>VITIS_LOOP_204_19</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_204_19>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:202</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_204_19>
                            <Name>VITIS_LOOP_204_19</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:207</SourceLocation>
                        </VITIS_LOOP_204_19>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>192</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1100</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_fu_120_p2" SOURCE="filter_kernel.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="add" PRAGMA="" RTLNAME="k_8_fu_126_p2" SOURCE="filter_kernel.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="k_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="add" PRAGMA="" RTLNAME="channel_idx_fu_136_p2" SOURCE="filter_kernel.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="channel_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln207_fu_171_p2" SOURCE="filter_kernel.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln208_fu_146_p2" SOURCE="filter_kernel.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="select" PRAGMA="" RTLNAME="select_ln208_fu_177_p3" SOURCE="filter_kernel.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln208_fu_186_p2" SOURCE="filter_kernel.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln208_fu_196_p2" SOURCE="filter_kernel.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln208_fu_202_p2" SOURCE="filter_kernel.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_204_19" OPTYPE="or" PRAGMA="" RTLNAME="next_axie4_data_2_fu_208_p2" SOURCE="filter_kernel.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="next_axie4_data_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>filter_kernel</Name>
            <Loops>
                <process_rows>
                    <process_cols>
                        <VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                            <VITIS_LOOP_91_7/>
                        </VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                        <read_line/>
                        <VITIS_LOOP_135_12>
                            <VITIS_LOOP_136_13/>
                        </VITIS_LOOP_135_12>
                    </process_cols>
                </process_rows>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <process_rows>
                        <Name>process_rows</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <process_cols>
                            <Name>process_cols</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939</Instance>
                                <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970</Instance>
                                <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987</Instance>
                                <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032</Instance>
                                <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041</Instance>
                                <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049</Instance>
                                <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060</Instance>
                            </InstanceList>
                            <VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                                <Name>VITIS_LOOP_89_5_VITIS_LOOP_90_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>6</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>undef</IterationLatency>
                                <PipelineDepth>undef</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_91_7>
                                    <Name>VITIS_LOOP_91_7</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>undef</TripCount>
                                    <Latency>undef</Latency>
                                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                    <IterationLatency>1</IterationLatency>
                                    <PipelineDepth>1</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_91_7>
                            </VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                            <read_line>
                                <Name>read_line</Name>
                                <Slack>7.30</Slack>
                                <TripCount>
                                    <range>
                                        <min>1</min>
                                        <max>268435456</max>
                                    </range>
                                </TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955</Instance>
                                </InstanceList>
                            </read_line>
                            <VITIS_LOOP_135_12>
                                <Name>VITIS_LOOP_135_12</Name>
                                <Slack>7.30</Slack>
                                <TripCount>3</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>undef</IterationLatency>
                                <PipelineDepth>undef</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_136_13>
                                    <Name>VITIS_LOOP_136_13</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>undef</TripCount>
                                    <Latency>undef</Latency>
                                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                    <IterationLatency>1</IterationLatency>
                                    <PipelineDepth>1</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_136_13>
                            </VITIS_LOOP_135_12>
                        </process_cols>
                    </process_rows>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>filter_kernel.cpp:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <process_rows>
                            <Name>process_rows</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>filter_kernel.cpp:216</SourceLocation>
                            <process_cols>
                                <Name>process_cols</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>filter_kernel.cpp:87</SourceLocation>
                                <VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                                    <Name>VITIS_LOOP_89_5_VITIS_LOOP_90_6</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>filter_kernel.cpp:89</SourceLocation>
                                    <VITIS_LOOP_91_7>
                                        <Name>VITIS_LOOP_91_7</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>filter_kernel.cpp:91</SourceLocation>
                                    </VITIS_LOOP_91_7>
                                </VITIS_LOOP_89_5_VITIS_LOOP_90_6>
                                <read_line>
                                    <Name>read_line</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>filter_kernel.cpp:114</SourceLocation>
                                </read_line>
                                <VITIS_LOOP_135_12>
                                    <Name>VITIS_LOOP_135_12</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>filter_kernel.cpp:135</SourceLocation>
                                    <VITIS_LOOP_136_13>
                                        <Name>VITIS_LOOP_136_13</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>filter_kernel.cpp:136</SourceLocation>
                                    </VITIS_LOOP_136_13>
                                </VITIS_LOOP_135_12>
                            </process_cols>
                        </process_rows>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>47</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>79</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>15527</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>28141</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>52</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_1_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_2_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_3_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_4_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_5_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_6_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_7_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buffer_8_U" SOURCE="filter_kernel.cpp:64" STORAGESIZE="8 1920 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buffer_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp2538_fu_1259_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp2538" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_50_fu_1265_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_1289_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax26_fu_1271_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U167" SOURCE="filter_kernel.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_fu_1314_p2" SOURCE="filter_kernel.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_1358_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub192_fu_1363_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_1368_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_1_fu_1377_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln85_fu_1402_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_1407_p3" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_63_1_1_U168" SOURCE="filter_kernel.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="bound67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax105_fu_1443_p3" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="smax105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_rows" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_1467_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_rows" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln85_fu_1476_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_rows" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_1481_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_rows" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp155_fu_1487_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_rows" OPTYPE="setne" PRAGMA="" RTLNAME="cmp237_fu_1492_p2" SOURCE="filter_kernel.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_rows" OPTYPE="and" PRAGMA="" RTLNAME="and_ln155_fu_1498_p2" SOURCE="filter_kernel.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln87_fu_1508_p2" SOURCE="filter_kernel.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next122_fu_1513_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_1531_p2" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_1537_p2" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1547_p2" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1553_p2" SOURCE="filter_kernel.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_fu_1559_p2" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_fu_1565_p2" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_1_fu_1571_p3" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv_next62_fu_1579_p3" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="xor" PRAGMA="" RTLNAME="j_1_cast_not_fu_1587_p2" SOURCE="filter_kernel.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1_cast_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_89_5_VITIS_LOOP_90_6" OPTYPE="or" PRAGMA="" RTLNAME="cond292_fu_1593_p2" SOURCE="filter_kernel.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="cond292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln91_fu_1609_p2" SOURCE="filter_kernel.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1614_p2" SOURCE="filter_kernel.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U171" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U172" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="select" PRAGMA="" RTLNAME="window_18_fu_1761_p2" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U173" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U174" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="select" PRAGMA="" RTLNAME="window_18_fu_1761_p4" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U175" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U176" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="select" PRAGMA="" RTLNAME="window_18_fu_1761_p6" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_91_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U177" SOURCE="filter_kernel.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="window_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_1599_p2" SOURCE="filter_kernel.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln114_1_fu_1878_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln114_fu_1891_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_line" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_fu_1896_p3" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln114_2_fu_1907_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_line" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_1_fu_1913_p3" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_1925_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln114_3_fu_1989_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_line" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_2_fu_1993_p3" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln114_fu_1999_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_1931_p2" SOURCE="filter_kernel.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U169" SOURCE="filter_kernel.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1229_p2" SOURCE="filter_kernel.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1245_p2" SOURCE="filter_kernel.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln115_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_line" OPTYPE="select" PRAGMA="" RTLNAME="select_ln115_fu_2066_p3" SOURCE="filter_kernel.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_2086_p2" SOURCE="filter_kernel.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_1936_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln114_4_fu_2010_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_line" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_3_fu_2015_p3" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_52_fu_2032_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="read_line" OPTYPE="select" PRAGMA="" RTLNAME="umax106_fu_2036_p3" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="umax106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="read_line" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln119_fu_2042_p2" SOURCE="filter_kernel.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="2" LOOP="read_line" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_3_1_U170" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_1942_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_1948_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_1953_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_3_fu_1958_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_line" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_4_fu_1964_p2" SOURCE="filter_kernel.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp193_fu_1970_p2" SOURCE="filter_kernel.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_fu_2123_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_2129_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="seteq" PRAGMA="" RTLNAME="sel_tmp_fu_2135_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="seteq" PRAGMA="" RTLNAME="sel_tmp1_fu_2141_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="or" PRAGMA="" RTLNAME="tmp60_fu_2147_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="setne" PRAGMA="" RTLNAME="sel_tmp11_fu_2153_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="setne" PRAGMA="" RTLNAME="sel_tmp12_fu_2159_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_12" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp13_fu_2165_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln136_fu_2175_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_2180_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U178" SOURCE="filter_kernel.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U179" SOURCE="filter_kernel.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U180" SOURCE="filter_kernel.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U181" SOURCE="filter_kernel.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_2264_p3" SOURCE="filter_kernel.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="seteq" PRAGMA="" RTLNAME="sel_tmp2_fu_2271_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="seteq" PRAGMA="" RTLNAME="sel_tmp3_fu_2277_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="or" PRAGMA="" RTLNAME="tmp61_fu_2283_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="or" PRAGMA="" RTLNAME="sel_tmp6_fu_2289_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge349_fu_2294_p3" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge349" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp14_fu_2302_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge346_fu_2307_p3" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge346" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp22_fu_2315_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge343_fu_2320_p3" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="setne" PRAGMA="" RTLNAME="sel_tmp27_fu_2328_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="setne" PRAGMA="" RTLNAME="sel_tmp29_fu_2334_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="tmp62_fu_2340_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp30_fu_2346_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge341_fu_2351_p3" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge341" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="or" PRAGMA="" RTLNAME="empty_53_fu_2359_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_54_fu_2383_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge338_fu_2389_p3" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge338" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp38_fu_2397_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge335_fu_2402_p3" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge335" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp46_fu_2410_p2" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge331_fu_2415_p3" SOURCE="filter_kernel.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge331" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp50_fu_2423_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge328_fu_2428_p3" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge328" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp54_fu_2436_p2" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13" OPTYPE="select" PRAGMA="" RTLNAME="storemerge325_fu_2441_p3" SOURCE="filter_kernel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln155_fu_2518_p2" SOURCE="filter_kernel.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="and" PRAGMA="" RTLNAME="and_ln155_2_fu_2524_p2" SOURCE="filter_kernel.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln155_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="and" PRAGMA="" RTLNAME="and_ln155_1_fu_2529_p2" SOURCE="filter_kernel.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln155_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1161_p2" SOURCE="filter_kernel.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U169" SOURCE="filter_kernel.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1229_p2" SOURCE="filter_kernel.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1245_p2" SOURCE="filter_kernel.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln216_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="process_cols" OPTYPE="select" PRAGMA="" RTLNAME="axie4_idx_fu_2574_p3" SOURCE="filter_kernel.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="axie4_idx" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln217_fu_2592_p2" SOURCE="filter_kernel.cpp:217" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln217" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="process_cols" OPTYPE="select" PRAGMA="" RTLNAME="byte_offset_fu_2598_p3" SOURCE="filter_kernel.cpp:217" STORAGESUBTYPE="" URAM="0" VARIABLE="byte_offset" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_2617_p2" SOURCE="filter_kernel.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_2632_p2" SOURCE="filter_kernel.cpp:220" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_2676_p2" SOURCE="filter_kernel.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="setlt" PRAGMA="" RTLNAME="empty_58_fu_2690_p2" SOURCE="filter_kernel.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="process_cols" OPTYPE="select" PRAGMA="" RTLNAME="umax_fu_2695_p3" SOURCE="filter_kernel.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="umax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln222_fu_2702_p2" SOURCE="filter_kernel.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_2711_p2" SOURCE="filter_kernel.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln232_fu_2719_p2" SOURCE="filter_kernel.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="remaining_channels_fu_2792_p2" SOURCE="filter_kernel.cpp:233" STORAGESUBTYPE="" URAM="0" VARIABLE="remaining_channels" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_2725_p2" SOURCE="filter_kernel.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_1_fu_2742_p2" SOURCE="filter_kernel.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_2757_p2" SOURCE="filter_kernel.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1161_p2" SOURCE="filter_kernel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U169" SOURCE="filter_kernel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1229_p2" SOURCE="filter_kernel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1245_p2" SOURCE="filter_kernel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln182_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="process_cols" OPTYPE="select" PRAGMA="" RTLNAME="axie4_idx_1_fu_2806_p3" SOURCE="filter_kernel.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="axie4_idx_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln183_fu_2824_p2" SOURCE="filter_kernel.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="process_cols" OPTYPE="select" PRAGMA="" RTLNAME="byte_offset_1_fu_2830_p3" SOURCE="filter_kernel.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="byte_offset_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_2849_p2" SOURCE="filter_kernel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_2892_p2" SOURCE="filter_kernel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="setlt" PRAGMA="" RTLNAME="empty_56_fu_2906_p2" SOURCE="filter_kernel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="process_cols" OPTYPE="select" PRAGMA="" RTLNAME="umax1_fu_2911_p3" SOURCE="filter_kernel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="umax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln188_fu_2918_p2" SOURCE="filter_kernel.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_2927_p2" SOURCE="filter_kernel.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_cols" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln200_fu_2935_p2" SOURCE="filter_kernel.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="remaining_channels_1_fu_2983_p2" SOURCE="filter_kernel.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="remaining_channels_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_2941_p2" SOURCE="filter_kernel.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_1_fu_2958_p2" SOURCE="filter_kernel.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub342_fu_2989_p2" SOURCE="filter_kernel.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="sub342" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="23" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_image" index="0" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="input_image_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="input_image_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_image" index="1" direction="inout" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="output_image_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="output_image_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="filter" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter_divisor" index="3" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="filter_divisor" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="channels" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="channels" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="filter" offset="64" range="64"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="filter_divisor" access="W" description="Data signal of filter_divisor" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter_divisor" access="W" description="Bit 31 to 0 of filter_divisor"/>
                    </fields>
                </register>
                <register offset="0x18" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="32" name="width" access="W" description="Bit 31 to 0 of width"/>
                    </fields>
                </register>
                <register offset="0x20" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="32" name="height" access="W" description="Bit 31 to 0 of height"/>
                    </fields>
                </register>
                <register offset="0x28" name="channels" access="W" description="Data signal of channels" range="32">
                    <fields>
                        <field offset="0" width="32" name="channels" access="W" description="Bit 31 to 0 of channels"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="filter_divisor"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="channels"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="input_image_1" access="W" description="Data signal of input_image" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_image" access="W" description="Bit 31 to 0 of input_image"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_image_2" access="W" description="Data signal of input_image" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_image" access="W" description="Bit 63 to 32 of input_image"/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_image_1" access="W" description="Data signal of output_image" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_image" access="W" description="Bit 31 to 0 of output_image"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_image_2" access="W" description="Data signal of output_image" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_image" access="W" description="Bit 63 to 32 of output_image"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_image"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="output_image"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">8</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">8</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="8" num_write_outstanding="8" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="input_image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="input_image"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">8</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">8</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="8" num_write_outstanding="8" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="output_image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="output_image"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 128 -&gt; 128, 64, 0, slave, 0, 0, 256, 256, 8, 8, BRAM=15</column>
                    <column name="m_axi_gmem1">READ_WRITE, 128 -&gt; 128, 64, 0, slave, 0, 0, 256, 256, 8, 8, BRAM=23</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 64, 0</column>
                    <column name="s_axi_control_r">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">filter_divisor, 0x10, 32, W, Data signal of filter_divisor, </column>
                    <column name="s_axi_control">width, 0x18, 32, W, Data signal of width, </column>
                    <column name="s_axi_control">height, 0x20, 32, W, Data signal of height, </column>
                    <column name="s_axi_control">channels, 0x28, 32, W, Data signal of channels, </column>
                    <column name="s_axi_control_r">input_image_1, 0x10, 32, W, Data signal of input_image, </column>
                    <column name="s_axi_control_r">input_image_2, 0x14, 32, W, Data signal of input_image, </column>
                    <column name="s_axi_control_r">output_image_1, 0x1c, 32, W, Data signal of output_image, </column>
                    <column name="s_axi_control_r">output_image_2, 0x20, 32, W, Data signal of output_image, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_image">in, ap_uint&lt;128&gt;*</column>
                    <column name="output_image">inout, ap_uint&lt;128&gt;*</column>
                    <column name="filter">in, float*</column>
                    <column name="filter_divisor">in, float</column>
                    <column name="width">in, int</column>
                    <column name="height">in, int</column>
                    <column name="channels">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_image">m_axi_gmem0, interface, , channel=0</column>
                    <column name="input_image">s_axi_control_r, register, offset, name=input_image_1 offset=0x10 range=32</column>
                    <column name="input_image">s_axi_control_r, register, offset, name=input_image_2 offset=0x14 range=32</column>
                    <column name="output_image">m_axi_gmem1, interface, , channel=0</column>
                    <column name="output_image">s_axi_control_r, register, offset, name=output_image_1 offset=0x1c range=32</column>
                    <column name="output_image">s_axi_control_r, register, offset, name=output_image_2 offset=0x20 range=32</column>
                    <column name="filter">s_axi_control, memory, , name=filter offset=64 range=64</column>
                    <column name="filter_divisor">s_axi_control, register, , name=filter_divisor offset=0x10 range=32</column>
                    <column name="width">s_axi_control, register, , name=width offset=0x18 range=32</column>
                    <column name="height">s_axi_control, register, , name=height offset=0x20 range=32</column>
                    <column name="channels">s_axi_control, register, , name=channels offset=0x28 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="9">HW Interface, Variable, Access Location, Direction, Burst Status, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">input_image, filter_kernel.cpp:116:46, read, Fail, read_line, filter_kernel.cpp:114:21, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem0">input_image, filter_kernel.cpp:219:48, read, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access input_axie4_data is in the conditional branch</column>
                    <column name="m_axi_gmem0">input_image, filter_kernel.cpp:234:57, read, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access next_input_axie4_data is in the conditional branch</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:186:42, read, Fail, process_cols, filter_kernel.cpp:87:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:197:45, write, Fail, process_cols, filter_kernel.cpp:87:13, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:202:51, read, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access next_axie4_data is in the conditional branch</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:212:53, write, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:220:49, read, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access output_axie4_data is in the conditional branch</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:230:45, write, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:235:58, read, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access next_output_axie4_data is in the conditional branch</column>
                    <column name="m_axi_gmem1">output_image, filter_kernel.cpp:245:53, write, Fail, process_cols, filter_kernel.cpp:87:13, 214-232, Access store is in the conditional branch</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="filter_kernel.cpp:23" status="valid" parentFunction="filter_kernel" variable="input_image" isDirective="0" options="m_axi port=input_image offset=slave bundle=gmem0 max_read_burst_length=256 max_write_burst_length=256 num_read_outstanding=8 num_write_outstanding=8"/>
        <Pragma type="interface" location="filter_kernel.cpp:24" status="valid" parentFunction="filter_kernel" variable="output_image" isDirective="0" options="m_axi port=output_image offset=slave bundle=gmem1 max_read_burst_length=256 max_write_burst_length=256 num_read_outstanding=8 num_write_outstanding=8"/>
        <Pragma type="interface" location="filter_kernel.cpp:30" status="valid" parentFunction="filter_kernel" variable="filter" isDirective="0" options="s_axilite port=filter bundle=control"/>
        <Pragma type="interface" location="filter_kernel.cpp:31" status="valid" parentFunction="filter_kernel" variable="filter_divisor" isDirective="0" options="s_axilite port=filter_divisor bundle=control"/>
        <Pragma type="interface" location="filter_kernel.cpp:32" status="valid" parentFunction="filter_kernel" variable="width" isDirective="0" options="s_axilite port=width bundle=control"/>
        <Pragma type="interface" location="filter_kernel.cpp:33" status="valid" parentFunction="filter_kernel" variable="height" isDirective="0" options="s_axilite port=height bundle=control"/>
        <Pragma type="interface" location="filter_kernel.cpp:34" status="valid" parentFunction="filter_kernel" variable="channels" isDirective="0" options="s_axilite port=channels bundle=control"/>
        <Pragma type="interface" location="filter_kernel.cpp:35" status="valid" parentFunction="filter_kernel" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="filter_kernel.cpp:41" status="valid" parentFunction="filter_kernel" variable="filter_local" isDirective="0" options="variable=filter_local complete dim=0"/>
        <Pragma type="unroll" location="filter_kernel.cpp:50" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="filter_kernel.cpp:66" status="valid" parentFunction="filter_kernel" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=1"/>
        <Pragma type="array_partition" location="filter_kernel.cpp:68" status="valid" parentFunction="filter_kernel" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=3"/>
        <Pragma type="array_partition" location="filter_kernel.cpp:71" status="valid" parentFunction="filter_kernel" variable="window" isDirective="0" options="variable=window complete dim=0"/>
        <Pragma type="pipeline" location="filter_kernel.cpp:78" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:92" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="filter_kernel.cpp:104" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="filter_kernel.cpp:121" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:137" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:148" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="filter_kernel.cpp:158" status="valid" parentFunction="filter_kernel" variable="output_pixel" isDirective="0" options="variable=output_pixel complete dim=0"/>
        <Pragma type="unroll" location="filter_kernel.cpp:161" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:166" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:189" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:205" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:223" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="filter_kernel.cpp:238" status="valid" parentFunction="filter_kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

