Minwook Ahn , Jonghee W. Yoon , Yunheung Paek , Yoonjin Kim , Mary Kiemb , Kiyoung Choi, A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Bruno Bougard , Bjorn De Sutter , Diederik Verkest , Liesbet Van der Perre , Rudy Lauwereins, A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing, IEEE Micro, v.28 n.4, p.41-50, July 2008[doi>10.1109/MM.2008.49]
Bouwens, F. 2006. Power and performance optimization for Adres. M.S. dissertation, Delft University of Technology.
Grigorios Dimitroulakos , Stavros Georgiopoulos , Michalis D. Galanis , Costas E. Goutis, Resource aware mapping on coarse grained reconfigurable arrays, Microprocessors & Microsystems, v.33 n.2, p.91-105, March, 2009[doi>10.1016/j.micpro.2008.07.002]
Gregory Dimitroulakos , Michalis D. Galanis , Costas E. Goutis, Alleviating the Data Memory Bandwidth Bottleneck in Coarse-Grained Reconfigurable Arrays, Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.161-168, July 23-25, 2005
Hatanaka, A. and Bagherzadeh, N. 2007. A modulo scheduling algorithm for a coarse-grain reconfigurable array template. In Proceedings of the Parallel and Distributed Processing Symposium (IPDPS'07). IEEE, Los Alamitos, CA, 1--8.
Yongjoo Kim , Jongeun Lee , Aviral Shrivastava , Yunheung Paek, Operation and data mapping for CGRAs with multi-bank memory, ACM SIGPLAN Notices, v.45 n.4, April 2010[doi>10.1145/1755951.1755892]
Yongjoo Kim , Jongeun Lee , Aviral Shrivastava , Jonghee Yoon , Yunheung Paek, Memory-Aware application mapping on coarse-grained reconfigurable arrays, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_14]
Yoonjin Kim , Mary Kiemb , Chulsoo Park , Jinyong Jung , Kiyoung Choi, Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization, Proceedings of the conference on Design, Automation and Test in Europe, p.12-17, March 07-11, 2005[doi>10.1109/DATE.2005.260]
Lee, J.-E., Choi, K., and Dutt, N. D. 2008. Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures. IJES 3, 3, 119--127.
Jong-eun Lee , Kiyoung Choi , Nikil D. Dutt, An algorithm for mapping loops onto coarse-grained reconfigurable architectures, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780758]
Jong-eun Lee , Kiyoung Choi , Nikil D. Dutt, Compilation Approach for Coarse-Grained Reconfigurable Architectures, IEEE Design & Test, v.20 n.1, p.26-33, January 2003[doi>10.1109/MDT.2003.1173050]
Li, S., Lai, E. M.-K., and Absar, M. J. 2003. Analysis of cooperation semantics for transaction processing with full and partial aborts in active database. In Proceedings of the 4th IEEE International Pacific Rim Conference on Multimedia, Information, Communication and Signal Processing (ICICS/PCM'03). IEEE, Los Alamitos, CA.
Mei, B., Vernalde, S., Verkest, D., De Man, H., and Lauwereins, R. 2003. Adres: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Field Programmable Logic and Application, Lecture Notes in Computer Science, vol. 2778, 61--70.
Mei, B., Vernalde, S., Verkest, D., De Man, H., and Lauwereins, R. 2002. DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the International Conference on Field-Programmable Technology (FPT). IEEE, Los Alamitos, CA, 166--173.
Taewook Oh , Bernhard Egger , Hyunchul Park , Scott Mahlke, Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures, ACM SIGPLAN Notices, v.44 n.7, July 2009[doi>10.1145/1543136.1542456]
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
Hyunchul Park , Kevin Fan , Manjunath Kudlur , Scott Mahlke, Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176778]
Charles Oliver Shields, Jr. , Ivan Hal Sudborough, Area efficient layouts of binary trees in grids, The University of Texas at Dallas, 2001
Hartej Singh , Guangming Lu , Eliseu Filho , Rafael Maestre , Ming-Hau Lee , Fadi Kurdahi , Nader Bagherzadeh, MorphoSys: case study of a reconfigurable computing system targeting multimedia applications, Proceedings of the 37th Annual Design Automation Conference, p.573-578, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337583]
Yuval Tamir , Gregory L. Frazier, Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches, IEEE Transactions on Computers, v.41 n.6, p.725-737, June 1992[doi>10.1109/12.144624]
Girish Venkataramani , Walid Najjar , Fadi Kurdahi , Nader Bagherzadeh , Wim Bohm, A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502235]
Wang, M., Liu, D., Wang, Y., and Shao, Z. 2009. Loop scheduling with memory access reduction under register constraints for DSP applications. In Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS). IEEE, Los Alamitos, CA, 139--144.
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, ACM SIGPLAN Notices, v.26 n.6, p.30-44, June 1991[doi>10.1145/113446.113449]
Chun Jason Xue , Edwin H.-M. Sha , Zili Shao , Meikang Qiu, Effective loop partitioning and scheduling under memory and register dual constraints, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403667]
Jonghee W. Yoon , Aviral Shrivastava , Sanghyun Park , Minwook Ahn , Reiley Jeyapaul , Yunheung Paek, SPKM: a novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
