# VLSI PROJECTS

## Introduction
This repository serves as a showcase of my coursework in VLSI Design. Throughout the course, I designed various digital circuits using VLSI principles, and this repository contains the implementations of those designs.

## Circuit Designs
Here is a list of the digital circuits designed and implemented:

1. **NOT Gate**
2. **2 Input NOR Gate**
3. **2 Input NAND Gate**
4. **2 Input XOR Gate**
5. **3 Input XOR Gate**
6. **Half Adder**
7. **Full Adder**
8. **8 Bit Full Adder**

Each circuit design has been carefully crafted to demonstrate understanding and proficiency in VLSI design principles. 

## 8 Bit Full Adder
Schematic:

![schematic](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/14950a35-a7a5-4e04-a627-c30fc15f4de9)

Testing Waveforms:
![waveform1](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/ed491b55-c104-4827-a2e1-75c8b6ece420)

![waveform2](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/efaa2670-e572-4df9-a467-45e0120509a0)

Layout:

![layout](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/05ad9ac4-f253-49bb-951f-123a32247b62)

Layout Vs Schematic:
![LVS](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/f6fcab74-4a32-4255-8c69-73852f8c4661)


## Full Adder
Schematic:

![schematic](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/d445396e-56e0-48cf-87a1-5c72dbc6b4b5)

Testing Waveforms:
![waveform](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/df139670-03e7-4dd0-8f88-b99041aa6209)

Layout:

![layout](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/df4c376f-b22c-4540-ab6c-8beb4bc46b77)

Layout Vs Schematic:
![LVS](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/fb9d4dd6-a962-4658-9327-2d80e72b1c1b)

## Half Adder
Schematic:

![schematic](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/49626b65-593e-458b-9691-2b6d51dbcf71)

Testing Waveforms:

![waveform](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/eb3bc8fc-9a58-448d-a314-5325fe50102c)

Layout:

![layout](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/29a06f6c-b2ad-4d98-b897-70b23fa31080)

Layout Vs Schematic:
![LVS](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/027d5ebc-65a3-4d37-afa7-15fc00737fde)

## 3 Input XOR Gate
Schematic:

![Schematic](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/b914c963-da7d-456b-a3d3-59a8113ec0dc)

Testing Waveforms:

![Waveform](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/9ce66a86-8699-44fe-be3b-2aeff85f8892)

Layout:

![Layout](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/04d4b7b6-7043-439d-8d15-4d82507c29b5)

Layout Vs Schematic:
![LVS](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/1a6718b0-95c4-449b-9f4d-a1e7ca8120e2)

## 2 Input XOR Gate
Schematic:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/97ae0018-30a3-4daf-940d-3b62ec586756)

Testing Waveforms:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/48315351-f142-4a4d-87da-56e6f373d6c3)

Layout:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/68ed4870-cd09-4954-9736-c85ab7d5b88f)

Layout Vs Schematic:
![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/7003e66b-e35d-48cc-b3bc-fd4787c18fb7)

## 2 Input NAND Gate
Schematic:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/b8501954-8e3b-45c6-a1cd-534adee86e04)

Testing Waveforms:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/a5a321e8-2a4d-4bc3-9350-1da872f04b92)

Layout:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/cab04761-bcd6-4eec-bbe9-aac53a6db3fb)

Layout Vs Schematic:
![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/29fd4011-c40d-4ff0-a142-17579c859a7d)

## 2 Input NOR Gate
Schematic:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/0a2c70cf-3bf6-4595-a990-ac8b84b428ed)

Testing Waveforms:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/26a25791-9aa1-4223-a73f-a968d79be816)

Layout:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/bbe224cc-c30d-4fb2-bba1-83b960fd75ba)

Layout Vs Schematic:
![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/69292fe8-1f51-48c1-91a7-44d190be27f4)

## NOT Gate
Schematic:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/62bb596c-98d6-4c3d-ae98-274226efa9d7)

Testing Waveforms:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/1a4016cd-9b94-4e92-aaa9-9f26dfaf2b43)

Layout:

![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/7a134953-bdb9-43af-b682-221ab671f9e6)

Layout Vs Schematic:
![image](https://github.com/JuanCantu1/VLSI-Projects/assets/109363196/c9d31b67-285f-47f3-921f-a73c9910e0db)

