{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415968224759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415968224760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 06:30:24 2014 " "Processing started: Fri Nov 14 06:30:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415968224760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415968224760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problem_4_30 -c Problem_4_30 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problem_4_30 -c Problem_4_30" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415968224761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415968225995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem_4_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problem_4_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Problem_4_30-Behavioral " "Found design unit 1: Problem_4_30-Behavioral" {  } { { "Problem_4_30.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Problem_4_30.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227257 ""} { "Info" "ISGN_ENTITY_NAME" "1 Problem_4_30 " "Found entity 1: Problem_4_30" {  } { { "Problem_4_30.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Problem_4_30.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415968227257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8-behavioral " "Found design unit 1: Reg_8-behavioral" {  } { { "Reg_8.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Reg_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8 " "Found entity 1: Reg_8" {  } { { "Reg_8.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Reg_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415968227265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_4-behavioral " "Found design unit 1: Reg_4-behavioral" {  } { { "Reg_4.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Reg_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_4 " "Found entity 1: Reg_4" {  } { { "Reg_4.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Reg_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415968227273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-equations " "Found design unit 1: FullAdder-equations" {  } { { "FullAdder.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/FullAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227282 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/FullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415968227282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-equations " "Found design unit 1: HalfAdder-equations" {  } { { "HalfAdder.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/HalfAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227290 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/HalfAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415968227290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415968227290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problem_4_30 " "Elaborating entity \"Problem_4_30\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415968227391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_4 Reg_4:Reg_Xin " "Elaborating entity \"Reg_4\" for hierarchy \"Reg_4:Reg_Xin\"" {  } { { "Problem_4_30.vhd" "Reg_Xin" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Problem_4_30.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415968227399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_8 Reg_8:Reg_Product_Out " "Elaborating entity \"Reg_8\" for hierarchy \"Reg_8:Reg_Product_Out\"" {  } { { "Problem_4_30.vhd" "Reg_Product_Out" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Problem_4_30.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415968227410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:FA1 " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:FA1\"" {  } { { "Problem_4_30.vhd" "FA1" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Problem_4_30.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415968227417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"HalfAdder:HA1\"" {  } { { "Problem_4_30.vhd" "HA1" { Text "C:/Users/MARCO/Altera Projects/Hw4/Problem7/Problem_4_30.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415968227447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1415968228907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415968229551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415968229551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415968229897 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415968229897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415968229897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415968229897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415968229941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 06:30:29 2014 " "Processing ended: Fri Nov 14 06:30:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415968229941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415968229941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415968229941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415968229941 ""}
