// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/11/2021 16:50:45"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	resetn,
	ps2_clock,
	ps2_data,
	debug_data_in,
	debug_addr,
	leds,
	lcd_data,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	seg6,
	seg7,
	seg8,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	CLOCK_50);
input 	resetn;
output 	ps2_clock;
output 	ps2_data;
output 	[31:0] debug_data_in;
output 	[11:0] debug_addr;
output 	[7:0] leds;
output 	[7:0] lcd_data;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[6:0] seg6;
output 	[6:0] seg7;
output 	[6:0] seg8;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
input 	CLOCK_50;

// Design Ports Information
// debug_data_in[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[2]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[5]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[6]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[7]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[8]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[9]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[10]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[11]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[12]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[13]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[14]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[16]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[17]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[18]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[19]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[20]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[21]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[22]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[23]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[24]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[25]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[26]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[27]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[28]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[29]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[30]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[31]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[3]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[4]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[7]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[11]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \p1|altpll_component|_clk0 ;
wire \p1|altpll_component|_clk1 ;
wire \p1|altpll_component|pll~CLK3 ;
wire \p1|altpll_component|pll~CLK4 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \mylcd|delay[0]~18_combout ;
wire \resetn~input_o ;
wire \mylcd|Add4~7 ;
wire \mylcd|Add4~8_combout ;
wire \mylcd|index[4]~7_combout ;
wire \mylcd|Add4~9 ;
wire \mylcd|Add4~10_combout ;
wire \mylcd|index[5]~8_combout ;
wire \mylcd|delay[17]~22_combout ;
wire \mylcd|delay[0]~19 ;
wire \mylcd|delay[1]~20_combout ;
wire \mylcd|delay[1]~21 ;
wire \mylcd|delay[2]~23_combout ;
wire \mylcd|delay[2]~24 ;
wire \mylcd|delay[3]~25_combout ;
wire \mylcd|delay[3]~26 ;
wire \mylcd|delay[4]~27_combout ;
wire \mylcd|delay[4]~28 ;
wire \mylcd|delay[5]~29_combout ;
wire \mylcd|delay[5]~30 ;
wire \mylcd|delay[6]~31_combout ;
wire \mylcd|delay[6]~32 ;
wire \mylcd|delay[7]~33_combout ;
wire \mylcd|delay[7]~34 ;
wire \mylcd|delay[8]~35_combout ;
wire \mylcd|delay[8]~36 ;
wire \mylcd|delay[9]~37_combout ;
wire \mylcd|delay[9]~38 ;
wire \mylcd|delay[10]~39_combout ;
wire \mylcd|delay[10]~40 ;
wire \mylcd|delay[11]~41_combout ;
wire \mylcd|delay[11]~42 ;
wire \mylcd|delay[12]~43_combout ;
wire \mylcd|LessThan4~2_combout ;
wire \mylcd|delay[12]~44 ;
wire \mylcd|delay[13]~45_combout ;
wire \mylcd|delay[13]~46 ;
wire \mylcd|delay[14]~47_combout ;
wire \mylcd|delay[14]~48 ;
wire \mylcd|delay[15]~49_combout ;
wire \mylcd|delay[15]~50 ;
wire \mylcd|delay[16]~51_combout ;
wire \mylcd|LessThan4~3_combout ;
wire \mylcd|LessThan4~4_combout ;
wire \mylcd|LessThan4~0_combout ;
wire \mylcd|LessThan4~1_combout ;
wire \mylcd|delay[16]~52 ;
wire \mylcd|delay[17]~53_combout ;
wire \mylcd|LessThan4~5_combout ;
wire \mylcd|Selector32~0_combout ;
wire \mylcd|Selector0~0_combout ;
wire \mylcd|cstart~q ;
wire \mylcd|prestart~feeder_combout ;
wire \mylcd|prestart~q ;
wire \mylcd|mstart~1_combout ;
wire \mylcd|mstart~q ;
wire \mylcd|state2[1]~0_combout ;
wire \mylcd|Add5~10_combout ;
wire \mylcd|Selector38~0_combout ;
wire \mylcd|Add5~0_combout ;
wire \mylcd|Selector40~0_combout ;
wire \mylcd|Add5~1 ;
wire \mylcd|Add5~2_combout ;
wire \mylcd|Selector39~0_combout ;
wire \mylcd|Add5~3 ;
wire \mylcd|Add5~4_combout ;
wire \mylcd|Selector38~1_combout ;
wire \mylcd|Add5~5 ;
wire \mylcd|Add5~6_combout ;
wire \mylcd|Selector37~0_combout ;
wire \mylcd|Add5~7 ;
wire \mylcd|Add5~8_combout ;
wire \mylcd|Selector36~0_combout ;
wire \mylcd|Selector34~0_combout ;
wire \mylcd|mstart~0_combout ;
wire \mylcd|cdone~0_combout ;
wire \mylcd|cdone~q ;
wire \mylcd|Selector31~0_combout ;
wire \ps2_data~input_o ;
wire \myps2|PS2|ps2_data_reg~0_combout ;
wire \myps2|PS2|ps2_data_reg~q ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ;
wire \ps2_clock~input_o ;
wire \myps2|PS2|ps2_clk_reg~0_combout ;
wire \myps2|PS2|ps2_clk_reg~q ;
wire \myps2|PS2|last_ps2_clk~0_combout ;
wire \myps2|PS2|last_ps2_clk~q ;
wire \myps2|PS2|ps2_clk_posedge~combout ;
wire \myps2|PS2|PS2_Data_In|data_count~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~3_combout ;
wire \myps2|PS2|PS2_Data_In|data_count[2]~2_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~4_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~1_combout ;
wire \myps2|PS2|PS2_Data_In|always1~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~5_combout ;
wire \myps2|PS2|PS2_Data_In|always1~1_combout ;
wire \myps2|PS2|PS2_Data_In|Selector3~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector4~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ;
wire \myps2|PS2|PS2_Data_In|always5~0_combout ;
wire \myps2|PS2|Selector1~2_combout ;
wire \myps2|PS2|PS2_Data_In|received_data_en~q ;
wire \myps2|PS2|s_ps2_transceiver~9_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|Selector1~3_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector2~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|PS2_Data_In|Selector2~1_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~8_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~7_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[2]~1_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~5_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~2_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~4_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~3_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~6_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ;
wire \myps2|Equal1~1_combout ;
wire \myps2|Equal1~0_combout ;
wire \myps2|Equal1~2_combout ;
wire \myps2|Equal0~0_combout ;
wire \myps2|Equal0~1_combout ;
wire \myps2|last_data_received~7_combout ;
wire \myps2|last_data_received[6]~1_combout ;
wire \myps2|last_data_received[7]~feeder_combout ;
wire \myps2|last_data_received~8_combout ;
wire \mylcd|always0~0_combout ;
wire \mylcd|buf_changed_ack~0_combout ;
wire \mylcd|buf_changed_ack~q ;
wire \myps2|Equal2~0_combout ;
wire \myps2|last_data_received~9_combout ;
wire \mylcd|Equal0~1_combout ;
wire \myps2|last_data_received~2_combout ;
wire \myps2|last_data_received~3_combout ;
wire \myps2|last_data_received~5_combout ;
wire \myps2|last_data_received~6_combout ;
wire \myps2|last_data_received~0_combout ;
wire \myps2|last_data_received~4_combout ;
wire \mylcd|Equal0~0_combout ;
wire \mylcd|Equal0~2_combout ;
wire \mylcd|buf_changed~0_combout ;
wire \mylcd|buf_changed~q ;
wire \mylcd|index~2_combout ;
wire \mylcd|Add4~1 ;
wire \mylcd|Add4~2_combout ;
wire \mylcd|index[1]~3_combout ;
wire \mylcd|Add4~3 ;
wire \mylcd|Add4~4_combout ;
wire \mylcd|index[2]~5_combout ;
wire \mylcd|Add4~5 ;
wire \mylcd|Add4~6_combout ;
wire \mylcd|index[3]~6_combout ;
wire \mylcd|LessThan3~0_combout ;
wire \mylcd|LessThan3~1_combout ;
wire \mylcd|Add4~0_combout ;
wire \mylcd|index[0]~4_combout ;
wire \mylcd|Equal2~0_combout ;
wire \mylcd|Add2~0_combout ;
wire \mylcd|ptr[0]~3_combout ;
wire \mylcd|ptr[1]~1_combout ;
wire \mylcd|Add0~0_combout ;
wire \mylcd|ptr[2]~0_combout ;
wire \mylcd|Add0~1_combout ;
wire \mylcd|ptr[3]~2_combout ;
wire \mylcd|Decoder0~4_combout ;
wire \mylcd|Decoder0~5_combout ;
wire \mylcd|line2~4_combout ;
wire \mylcd|printed_crlf~0_combout ;
wire \mylcd|printed_crlf~q ;
wire \mylcd|always1~0_combout ;
wire \mylcd|always1~1_combout ;
wire \mylcd|line2[8][7]~5_combout ;
wire \mylcd|line2[8][0]~q ;
wire \mylcd|Add2~1_combout ;
wire \mylcd|Decoder0~2_combout ;
wire \mylcd|Decoder0~3_combout ;
wire \mylcd|line2~2_combout ;
wire \mylcd|line2[0][0]~3_combout ;
wire \mylcd|line2[0][0]~q ;
wire \mylcd|curbuf[0]~10_combout ;
wire \mylcd|Decoder0~6_combout ;
wire \mylcd|Decoder0~7_combout ;
wire \mylcd|line2~6_combout ;
wire \mylcd|line2[4][3]~7_combout ;
wire \mylcd|line2[4][0]~q ;
wire \mylcd|Decoder0~0_combout ;
wire \mylcd|Decoder0~1_combout ;
wire \mylcd|line2~0_combout ;
wire \mylcd|line2[12][1]~1_combout ;
wire \mylcd|line2[12][0]~q ;
wire \mylcd|curbuf[0]~11_combout ;
wire \mylcd|Decoder0~8_combout ;
wire \mylcd|line2~29_combout ;
wire \mylcd|line2[1][4]~30_combout ;
wire \mylcd|line2[1][0]~q ;
wire \mylcd|Decoder0~9_combout ;
wire \mylcd|line2~31_combout ;
wire \mylcd|line2[9][0]~32_combout ;
wire \mylcd|line2[9][0]~q ;
wire \mylcd|curbuf[0]~17_combout ;
wire \mylcd|line2~26_combout ;
wire \mylcd|line2[7][1]~16_combout ;
wire \mylcd|line2[13][7]~27_combout ;
wire \mylcd|line2[13][7]~28_combout ;
wire \mylcd|line2[13][0]~q ;
wire \mylcd|line2~33_combout ;
wire \mylcd|line2[5][1]~34_combout ;
wire \mylcd|line2[5][0]~q ;
wire \mylcd|curbuf[0]~18_combout ;
wire \mylcd|line2~8_combout ;
wire \mylcd|line2[3][7]~9_combout ;
wire \mylcd|line2[3][0]~q ;
wire \mylcd|line2~14_combout ;
wire \mylcd|line2[7][1]~15_combout ;
wire \mylcd|line2[7][1]~17_combout ;
wire \mylcd|line2[7][0]~q ;
wire \mylcd|line2~10_combout ;
wire \mylcd|line2[15][3]~11_combout ;
wire \mylcd|line2[15][0]~q ;
wire \mylcd|line2~12_combout ;
wire \mylcd|line2[11][4]~13_combout ;
wire \mylcd|line2[11][0]~q ;
wire \mylcd|curbuf[0]~12_combout ;
wire \mylcd|curbuf[0]~13_combout ;
wire \mylcd|Decoder0~12_combout ;
wire \mylcd|Decoder0~13_combout ;
wire \mylcd|line2~20_combout ;
wire \mylcd|line2[14][3]~21_combout ;
wire \mylcd|line2[14][0]~q ;
wire \mylcd|Decoder0~14_combout ;
wire \mylcd|Decoder0~15_combout ;
wire \mylcd|line2~22_combout ;
wire \mylcd|line2[10][4]~23_combout ;
wire \mylcd|line2[10][0]~q ;
wire \mylcd|curbuf[0]~14_combout ;
wire \mylcd|Decoder0~16_combout ;
wire \mylcd|Decoder0~17_combout ;
wire \mylcd|line2~24_combout ;
wire \mylcd|line2[6][0]~25_combout ;
wire \mylcd|line2[6][0]~q ;
wire \mylcd|Decoder0~10_combout ;
wire \mylcd|Decoder0~11_combout ;
wire \mylcd|line2~18_combout ;
wire \mylcd|line2[2][3]~19_combout ;
wire \mylcd|line2[2][0]~q ;
wire \mylcd|curbuf[0]~15_combout ;
wire \mylcd|curbuf[0]~16_combout ;
wire \mylcd|curbuf[0]~19_combout ;
wire \mylcd|lcd_data[2]~0_combout ;
wire \mylcd|Equal6~0_combout ;
wire \mylcd|lcd_data[2]~1_combout ;
wire \mylcd|lcd_data[2]~2_combout ;
wire \mylcd|LessThan2~0_combout ;
wire \mylcd|LessThan2~1_combout ;
wire \mylcd|Add1~1_combout ;
wire \mylcd|line1[6][0]~feeder_combout ;
wire \mylcd|line1[6][0]~q ;
wire \mylcd|line1[2][0]~q ;
wire \mylcd|Add1~0_combout ;
wire \mylcd|curbuf[0]~7_combout ;
wire \mylcd|line1[0][0]~feeder_combout ;
wire \mylcd|line1[0][0]~q ;
wire \mylcd|line1[4][0]~q ;
wire \mylcd|curbuf[0]~8_combout ;
wire \mylcd|Add1~2_combout ;
wire \mylcd|line1[11][0]~q ;
wire \mylcd|line1[9][0]~feeder_combout ;
wire \mylcd|line1[9][0]~q ;
wire \mylcd|curbuf[0]~4_combout ;
wire \mylcd|line1[13][0]~q ;
wire \mylcd|line1[15][0]~feeder_combout ;
wire \mylcd|line1[15][0]~q ;
wire \mylcd|curbuf[0]~5_combout ;
wire \mylcd|line1[8][0]~feeder_combout ;
wire \mylcd|line1[8][0]~q ;
wire \mylcd|line1[10][0]~q ;
wire \mylcd|curbuf[0]~2_combout ;
wire \mylcd|line1[12][0]~q ;
wire \mylcd|line1[14][0]~feeder_combout ;
wire \mylcd|line1[14][0]~q ;
wire \mylcd|curbuf[0]~3_combout ;
wire \mylcd|curbuf[0]~6_combout ;
wire \mylcd|line1[5][0]~feeder_combout ;
wire \mylcd|line1[5][0]~q ;
wire \mylcd|line1[1][0]~q ;
wire \mylcd|line1[3][0]~q ;
wire \mylcd|line1[7][0]~q ;
wire \mylcd|curbuf[0]~0_combout ;
wire \mylcd|curbuf[0]~1_combout ;
wire \mylcd|curbuf[0]~9_combout ;
wire \mylcd|curbuf[0]~20_combout ;
wire \mylcd|curbuf[0]~21_combout ;
wire \mylcd|lcd_data[0]~3_combout ;
wire \mylcd|line2~36_combout ;
wire \mylcd|line2[0][1]~q ;
wire \mylcd|line1[0][1]~q ;
wire \mylcd|line2~38_combout ;
wire \mylcd|line2[4][1]~q ;
wire \mylcd|line1[4][1]~q ;
wire \mylcd|line2~37_combout ;
wire \mylcd|line2[8][1]~q ;
wire \mylcd|line1[8][1]~q ;
wire \mylcd|line2~35_combout ;
wire \mylcd|line2[12][1]~q ;
wire \mylcd|line1[12][1]~q ;
wire \mylcd|curbuf[1]~29_combout ;
wire \mylcd|curbuf[1]~30_combout ;
wire \mylcd|line2~50_combout ;
wire \mylcd|line2[5][1]~q ;
wire \mylcd|line1[5][1]~feeder_combout ;
wire \mylcd|line1[5][1]~q ;
wire \mylcd|line2~48_combout ;
wire \mylcd|line2[1][1]~q ;
wire \mylcd|line1[1][1]~q ;
wire \mylcd|line2~47_combout ;
wire \mylcd|line2[13][1]~q ;
wire \mylcd|line1[13][1]~q ;
wire \mylcd|line2~49_combout ;
wire \mylcd|line2[9][1]~q ;
wire \mylcd|line1[9][1]~q ;
wire \mylcd|curbuf[1]~22_combout ;
wire \mylcd|curbuf[1]~23_combout ;
wire \mylcd|line2~44_combout ;
wire \mylcd|line2[10][1]~q ;
wire \mylcd|line1[10][1]~q ;
wire \mylcd|line2~43_combout ;
wire \mylcd|line2[14][1]~q ;
wire \mylcd|line1[14][1]~feeder_combout ;
wire \mylcd|line1[14][1]~q ;
wire \mylcd|curbuf[1]~26_combout ;
wire \mylcd|line2~46_combout ;
wire \mylcd|line2[6][1]~q ;
wire \mylcd|line1[6][1]~q ;
wire \mylcd|line2~45_combout ;
wire \mylcd|line2[2][1]~q ;
wire \mylcd|line1[2][1]~feeder_combout ;
wire \mylcd|line1[2][1]~q ;
wire \mylcd|curbuf[1]~27_combout ;
wire \mylcd|line2~41_combout ;
wire \mylcd|line2[11][1]~q ;
wire \mylcd|line1[11][1]~q ;
wire \mylcd|line2~40_combout ;
wire \mylcd|line2[15][1]~q ;
wire \mylcd|line1[15][1]~q ;
wire \mylcd|curbuf[1]~24_combout ;
wire \mylcd|line2~39_combout ;
wire \mylcd|line2[3][1]~q ;
wire \mylcd|line1[3][1]~feeder_combout ;
wire \mylcd|line1[3][1]~q ;
wire \mylcd|line2~42_combout ;
wire \mylcd|line2[7][1]~q ;
wire \mylcd|line1[7][1]~q ;
wire \mylcd|curbuf[1]~25_combout ;
wire \mylcd|curbuf[1]~28_combout ;
wire \mylcd|curbuf[1]~31_combout ;
wire \mylcd|curbuf[1]~32_combout ;
wire \mylcd|curbuf[1]~33_combout ;
wire \mylcd|curbuf[1]~36_combout ;
wire \mylcd|curbuf[1]~37_combout ;
wire \mylcd|curbuf[1]~34_combout ;
wire \mylcd|curbuf[1]~35_combout ;
wire \mylcd|curbuf[1]~38_combout ;
wire \mylcd|curbuf[1]~39_combout ;
wire \mylcd|curbuf[1]~40_combout ;
wire \mylcd|curbuf[1]~41_combout ;
wire \mylcd|curbuf[1]~42_combout ;
wire \mylcd|curbuf[1]~43_combout ;
wire \mylcd|line2~66_combout ;
wire \mylcd|line2[5][2]~q ;
wire \mylcd|line1[5][2]~q ;
wire \mylcd|line2~63_combout ;
wire \mylcd|line2[13][2]~q ;
wire \mylcd|line1[13][2]~q ;
wire \mylcd|line2~56_combout ;
wire \mylcd|line2[15][2]~q ;
wire \mylcd|line1[15][2]~q ;
wire \mylcd|line2~58_combout ;
wire \mylcd|line2[7][2]~q ;
wire \mylcd|line1[7][2]~q ;
wire \mylcd|curbuf[2]~44_combout ;
wire \mylcd|curbuf[2]~45_combout ;
wire \mylcd|line2~62_combout ;
wire \mylcd|line2[6][2]~q ;
wire \mylcd|line1[6][2]~feeder_combout ;
wire \mylcd|line1[6][2]~q ;
wire \mylcd|line2~60_combout ;
wire \mylcd|line2[14][2]~q ;
wire \mylcd|line1[14][2]~q ;
wire \mylcd|curbuf[2]~51_combout ;
wire \mylcd|line2~54_combout ;
wire \mylcd|line2[4][2]~q ;
wire \mylcd|line1[4][2]~q ;
wire \mylcd|line2~51_combout ;
wire \mylcd|line2[12][2]~q ;
wire \mylcd|line1[12][2]~feeder_combout ;
wire \mylcd|line1[12][2]~q ;
wire \mylcd|curbuf[2]~52_combout ;
wire \mylcd|line2~55_combout ;
wire \mylcd|line2[3][2]~q ;
wire \mylcd|line1[3][2]~feeder_combout ;
wire \mylcd|line1[3][2]~q ;
wire \mylcd|line2~57_combout ;
wire \mylcd|line2[11][2]~q ;
wire \mylcd|line1[11][2]~q ;
wire \mylcd|line2~65_combout ;
wire \mylcd|line2[9][2]~q ;
wire \mylcd|line1[9][2]~feeder_combout ;
wire \mylcd|line1[9][2]~q ;
wire \mylcd|curbuf[2]~48_combout ;
wire \mylcd|line2~64_combout ;
wire \mylcd|line2[1][2]~q ;
wire \mylcd|line1[1][2]~q ;
wire \mylcd|curbuf[2]~49_combout ;
wire \mylcd|line2~61_combout ;
wire \mylcd|line2[10][2]~q ;
wire \mylcd|line1[10][2]~q ;
wire \mylcd|line2~53_combout ;
wire \mylcd|line2[8][2]~q ;
wire \mylcd|line1[8][2]~q ;
wire \mylcd|curbuf[2]~46_combout ;
wire \mylcd|line2~52_combout ;
wire \mylcd|line2[0][2]~q ;
wire \mylcd|line1[0][2]~q ;
wire \mylcd|line2~59_combout ;
wire \mylcd|line2[2][2]~q ;
wire \mylcd|line1[2][2]~feeder_combout ;
wire \mylcd|line1[2][2]~q ;
wire \mylcd|curbuf[2]~47_combout ;
wire \mylcd|curbuf[2]~50_combout ;
wire \mylcd|curbuf[2]~53_combout ;
wire \mylcd|curbuf[2]~54_combout ;
wire \mylcd|curbuf[2]~55_combout ;
wire \mylcd|curbuf[2]~61_combout ;
wire \mylcd|curbuf[2]~62_combout ;
wire \mylcd|curbuf[2]~58_combout ;
wire \mylcd|curbuf[2]~59_combout ;
wire \mylcd|curbuf[2]~56_combout ;
wire \mylcd|curbuf[2]~57_combout ;
wire \mylcd|curbuf[2]~60_combout ;
wire \mylcd|curbuf[2]~63_combout ;
wire \mylcd|curbuf[2]~64_combout ;
wire \mylcd|curbuf[2]~65_combout ;
wire \mylcd|line2~76_combout ;
wire \mylcd|line2[14][3]~q ;
wire \mylcd|line2~77_combout ;
wire \mylcd|line2[10][3]~q ;
wire \mylcd|curbuf[3]~70_combout ;
wire \mylcd|line2~75_combout ;
wire \mylcd|line2[2][3]~q ;
wire \mylcd|line2~78_combout ;
wire \mylcd|line2[6][3]~q ;
wire \mylcd|curbuf[3]~71_combout ;
wire \mylcd|line2~72_combout ;
wire \mylcd|line2[15][3]~q ;
wire \mylcd|line2~73_combout ;
wire \mylcd|line2[11][3]~q ;
wire \mylcd|curbuf[3]~68_combout ;
wire \mylcd|line2~74_combout ;
wire \mylcd|line2[7][3]~q ;
wire \mylcd|line2~71_combout ;
wire \mylcd|line2[3][3]~q ;
wire \mylcd|curbuf[3]~69_combout ;
wire \mylcd|curbuf[3]~72_combout ;
wire \mylcd|line2~82_combout ;
wire \mylcd|line2[5][3]~q ;
wire \mylcd|line2~79_combout ;
wire \mylcd|line2[13][3]~q ;
wire \mylcd|line2~81_combout ;
wire \mylcd|line2[9][3]~q ;
wire \mylcd|line2~80_combout ;
wire \mylcd|line2[1][3]~q ;
wire \mylcd|curbuf[3]~73_combout ;
wire \mylcd|curbuf[3]~74_combout ;
wire \mylcd|line2~67_combout ;
wire \mylcd|line2[12][3]~q ;
wire \mylcd|line2~70_combout ;
wire \mylcd|line2[4][3]~q ;
wire \mylcd|line2~69_combout ;
wire \mylcd|line2[8][3]~q ;
wire \mylcd|line2~68_combout ;
wire \mylcd|line2[0][3]~q ;
wire \mylcd|curbuf[3]~66_combout ;
wire \mylcd|curbuf[3]~67_combout ;
wire \mylcd|curbuf[3]~75_combout ;
wire \mylcd|curbuf[3]~76_combout ;
wire \mylcd|curbuf[3]~77_combout ;
wire \mylcd|line1[2][3]~q ;
wire \mylcd|line1[6][3]~feeder_combout ;
wire \mylcd|line1[6][3]~q ;
wire \mylcd|curbuf[3]~85_combout ;
wire \mylcd|line1[4][3]~q ;
wire \mylcd|line1[0][3]~feeder_combout ;
wire \mylcd|line1[0][3]~q ;
wire \mylcd|curbuf[3]~86_combout ;
wire \mylcd|line1[11][3]~q ;
wire \mylcd|line1[9][3]~q ;
wire \mylcd|curbuf[3]~82_combout ;
wire \mylcd|line1[13][3]~q ;
wire \mylcd|line1[15][3]~q ;
wire \mylcd|curbuf[3]~83_combout ;
wire \mylcd|line1[14][3]~q ;
wire \mylcd|line1[12][3]~q ;
wire \mylcd|line1[10][3]~q ;
wire \mylcd|line1[8][3]~q ;
wire \mylcd|curbuf[3]~80_combout ;
wire \mylcd|curbuf[3]~81_combout ;
wire \mylcd|curbuf[3]~84_combout ;
wire \mylcd|line1[5][3]~q ;
wire \mylcd|line1[7][3]~q ;
wire \mylcd|line1[3][3]~q ;
wire \mylcd|line1[1][3]~q ;
wire \mylcd|curbuf[3]~78_combout ;
wire \mylcd|curbuf[3]~79_combout ;
wire \mylcd|curbuf[3]~87_combout ;
wire \mylcd|curbuf[3]~88_combout ;
wire \mylcd|line2~84_combout ;
wire \mylcd|line2[0][4]~q ;
wire \mylcd|line1[0][4]~feeder_combout ;
wire \mylcd|line1[0][4]~q ;
wire \mylcd|line2~86_combout ;
wire \mylcd|line2[4][4]~q ;
wire \mylcd|line1[4][4]~q ;
wire \mylcd|line2~85_combout ;
wire \mylcd|line2[8][4]~q ;
wire \mylcd|line1[8][4]~q ;
wire \mylcd|line2~83_combout ;
wire \mylcd|line2[12][4]~q ;
wire \mylcd|line1[12][4]~feeder_combout ;
wire \mylcd|line1[12][4]~q ;
wire \mylcd|curbuf[4]~107_combout ;
wire \mylcd|curbuf[4]~108_combout ;
wire \mylcd|line2~98_combout ;
wire \mylcd|line2[5][4]~q ;
wire \mylcd|line1[5][4]~q ;
wire \mylcd|line2~96_combout ;
wire \mylcd|line2[1][4]~q ;
wire \mylcd|line1[1][4]~q ;
wire \mylcd|line2~95_combout ;
wire \mylcd|line2[13][4]~q ;
wire \mylcd|line1[13][4]~feeder_combout ;
wire \mylcd|line1[13][4]~q ;
wire \mylcd|line2~97_combout ;
wire \mylcd|line2[9][4]~q ;
wire \mylcd|line1[9][4]~q ;
wire \mylcd|curbuf[4]~100_combout ;
wire \mylcd|curbuf[4]~101_combout ;
wire \mylcd|line2~91_combout ;
wire \mylcd|line2[2][4]~q ;
wire \mylcd|line1[2][4]~q ;
wire \mylcd|line2~92_combout ;
wire \mylcd|line2[14][4]~q ;
wire \mylcd|line1[14][4]~feeder_combout ;
wire \mylcd|line1[14][4]~q ;
wire \mylcd|line2~93_combout ;
wire \mylcd|line2[10][4]~q ;
wire \mylcd|line1[10][4]~q ;
wire \mylcd|curbuf[4]~104_combout ;
wire \mylcd|line2~94_combout ;
wire \mylcd|line2[6][4]~q ;
wire \mylcd|line1[6][4]~q ;
wire \mylcd|curbuf[4]~105_combout ;
wire \mylcd|line2~87_combout ;
wire \mylcd|line2[3][4]~q ;
wire \mylcd|line1[3][4]~q ;
wire \mylcd|line2~88_combout ;
wire \mylcd|line2[15][4]~q ;
wire \mylcd|line1[15][4]~feeder_combout ;
wire \mylcd|line1[15][4]~q ;
wire \mylcd|line2~89_combout ;
wire \mylcd|line2[11][4]~q ;
wire \mylcd|line1[11][4]~q ;
wire \mylcd|curbuf[4]~102_combout ;
wire \mylcd|line2~90_combout ;
wire \mylcd|line2[7][4]~q ;
wire \mylcd|line1[7][4]~q ;
wire \mylcd|curbuf[4]~103_combout ;
wire \mylcd|curbuf[4]~106_combout ;
wire \mylcd|curbuf[4]~109_combout ;
wire \mylcd|Equal2~1_combout ;
wire \mylcd|curbuf[4]~96_combout ;
wire \mylcd|curbuf[4]~97_combout ;
wire \mylcd|curbuf[4]~91_combout ;
wire \mylcd|curbuf[4]~92_combout ;
wire \mylcd|curbuf[4]~93_combout ;
wire \mylcd|curbuf[4]~94_combout ;
wire \mylcd|curbuf[4]~95_combout ;
wire \mylcd|curbuf[4]~89_combout ;
wire \mylcd|curbuf[4]~90_combout ;
wire \mylcd|curbuf[4]~98_combout ;
wire \mylcd|curbuf[4]~99_combout ;
wire \mylcd|curbuf[4]~110_combout ;
wire \mylcd|Decoder0~21_combout ;
wire \mylcd|line2~102_combout ;
wire \mylcd|line2[13][5]~q ;
wire \mylcd|Decoder0~20_combout ;
wire \mylcd|line2~101_combout ;
wire \mylcd|line2[15][5]~q ;
wire \mylcd|Decoder0~19_combout ;
wire \mylcd|line2~100_combout ;
wire \mylcd|line2[11][5]~q ;
wire \mylcd|curbuf[5]~111_combout ;
wire \mylcd|Decoder0~18_combout ;
wire \mylcd|line2~99_combout ;
wire \mylcd|line2[9][5]~q ;
wire \mylcd|curbuf[5]~112_combout ;
wire \mylcd|Decoder0~24_combout ;
wire \mylcd|line2~113_combout ;
wire \mylcd|line2[7][5]~q ;
wire \mylcd|Decoder0~23_combout ;
wire \mylcd|line2~112_combout ;
wire \mylcd|line2[3][5]~q ;
wire \mylcd|curbuf[5]~118_combout ;
wire \mylcd|Decoder0~25_combout ;
wire \mylcd|line2~114_combout ;
wire \mylcd|line2[5][5]~q ;
wire \mylcd|Decoder0~22_combout ;
wire \mylcd|line2~111_combout ;
wire \mylcd|line2[1][5]~q ;
wire \mylcd|curbuf[5]~119_combout ;
wire \mylcd|line2~107_combout ;
wire \mylcd|line2[8][5]~q ;
wire \mylcd|line2~108_combout ;
wire \mylcd|line2[10][5]~q ;
wire \mylcd|line2~109_combout ;
wire \mylcd|line2[14][5]~q ;
wire \mylcd|curbuf[5]~115_combout ;
wire \mylcd|line2~110_combout ;
wire \mylcd|line2[12][5]~q ;
wire \mylcd|curbuf[5]~116_combout ;
wire \mylcd|line2~103_combout ;
wire \mylcd|line2[0][5]~q ;
wire \mylcd|line2~104_combout ;
wire \mylcd|line2[2][5]~q ;
wire \mylcd|line2~105_combout ;
wire \mylcd|line2[6][5]~q ;
wire \mylcd|curbuf[5]~113_combout ;
wire \mylcd|line2~106_combout ;
wire \mylcd|line2[4][5]~q ;
wire \mylcd|curbuf[5]~114_combout ;
wire \mylcd|curbuf[5]~117_combout ;
wire \mylcd|curbuf[5]~120_combout ;
wire \mylcd|curbuf[5]~121_combout ;
wire \mylcd|line1[12][5]~feeder_combout ;
wire \mylcd|line1[12][5]~q ;
wire \mylcd|line1[14][5]~q ;
wire \mylcd|curbuf[5]~129_combout ;
wire \mylcd|line1[4][5]~q ;
wire \mylcd|line1[6][5]~q ;
wire \mylcd|curbuf[5]~130_combout ;
wire \mylcd|line1[11][5]~q ;
wire \mylcd|line1[3][5]~feeder_combout ;
wire \mylcd|line1[3][5]~q ;
wire \mylcd|curbuf[5]~126_combout ;
wire \mylcd|line1[1][5]~q ;
wire \mylcd|line1[9][5]~feeder_combout ;
wire \mylcd|line1[9][5]~q ;
wire \mylcd|curbuf[5]~127_combout ;
wire \mylcd|line1[2][5]~feeder_combout ;
wire \mylcd|line1[2][5]~q ;
wire \mylcd|line1[10][5]~q ;
wire \mylcd|curbuf[5]~124_combout ;
wire \mylcd|line1[0][5]~q ;
wire \mylcd|line1[8][5]~feeder_combout ;
wire \mylcd|line1[8][5]~q ;
wire \mylcd|curbuf[5]~125_combout ;
wire \mylcd|curbuf[5]~128_combout ;
wire \mylcd|line1[5][5]~feeder_combout ;
wire \mylcd|line1[5][5]~q ;
wire \mylcd|line1[15][5]~q ;
wire \mylcd|line1[7][5]~feeder_combout ;
wire \mylcd|line1[7][5]~q ;
wire \mylcd|curbuf[5]~122_combout ;
wire \mylcd|line1[13][5]~q ;
wire \mylcd|curbuf[5]~123_combout ;
wire \mylcd|curbuf[5]~131_combout ;
wire \mylcd|curbuf[5]~132_combout ;
wire \mylcd|Equal6~1_combout ;
wire \mylcd|curbuf[0]~154_combout ;
wire \mylcd|line2~126_combout ;
wire \mylcd|line2[0][6]~q ;
wire \mylcd|line1[0][6]~q ;
wire \mylcd|line2~124_combout ;
wire \mylcd|line2[2][6]~q ;
wire \mylcd|line1[2][6]~q ;
wire \mylcd|curbuf[6]~140_combout ;
wire \mylcd|line2~122_combout ;
wire \mylcd|line2[4][6]~q ;
wire \mylcd|line1[4][6]~q ;
wire \mylcd|line2~120_combout ;
wire \mylcd|line2[6][6]~q ;
wire \mylcd|line1[6][6]~feeder_combout ;
wire \mylcd|line1[6][6]~q ;
wire \mylcd|curbuf[6]~141_combout ;
wire \mylcd|line2~129_combout ;
wire \mylcd|line2[15][6]~q ;
wire \mylcd|line1[15][6]~feeder_combout ;
wire \mylcd|line1[15][6]~q ;
wire \mylcd|line2~127_combout ;
wire \mylcd|line2[13][6]~q ;
wire \mylcd|line1[13][6]~q ;
wire \mylcd|line2~115_combout ;
wire \mylcd|line2[9][6]~q ;
wire \mylcd|line1[9][6]~q ;
wire \mylcd|line2~117_combout ;
wire \mylcd|line2[11][6]~q ;
wire \mylcd|line1[11][6]~q ;
wire \mylcd|curbuf[6]~137_combout ;
wire \mylcd|curbuf[6]~138_combout ;
wire \mylcd|line2~118_combout ;
wire \mylcd|line2[1][6]~q ;
wire \mylcd|line1[1][6]~feeder_combout ;
wire \mylcd|line1[1][6]~q ;
wire \mylcd|line2~116_combout ;
wire \mylcd|line2[3][6]~q ;
wire \mylcd|line1[3][6]~q ;
wire \mylcd|curbuf[6]~135_combout ;
wire \mylcd|line2~130_combout ;
wire \mylcd|line2[5][6]~q ;
wire \mylcd|line1[5][6]~q ;
wire \mylcd|line2~128_combout ;
wire \mylcd|line2[7][6]~q ;
wire \mylcd|line1[7][6]~q ;
wire \mylcd|curbuf[6]~136_combout ;
wire \mylcd|curbuf[6]~139_combout ;
wire \mylcd|line2~119_combout ;
wire \mylcd|line2[12][6]~q ;
wire \mylcd|line1[12][6]~feeder_combout ;
wire \mylcd|line1[12][6]~q ;
wire \mylcd|line2~121_combout ;
wire \mylcd|line2[14][6]~q ;
wire \mylcd|line1[14][6]~q ;
wire \mylcd|line2~125_combout ;
wire \mylcd|line2[10][6]~q ;
wire \mylcd|line1[10][6]~q ;
wire \mylcd|line2~123_combout ;
wire \mylcd|line2[8][6]~q ;
wire \mylcd|line1[8][6]~q ;
wire \mylcd|curbuf[6]~133_combout ;
wire \mylcd|curbuf[6]~134_combout ;
wire \mylcd|curbuf[6]~142_combout ;
wire \mylcd|curbuf[6]~150_combout ;
wire \mylcd|curbuf[6]~151_combout ;
wire \mylcd|curbuf[6]~143_combout ;
wire \mylcd|curbuf[6]~144_combout ;
wire \mylcd|curbuf[6]~145_combout ;
wire \mylcd|curbuf[6]~146_combout ;
wire \mylcd|curbuf[6]~147_combout ;
wire \mylcd|curbuf[6]~148_combout ;
wire \mylcd|curbuf[6]~149_combout ;
wire \mylcd|curbuf[6]~152_combout ;
wire \mylcd|curbuf[6]~153_combout ;
wire \mylcd|curbuf[6]~155_combout ;
wire \mylcd|lcd_en~0_combout ;
wire \mylcd|lcd_en~q ;
wire \mylcd|lcd_rs~q ;
wire \hex1|seven_seg_display[0]~10_combout ;
wire \hex1|seven_seg_display[1]~4_combout ;
wire \hex1|seven_seg_display[2]~5_combout ;
wire \hex1|seven_seg_display[3]~9_combout ;
wire \hex1|seven_seg_display[4]~6_combout ;
wire \hex1|seven_seg_display[5]~7_combout ;
wire \hex1|seven_seg_display[6]~8_combout ;
wire \hex2|seven_seg_display[0]~9_combout ;
wire \hex2|seven_seg_display[1]~4_combout ;
wire \hex2|seven_seg_display[2]~5_combout ;
wire \hex2|seven_seg_display[3]~10_combout ;
wire \hex2|seven_seg_display[4]~6_combout ;
wire \hex2|seven_seg_display[5]~7_combout ;
wire \hex2|seven_seg_display[6]~8_combout ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~feeder_combout ;
wire \r0|oRESET~q ;
wire \p1|altpll_component|pll~FBOUT ;
wire \p1|altpll_component|_clk2 ;
wire \p1|altpll_component|_clk2~clkctrl_outclk ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|oVS~feeder_combout ;
wire \vga_ins|oVS~q ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|oBLANK_n~feeder_combout ;
wire \vga_ins|oBLANK_n~q ;
wire \vga_ins|ADDR[0]~19_combout ;
wire \vga_ins|always0~0_combout ;
wire \vga_ins|ADDR[0]~20 ;
wire \vga_ins|ADDR[1]~21_combout ;
wire \vga_ins|ADDR[1]~22 ;
wire \vga_ins|ADDR[2]~23_combout ;
wire \vga_ins|ADDR[2]~24 ;
wire \vga_ins|ADDR[3]~25_combout ;
wire \vga_ins|ADDR[3]~26 ;
wire \vga_ins|ADDR[4]~27_combout ;
wire \vga_ins|ADDR[4]~28 ;
wire \vga_ins|ADDR[5]~29_combout ;
wire \vga_ins|ADDR[5]~30 ;
wire \vga_ins|ADDR[6]~31_combout ;
wire \vga_ins|ADDR[6]~32 ;
wire \vga_ins|ADDR[7]~33_combout ;
wire \vga_ins|ADDR[7]~34 ;
wire \vga_ins|ADDR[8]~35_combout ;
wire \vga_ins|ADDR[8]~36 ;
wire \vga_ins|ADDR[9]~37_combout ;
wire \vga_ins|ADDR[9]~38 ;
wire \vga_ins|ADDR[10]~39_combout ;
wire \vga_ins|ADDR[10]~40 ;
wire \vga_ins|ADDR[11]~41_combout ;
wire \vga_ins|ADDR[11]~42 ;
wire \vga_ins|ADDR[12]~43_combout ;
wire \vga_ins|ADDR[12]~44 ;
wire \vga_ins|ADDR[13]~45_combout ;
wire \vga_ins|ADDR[13]~46 ;
wire \vga_ins|ADDR[14]~47_combout ;
wire \vga_ins|ADDR[14]~48 ;
wire \vga_ins|ADDR[15]~49_combout ;
wire \vga_ins|ADDR[15]~50 ;
wire \vga_ins|ADDR[16]~51_combout ;
wire \vga_ins|ADDR[16]~52 ;
wire \vga_ins|ADDR[17]~53_combout ;
wire \vga_ins|ADDR[17]~54 ;
wire \vga_ins|ADDR[18]~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~115_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~134_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~153_combout ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w ;
wire [7:0] \mylcd|lcd_data ;
wire [18:0] \vga_ins|ADDR ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w ;
wire [7:0] \myps2|last_data_received ;
wire [23:0] \vga_ins|bgr_data ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w ;
wire [5:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [17:0] \mylcd|delay ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w ;
wire [31:0] \mylcd|state2 ;
wire [19:0] \r0|Cont ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w ;
wire [5:0] \mylcd|index ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w ;
wire [31:0] \mylcd|state1 ;
wire [7:0] \myps2|PS2|PS2_Data_In|received_data ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w ;
wire [3:0] \mylcd|ptr ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w ;
wire [4:0] \mylcd|count ;
wire [7:0] \myps2|PS2|PS2_Data_In|data_shift_reg ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w ;
wire [3:0] \myps2|PS2|PS2_Data_In|data_count ;

wire [4:0] \p1|altpll_component|pll_CLK_bus ;
wire [35:0] \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;

assign \p1|altpll_component|_clk0  = \p1|altpll_component|pll_CLK_bus [0];
assign \p1|altpll_component|_clk1  = \p1|altpll_component|pll_CLK_bus [1];
assign \p1|altpll_component|_clk2  = \p1|altpll_component|pll_CLK_bus [2];
assign \p1|altpll_component|pll~CLK3  = \p1|altpll_component|pll_CLK_bus [3];
assign \p1|altpll_component|pll~CLK4  = \p1|altpll_component|pll_CLK_bus [4];

assign \vga_ins|bgr_data [0] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|bgr_data [1] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|bgr_data [2] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|bgr_data [3] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|bgr_data [4] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|bgr_data [5] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|bgr_data [6] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|bgr_data [7] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|bgr_data [8] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|bgr_data [9] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|bgr_data [10] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|bgr_data [11] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|bgr_data [12] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|bgr_data [13] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|bgr_data [14] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|bgr_data [15] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|bgr_data [16] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|bgr_data [17] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|bgr_data [18] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|bgr_data [19] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|bgr_data [20] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|bgr_data [21] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|bgr_data [22] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|bgr_data [23] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \debug_data_in[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[0]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[0]~output .bus_hold = "false";
defparam \debug_data_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \debug_data_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[1]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[1]~output .bus_hold = "false";
defparam \debug_data_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \debug_data_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[2]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[2]~output .bus_hold = "false";
defparam \debug_data_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \debug_data_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[3]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[3]~output .bus_hold = "false";
defparam \debug_data_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \debug_data_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[4]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[4]~output .bus_hold = "false";
defparam \debug_data_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \debug_data_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[5]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[5]~output .bus_hold = "false";
defparam \debug_data_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \debug_data_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[6]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[6]~output .bus_hold = "false";
defparam \debug_data_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \debug_data_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[7]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[7]~output .bus_hold = "false";
defparam \debug_data_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \debug_data_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[8]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[8]~output .bus_hold = "false";
defparam \debug_data_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \debug_data_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[9]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[9]~output .bus_hold = "false";
defparam \debug_data_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \debug_data_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[10]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[10]~output .bus_hold = "false";
defparam \debug_data_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \debug_data_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[11]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[11]~output .bus_hold = "false";
defparam \debug_data_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \debug_data_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[12]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[12]~output .bus_hold = "false";
defparam \debug_data_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \debug_data_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[13]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[13]~output .bus_hold = "false";
defparam \debug_data_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \debug_data_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[14]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[14]~output .bus_hold = "false";
defparam \debug_data_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \debug_data_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[15]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[15]~output .bus_hold = "false";
defparam \debug_data_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \debug_data_in[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[16]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[16]~output .bus_hold = "false";
defparam \debug_data_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \debug_data_in[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[17]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[17]~output .bus_hold = "false";
defparam \debug_data_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \debug_data_in[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[18]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[18]~output .bus_hold = "false";
defparam \debug_data_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \debug_data_in[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[19]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[19]~output .bus_hold = "false";
defparam \debug_data_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \debug_data_in[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[20]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[20]~output .bus_hold = "false";
defparam \debug_data_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \debug_data_in[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[21]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[21]~output .bus_hold = "false";
defparam \debug_data_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \debug_data_in[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[22]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[22]~output .bus_hold = "false";
defparam \debug_data_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \debug_data_in[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[23]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[23]~output .bus_hold = "false";
defparam \debug_data_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \debug_data_in[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[24]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[24]~output .bus_hold = "false";
defparam \debug_data_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \debug_data_in[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[25]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[25]~output .bus_hold = "false";
defparam \debug_data_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \debug_data_in[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[26]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[26]~output .bus_hold = "false";
defparam \debug_data_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \debug_data_in[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[27]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[27]~output .bus_hold = "false";
defparam \debug_data_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \debug_data_in[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[28]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[28]~output .bus_hold = "false";
defparam \debug_data_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \debug_data_in[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[29]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[29]~output .bus_hold = "false";
defparam \debug_data_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \debug_data_in[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[30]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[30]~output .bus_hold = "false";
defparam \debug_data_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \debug_data_in[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[31]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[31]~output .bus_hold = "false";
defparam \debug_data_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \debug_addr[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[0]),
	.obar());
// synopsys translate_off
defparam \debug_addr[0]~output .bus_hold = "false";
defparam \debug_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \debug_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[1]),
	.obar());
// synopsys translate_off
defparam \debug_addr[1]~output .bus_hold = "false";
defparam \debug_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \debug_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[2]),
	.obar());
// synopsys translate_off
defparam \debug_addr[2]~output .bus_hold = "false";
defparam \debug_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \debug_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[3]),
	.obar());
// synopsys translate_off
defparam \debug_addr[3]~output .bus_hold = "false";
defparam \debug_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \debug_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[4]),
	.obar());
// synopsys translate_off
defparam \debug_addr[4]~output .bus_hold = "false";
defparam \debug_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \debug_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[5]),
	.obar());
// synopsys translate_off
defparam \debug_addr[5]~output .bus_hold = "false";
defparam \debug_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \debug_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[6]),
	.obar());
// synopsys translate_off
defparam \debug_addr[6]~output .bus_hold = "false";
defparam \debug_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \debug_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[7]),
	.obar());
// synopsys translate_off
defparam \debug_addr[7]~output .bus_hold = "false";
defparam \debug_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \debug_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[8]),
	.obar());
// synopsys translate_off
defparam \debug_addr[8]~output .bus_hold = "false";
defparam \debug_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \debug_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[9]),
	.obar());
// synopsys translate_off
defparam \debug_addr[9]~output .bus_hold = "false";
defparam \debug_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \debug_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[10]),
	.obar());
// synopsys translate_off
defparam \debug_addr[10]~output .bus_hold = "false";
defparam \debug_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \debug_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[11]),
	.obar());
// synopsys translate_off
defparam \debug_addr[11]~output .bus_hold = "false";
defparam \debug_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\mylcd|lcd_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[0]),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\mylcd|lcd_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[1]),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\mylcd|lcd_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[2]),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\mylcd|lcd_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[3]),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\mylcd|lcd_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[4]),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\mylcd|lcd_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[5]),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\mylcd|lcd_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[6]),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\mylcd|lcd_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[7]),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rw),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(\mylcd|lcd_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_en),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(\mylcd|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rs),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_on),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blon),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \seg1[0]~output (
	.i(\hex1|seven_seg_display[0]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \seg1[1]~output (
	.i(\hex1|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \seg1[2]~output (
	.i(\hex1|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \seg1[3]~output (
	.i(\hex1|seven_seg_display[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \seg1[4]~output (
	.i(\hex1|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \seg1[5]~output (
	.i(\hex1|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \seg1[6]~output (
	.i(!\hex1|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \seg2[0]~output (
	.i(\hex2|seven_seg_display[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \seg2[1]~output (
	.i(\hex2|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \seg2[2]~output (
	.i(\hex2|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \seg2[3]~output (
	.i(\hex2|seven_seg_display[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \seg2[4]~output (
	.i(\hex2|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \seg2[5]~output (
	.i(\hex2|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \seg2[6]~output (
	.i(!\hex2|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \seg3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \seg3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \seg3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \seg3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \seg3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \seg3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \seg3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \seg4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[0]),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \seg4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[1]),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \seg4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[2]),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \seg4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[3]),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \seg4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[4]),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \seg4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[5]),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \seg4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[6]),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \seg5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[0]),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \seg5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[1]),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \seg5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[2]),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \seg5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[3]),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \seg5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[4]),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \seg5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[5]),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \seg5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[6]),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \seg6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[0]),
	.obar());
// synopsys translate_off
defparam \seg6[0]~output .bus_hold = "false";
defparam \seg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \seg6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[1]),
	.obar());
// synopsys translate_off
defparam \seg6[1]~output .bus_hold = "false";
defparam \seg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \seg6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[2]),
	.obar());
// synopsys translate_off
defparam \seg6[2]~output .bus_hold = "false";
defparam \seg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \seg6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[3]),
	.obar());
// synopsys translate_off
defparam \seg6[3]~output .bus_hold = "false";
defparam \seg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \seg6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[4]),
	.obar());
// synopsys translate_off
defparam \seg6[4]~output .bus_hold = "false";
defparam \seg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \seg6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[5]),
	.obar());
// synopsys translate_off
defparam \seg6[5]~output .bus_hold = "false";
defparam \seg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \seg6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[6]),
	.obar());
// synopsys translate_off
defparam \seg6[6]~output .bus_hold = "false";
defparam \seg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \seg7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[0]),
	.obar());
// synopsys translate_off
defparam \seg7[0]~output .bus_hold = "false";
defparam \seg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \seg7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[1]),
	.obar());
// synopsys translate_off
defparam \seg7[1]~output .bus_hold = "false";
defparam \seg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \seg7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[2]),
	.obar());
// synopsys translate_off
defparam \seg7[2]~output .bus_hold = "false";
defparam \seg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \seg7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[3]),
	.obar());
// synopsys translate_off
defparam \seg7[3]~output .bus_hold = "false";
defparam \seg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \seg7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[4]),
	.obar());
// synopsys translate_off
defparam \seg7[4]~output .bus_hold = "false";
defparam \seg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \seg7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[5]),
	.obar());
// synopsys translate_off
defparam \seg7[5]~output .bus_hold = "false";
defparam \seg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \seg7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[6]),
	.obar());
// synopsys translate_off
defparam \seg7[6]~output .bus_hold = "false";
defparam \seg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \seg8[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[0]),
	.obar());
// synopsys translate_off
defparam \seg8[0]~output .bus_hold = "false";
defparam \seg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \seg8[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[1]),
	.obar());
// synopsys translate_off
defparam \seg8[1]~output .bus_hold = "false";
defparam \seg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \seg8[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[2]),
	.obar());
// synopsys translate_off
defparam \seg8[2]~output .bus_hold = "false";
defparam \seg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \seg8[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[3]),
	.obar());
// synopsys translate_off
defparam \seg8[3]~output .bus_hold = "false";
defparam \seg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \seg8[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[4]),
	.obar());
// synopsys translate_off
defparam \seg8[4]~output .bus_hold = "false";
defparam \seg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \seg8[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[5]),
	.obar());
// synopsys translate_off
defparam \seg8[5]~output .bus_hold = "false";
defparam \seg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \seg8[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[6]),
	.obar());
// synopsys translate_off
defparam \seg8[6]~output .bus_hold = "false";
defparam \seg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|bgr_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|bgr_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|bgr_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|bgr_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|bgr_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|bgr_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|bgr_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|bgr_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|bgr_data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|bgr_data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|bgr_data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|bgr_data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|bgr_data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_ins|bgr_data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|bgr_data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|bgr_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|bgr_data [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|bgr_data [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|bgr_data [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|bgr_data [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|bgr_data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_ins|bgr_data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_ins|bgr_data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|bgr_data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ps2_clock~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clock),
	.obar());
// synopsys translate_off
defparam \ps2_clock~output .bus_hold = "false";
defparam \ps2_clock~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \ps2_data~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data),
	.obar());
// synopsys translate_off
defparam \ps2_data~output .bus_hold = "false";
defparam \ps2_data~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \mylcd|delay[0]~18 (
// Equation(s):
// \mylcd|delay[0]~18_combout  = \mylcd|delay [0] $ (VCC)
// \mylcd|delay[0]~19  = CARRY(\mylcd|delay [0])

	.dataa(gnd),
	.datab(\mylcd|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|delay[0]~18_combout ),
	.cout(\mylcd|delay[0]~19 ));
// synopsys translate_off
defparam \mylcd|delay[0]~18 .lut_mask = 16'h33CC;
defparam \mylcd|delay[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \mylcd|Add4~6 (
// Equation(s):
// \mylcd|Add4~6_combout  = (\mylcd|index [3] & (!\mylcd|Add4~5 )) # (!\mylcd|index [3] & ((\mylcd|Add4~5 ) # (GND)))
// \mylcd|Add4~7  = CARRY((!\mylcd|Add4~5 ) # (!\mylcd|index [3]))

	.dataa(gnd),
	.datab(\mylcd|index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~5 ),
	.combout(\mylcd|Add4~6_combout ),
	.cout(\mylcd|Add4~7 ));
// synopsys translate_off
defparam \mylcd|Add4~6 .lut_mask = 16'h3C3F;
defparam \mylcd|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \mylcd|Add4~8 (
// Equation(s):
// \mylcd|Add4~8_combout  = (\mylcd|index [4] & (\mylcd|Add4~7  $ (GND))) # (!\mylcd|index [4] & (!\mylcd|Add4~7  & VCC))
// \mylcd|Add4~9  = CARRY((\mylcd|index [4] & !\mylcd|Add4~7 ))

	.dataa(gnd),
	.datab(\mylcd|index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~7 ),
	.combout(\mylcd|Add4~8_combout ),
	.cout(\mylcd|Add4~9 ));
// synopsys translate_off
defparam \mylcd|Add4~8 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \mylcd|index[4]~7 (
// Equation(s):
// \mylcd|index[4]~7_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~8_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [4]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~8_combout ),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[4]~7 .lut_mask = 16'h88F0;
defparam \mylcd|index[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \mylcd|index[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[4]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[4] .is_wysiwyg = "true";
defparam \mylcd|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \mylcd|Add4~10 (
// Equation(s):
// \mylcd|Add4~10_combout  = \mylcd|Add4~9  $ (\mylcd|index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(\mylcd|Add4~9 ),
	.combout(\mylcd|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add4~10 .lut_mask = 16'h0FF0;
defparam \mylcd|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \mylcd|index[5]~8 (
// Equation(s):
// \mylcd|index[5]~8_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~10_combout  & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [5]))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|Add4~10_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[5]~8 .lut_mask = 16'h4CF0;
defparam \mylcd|index[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N3
dffeas \mylcd|index[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[5]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[5] .is_wysiwyg = "true";
defparam \mylcd|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \mylcd|delay[17]~22 (
// Equation(s):
// \mylcd|delay[17]~22_combout  = (!\mylcd|state1 [0] & (\mylcd|state1 [1] & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout ))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|delay[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~22 .lut_mask = 16'h1030;
defparam \mylcd|delay[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N15
dffeas \mylcd|delay[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[0]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[0] .is_wysiwyg = "true";
defparam \mylcd|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \mylcd|delay[1]~20 (
// Equation(s):
// \mylcd|delay[1]~20_combout  = (\mylcd|delay [1] & (!\mylcd|delay[0]~19 )) # (!\mylcd|delay [1] & ((\mylcd|delay[0]~19 ) # (GND)))
// \mylcd|delay[1]~21  = CARRY((!\mylcd|delay[0]~19 ) # (!\mylcd|delay [1]))

	.dataa(gnd),
	.datab(\mylcd|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[0]~19 ),
	.combout(\mylcd|delay[1]~20_combout ),
	.cout(\mylcd|delay[1]~21 ));
// synopsys translate_off
defparam \mylcd|delay[1]~20 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N17
dffeas \mylcd|delay[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[1]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[1] .is_wysiwyg = "true";
defparam \mylcd|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \mylcd|delay[2]~23 (
// Equation(s):
// \mylcd|delay[2]~23_combout  = (\mylcd|delay [2] & (\mylcd|delay[1]~21  $ (GND))) # (!\mylcd|delay [2] & (!\mylcd|delay[1]~21  & VCC))
// \mylcd|delay[2]~24  = CARRY((\mylcd|delay [2] & !\mylcd|delay[1]~21 ))

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[1]~21 ),
	.combout(\mylcd|delay[2]~23_combout ),
	.cout(\mylcd|delay[2]~24 ));
// synopsys translate_off
defparam \mylcd|delay[2]~23 .lut_mask = 16'hC30C;
defparam \mylcd|delay[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N19
dffeas \mylcd|delay[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[2]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[2] .is_wysiwyg = "true";
defparam \mylcd|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \mylcd|delay[3]~25 (
// Equation(s):
// \mylcd|delay[3]~25_combout  = (\mylcd|delay [3] & (!\mylcd|delay[2]~24 )) # (!\mylcd|delay [3] & ((\mylcd|delay[2]~24 ) # (GND)))
// \mylcd|delay[3]~26  = CARRY((!\mylcd|delay[2]~24 ) # (!\mylcd|delay [3]))

	.dataa(gnd),
	.datab(\mylcd|delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[2]~24 ),
	.combout(\mylcd|delay[3]~25_combout ),
	.cout(\mylcd|delay[3]~26 ));
// synopsys translate_off
defparam \mylcd|delay[3]~25 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N21
dffeas \mylcd|delay[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[3]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[3] .is_wysiwyg = "true";
defparam \mylcd|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \mylcd|delay[4]~27 (
// Equation(s):
// \mylcd|delay[4]~27_combout  = (\mylcd|delay [4] & (\mylcd|delay[3]~26  $ (GND))) # (!\mylcd|delay [4] & (!\mylcd|delay[3]~26  & VCC))
// \mylcd|delay[4]~28  = CARRY((\mylcd|delay [4] & !\mylcd|delay[3]~26 ))

	.dataa(\mylcd|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[3]~26 ),
	.combout(\mylcd|delay[4]~27_combout ),
	.cout(\mylcd|delay[4]~28 ));
// synopsys translate_off
defparam \mylcd|delay[4]~27 .lut_mask = 16'hA50A;
defparam \mylcd|delay[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N23
dffeas \mylcd|delay[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[4]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[4] .is_wysiwyg = "true";
defparam \mylcd|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \mylcd|delay[5]~29 (
// Equation(s):
// \mylcd|delay[5]~29_combout  = (\mylcd|delay [5] & (!\mylcd|delay[4]~28 )) # (!\mylcd|delay [5] & ((\mylcd|delay[4]~28 ) # (GND)))
// \mylcd|delay[5]~30  = CARRY((!\mylcd|delay[4]~28 ) # (!\mylcd|delay [5]))

	.dataa(gnd),
	.datab(\mylcd|delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[4]~28 ),
	.combout(\mylcd|delay[5]~29_combout ),
	.cout(\mylcd|delay[5]~30 ));
// synopsys translate_off
defparam \mylcd|delay[5]~29 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N25
dffeas \mylcd|delay[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[5]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[5] .is_wysiwyg = "true";
defparam \mylcd|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \mylcd|delay[6]~31 (
// Equation(s):
// \mylcd|delay[6]~31_combout  = (\mylcd|delay [6] & (\mylcd|delay[5]~30  $ (GND))) # (!\mylcd|delay [6] & (!\mylcd|delay[5]~30  & VCC))
// \mylcd|delay[6]~32  = CARRY((\mylcd|delay [6] & !\mylcd|delay[5]~30 ))

	.dataa(\mylcd|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[5]~30 ),
	.combout(\mylcd|delay[6]~31_combout ),
	.cout(\mylcd|delay[6]~32 ));
// synopsys translate_off
defparam \mylcd|delay[6]~31 .lut_mask = 16'hA50A;
defparam \mylcd|delay[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N27
dffeas \mylcd|delay[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[6]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[6] .is_wysiwyg = "true";
defparam \mylcd|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \mylcd|delay[7]~33 (
// Equation(s):
// \mylcd|delay[7]~33_combout  = (\mylcd|delay [7] & (!\mylcd|delay[6]~32 )) # (!\mylcd|delay [7] & ((\mylcd|delay[6]~32 ) # (GND)))
// \mylcd|delay[7]~34  = CARRY((!\mylcd|delay[6]~32 ) # (!\mylcd|delay [7]))

	.dataa(gnd),
	.datab(\mylcd|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[6]~32 ),
	.combout(\mylcd|delay[7]~33_combout ),
	.cout(\mylcd|delay[7]~34 ));
// synopsys translate_off
defparam \mylcd|delay[7]~33 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N29
dffeas \mylcd|delay[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[7]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[7] .is_wysiwyg = "true";
defparam \mylcd|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \mylcd|delay[8]~35 (
// Equation(s):
// \mylcd|delay[8]~35_combout  = (\mylcd|delay [8] & (\mylcd|delay[7]~34  $ (GND))) # (!\mylcd|delay [8] & (!\mylcd|delay[7]~34  & VCC))
// \mylcd|delay[8]~36  = CARRY((\mylcd|delay [8] & !\mylcd|delay[7]~34 ))

	.dataa(\mylcd|delay [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[7]~34 ),
	.combout(\mylcd|delay[8]~35_combout ),
	.cout(\mylcd|delay[8]~36 ));
// synopsys translate_off
defparam \mylcd|delay[8]~35 .lut_mask = 16'hA50A;
defparam \mylcd|delay[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y43_N31
dffeas \mylcd|delay[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[8]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[8] .is_wysiwyg = "true";
defparam \mylcd|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \mylcd|delay[9]~37 (
// Equation(s):
// \mylcd|delay[9]~37_combout  = (\mylcd|delay [9] & (!\mylcd|delay[8]~36 )) # (!\mylcd|delay [9] & ((\mylcd|delay[8]~36 ) # (GND)))
// \mylcd|delay[9]~38  = CARRY((!\mylcd|delay[8]~36 ) # (!\mylcd|delay [9]))

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[8]~36 ),
	.combout(\mylcd|delay[9]~37_combout ),
	.cout(\mylcd|delay[9]~38 ));
// synopsys translate_off
defparam \mylcd|delay[9]~37 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \mylcd|delay[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[9]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[9] .is_wysiwyg = "true";
defparam \mylcd|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \mylcd|delay[10]~39 (
// Equation(s):
// \mylcd|delay[10]~39_combout  = (\mylcd|delay [10] & (\mylcd|delay[9]~38  $ (GND))) # (!\mylcd|delay [10] & (!\mylcd|delay[9]~38  & VCC))
// \mylcd|delay[10]~40  = CARRY((\mylcd|delay [10] & !\mylcd|delay[9]~38 ))

	.dataa(gnd),
	.datab(\mylcd|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[9]~38 ),
	.combout(\mylcd|delay[10]~39_combout ),
	.cout(\mylcd|delay[10]~40 ));
// synopsys translate_off
defparam \mylcd|delay[10]~39 .lut_mask = 16'hC30C;
defparam \mylcd|delay[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \mylcd|delay[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[10]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[10] .is_wysiwyg = "true";
defparam \mylcd|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \mylcd|delay[11]~41 (
// Equation(s):
// \mylcd|delay[11]~41_combout  = (\mylcd|delay [11] & (!\mylcd|delay[10]~40 )) # (!\mylcd|delay [11] & ((\mylcd|delay[10]~40 ) # (GND)))
// \mylcd|delay[11]~42  = CARRY((!\mylcd|delay[10]~40 ) # (!\mylcd|delay [11]))

	.dataa(gnd),
	.datab(\mylcd|delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[10]~40 ),
	.combout(\mylcd|delay[11]~41_combout ),
	.cout(\mylcd|delay[11]~42 ));
// synopsys translate_off
defparam \mylcd|delay[11]~41 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \mylcd|delay[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[11]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[11] .is_wysiwyg = "true";
defparam \mylcd|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \mylcd|delay[12]~43 (
// Equation(s):
// \mylcd|delay[12]~43_combout  = (\mylcd|delay [12] & (\mylcd|delay[11]~42  $ (GND))) # (!\mylcd|delay [12] & (!\mylcd|delay[11]~42  & VCC))
// \mylcd|delay[12]~44  = CARRY((\mylcd|delay [12] & !\mylcd|delay[11]~42 ))

	.dataa(\mylcd|delay [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[11]~42 ),
	.combout(\mylcd|delay[12]~43_combout ),
	.cout(\mylcd|delay[12]~44 ));
// synopsys translate_off
defparam \mylcd|delay[12]~43 .lut_mask = 16'hA50A;
defparam \mylcd|delay[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \mylcd|delay[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[12]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[12] .is_wysiwyg = "true";
defparam \mylcd|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \mylcd|LessThan4~2 (
// Equation(s):
// \mylcd|LessThan4~2_combout  = (((!\mylcd|delay [10]) # (!\mylcd|delay [11])) # (!\mylcd|delay [9])) # (!\mylcd|delay [12])

	.dataa(\mylcd|delay [12]),
	.datab(\mylcd|delay [9]),
	.datac(\mylcd|delay [11]),
	.datad(\mylcd|delay [10]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~2 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \mylcd|delay[13]~45 (
// Equation(s):
// \mylcd|delay[13]~45_combout  = (\mylcd|delay [13] & (!\mylcd|delay[12]~44 )) # (!\mylcd|delay [13] & ((\mylcd|delay[12]~44 ) # (GND)))
// \mylcd|delay[13]~46  = CARRY((!\mylcd|delay[12]~44 ) # (!\mylcd|delay [13]))

	.dataa(gnd),
	.datab(\mylcd|delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[12]~44 ),
	.combout(\mylcd|delay[13]~45_combout ),
	.cout(\mylcd|delay[13]~46 ));
// synopsys translate_off
defparam \mylcd|delay[13]~45 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \mylcd|delay[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[13]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[13] .is_wysiwyg = "true";
defparam \mylcd|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \mylcd|delay[14]~47 (
// Equation(s):
// \mylcd|delay[14]~47_combout  = (\mylcd|delay [14] & (\mylcd|delay[13]~46  $ (GND))) # (!\mylcd|delay [14] & (!\mylcd|delay[13]~46  & VCC))
// \mylcd|delay[14]~48  = CARRY((\mylcd|delay [14] & !\mylcd|delay[13]~46 ))

	.dataa(\mylcd|delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[13]~46 ),
	.combout(\mylcd|delay[14]~47_combout ),
	.cout(\mylcd|delay[14]~48 ));
// synopsys translate_off
defparam \mylcd|delay[14]~47 .lut_mask = 16'hA50A;
defparam \mylcd|delay[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \mylcd|delay[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[14]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[14] .is_wysiwyg = "true";
defparam \mylcd|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \mylcd|delay[15]~49 (
// Equation(s):
// \mylcd|delay[15]~49_combout  = (\mylcd|delay [15] & (!\mylcd|delay[14]~48 )) # (!\mylcd|delay [15] & ((\mylcd|delay[14]~48 ) # (GND)))
// \mylcd|delay[15]~50  = CARRY((!\mylcd|delay[14]~48 ) # (!\mylcd|delay [15]))

	.dataa(\mylcd|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[14]~48 ),
	.combout(\mylcd|delay[15]~49_combout ),
	.cout(\mylcd|delay[15]~50 ));
// synopsys translate_off
defparam \mylcd|delay[15]~49 .lut_mask = 16'h5A5F;
defparam \mylcd|delay[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \mylcd|delay[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[15]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[15] .is_wysiwyg = "true";
defparam \mylcd|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \mylcd|delay[16]~51 (
// Equation(s):
// \mylcd|delay[16]~51_combout  = (\mylcd|delay [16] & (\mylcd|delay[15]~50  $ (GND))) # (!\mylcd|delay [16] & (!\mylcd|delay[15]~50  & VCC))
// \mylcd|delay[16]~52  = CARRY((\mylcd|delay [16] & !\mylcd|delay[15]~50 ))

	.dataa(gnd),
	.datab(\mylcd|delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[15]~50 ),
	.combout(\mylcd|delay[16]~51_combout ),
	.cout(\mylcd|delay[16]~52 ));
// synopsys translate_off
defparam \mylcd|delay[16]~51 .lut_mask = 16'hC30C;
defparam \mylcd|delay[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \mylcd|delay[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[16]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[16] .is_wysiwyg = "true";
defparam \mylcd|delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \mylcd|LessThan4~3 (
// Equation(s):
// \mylcd|LessThan4~3_combout  = (!\mylcd|delay [15]) # (!\mylcd|delay [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|delay [16]),
	.datad(\mylcd|delay [15]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~3 .lut_mask = 16'h0FFF;
defparam \mylcd|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \mylcd|LessThan4~4 (
// Equation(s):
// \mylcd|LessThan4~4_combout  = (\mylcd|LessThan4~2_combout ) # ((\mylcd|LessThan4~3_combout ) # ((!\mylcd|delay [14]) # (!\mylcd|delay [13])))

	.dataa(\mylcd|LessThan4~2_combout ),
	.datab(\mylcd|LessThan4~3_combout ),
	.datac(\mylcd|delay [13]),
	.datad(\mylcd|delay [14]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~4 .lut_mask = 16'hEFFF;
defparam \mylcd|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \mylcd|LessThan4~0 (
// Equation(s):
// \mylcd|LessThan4~0_combout  = (((!\mylcd|delay [1]) # (!\mylcd|delay [4])) # (!\mylcd|delay [2])) # (!\mylcd|delay [3])

	.dataa(\mylcd|delay [3]),
	.datab(\mylcd|delay [2]),
	.datac(\mylcd|delay [4]),
	.datad(\mylcd|delay [1]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~0 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \mylcd|LessThan4~1 (
// Equation(s):
// \mylcd|LessThan4~1_combout  = (((!\mylcd|delay [7]) # (!\mylcd|delay [6])) # (!\mylcd|delay [5])) # (!\mylcd|delay [8])

	.dataa(\mylcd|delay [8]),
	.datab(\mylcd|delay [5]),
	.datac(\mylcd|delay [6]),
	.datad(\mylcd|delay [7]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \mylcd|delay[17]~53 (
// Equation(s):
// \mylcd|delay[17]~53_combout  = \mylcd|delay[16]~52  $ (\mylcd|delay [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|delay [17]),
	.cin(\mylcd|delay[16]~52 ),
	.combout(\mylcd|delay[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~53 .lut_mask = 16'h0FF0;
defparam \mylcd|delay[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \mylcd|delay[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[17]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[17] .is_wysiwyg = "true";
defparam \mylcd|delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \mylcd|LessThan4~5 (
// Equation(s):
// \mylcd|LessThan4~5_combout  = (!\mylcd|LessThan4~4_combout  & (!\mylcd|LessThan4~0_combout  & (!\mylcd|LessThan4~1_combout  & \mylcd|delay [17])))

	.dataa(\mylcd|LessThan4~4_combout ),
	.datab(\mylcd|LessThan4~0_combout ),
	.datac(\mylcd|LessThan4~1_combout ),
	.datad(\mylcd|delay [17]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~5 .lut_mask = 16'h0100;
defparam \mylcd|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \mylcd|Selector32~0 (
// Equation(s):
// \mylcd|Selector32~0_combout  = (\mylcd|state1 [1] & (((!\mylcd|state1 [0] & \mylcd|LessThan4~5_combout )))) # (!\mylcd|state1 [1] & (((!\mylcd|state1 [0])) # (!\mylcd|cdone~q )))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|cdone~q ),
	.datac(\mylcd|state1 [0]),
	.datad(\mylcd|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector32~0 .lut_mask = 16'h1F15;
defparam \mylcd|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \mylcd|state1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[0] .is_wysiwyg = "true";
defparam \mylcd|state1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \mylcd|Selector0~0 (
// Equation(s):
// \mylcd|Selector0~0_combout  = (\mylcd|state1 [1] & (((\mylcd|cstart~q )))) # (!\mylcd|state1 [1] & (((!\mylcd|cdone~q  & \mylcd|cstart~q )) # (!\mylcd|state1 [0])))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|cdone~q ),
	.datac(\mylcd|cstart~q ),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector0~0 .lut_mask = 16'hB0F5;
defparam \mylcd|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \mylcd|cstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cstart .is_wysiwyg = "true";
defparam \mylcd|cstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \mylcd|prestart~feeder (
// Equation(s):
// \mylcd|prestart~feeder_combout  = \mylcd|cstart~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|prestart~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|prestart~feeder .lut_mask = 16'hFF00;
defparam \mylcd|prestart~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \mylcd|prestart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|prestart~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|prestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|prestart .is_wysiwyg = "true";
defparam \mylcd|prestart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \mylcd|mstart~1 (
// Equation(s):
// \mylcd|mstart~1_combout  = (!\mylcd|mstart~0_combout  & ((\mylcd|mstart~q ) # ((!\mylcd|prestart~q  & \mylcd|cstart~q ))))

	.dataa(\mylcd|mstart~0_combout ),
	.datab(\mylcd|prestart~q ),
	.datac(\mylcd|mstart~q ),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~1 .lut_mask = 16'h5150;
defparam \mylcd|mstart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N7
dffeas \mylcd|mstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|mstart~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|mstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|mstart .is_wysiwyg = "true";
defparam \mylcd|mstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneive_lcell_comb \mylcd|state2[1]~0 (
// Equation(s):
// \mylcd|state2[1]~0_combout  = \mylcd|state2 [1] $ (((\mylcd|mstart~q  & \mylcd|state2 [0])))

	.dataa(\mylcd|mstart~q ),
	.datab(gnd),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|state2 [0]),
	.cin(gnd),
	.combout(\mylcd|state2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2[1]~0 .lut_mask = 16'h5AF0;
defparam \mylcd|state2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N13
dffeas \mylcd|state2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|state2[1]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[1] .is_wysiwyg = "true";
defparam \mylcd|state2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneive_lcell_comb \mylcd|Add5~10 (
// Equation(s):
// \mylcd|Add5~10_combout  = (!\mylcd|count [4] & (!\mylcd|state2 [0] & \mylcd|state2 [1]))

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2 [0]),
	.datac(gnd),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~10 .lut_mask = 16'h1100;
defparam \mylcd|Add5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \mylcd|Selector38~0 (
// Equation(s):
// \mylcd|Selector38~0_combout  = ((\mylcd|count [4] & !\mylcd|state2 [0])) # (!\mylcd|state2 [1])

	.dataa(\mylcd|count [4]),
	.datab(\mylcd|state2 [0]),
	.datac(gnd),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~0 .lut_mask = 16'h22FF;
defparam \mylcd|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneive_lcell_comb \mylcd|Add5~0 (
// Equation(s):
// \mylcd|Add5~0_combout  = \mylcd|count [0] $ (VCC)
// \mylcd|Add5~1  = CARRY(\mylcd|count [0])

	.dataa(gnd),
	.datab(\mylcd|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add5~0_combout ),
	.cout(\mylcd|Add5~1 ));
// synopsys translate_off
defparam \mylcd|Add5~0 .lut_mask = 16'h33CC;
defparam \mylcd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneive_lcell_comb \mylcd|Selector40~0 (
// Equation(s):
// \mylcd|Selector40~0_combout  = (\mylcd|Add5~0_combout  & ((\mylcd|Add5~10_combout ) # ((\mylcd|count [0] & \mylcd|Selector38~0_combout )))) # (!\mylcd|Add5~0_combout  & (((\mylcd|count [0] & \mylcd|Selector38~0_combout ))))

	.dataa(\mylcd|Add5~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [0]),
	.datad(\mylcd|Selector38~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector40~0 .lut_mask = 16'hF888;
defparam \mylcd|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N17
dffeas \mylcd|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[0] .is_wysiwyg = "true";
defparam \mylcd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneive_lcell_comb \mylcd|Add5~2 (
// Equation(s):
// \mylcd|Add5~2_combout  = (\mylcd|count [1] & (!\mylcd|Add5~1 )) # (!\mylcd|count [1] & ((\mylcd|Add5~1 ) # (GND)))
// \mylcd|Add5~3  = CARRY((!\mylcd|Add5~1 ) # (!\mylcd|count [1]))

	.dataa(gnd),
	.datab(\mylcd|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~1 ),
	.combout(\mylcd|Add5~2_combout ),
	.cout(\mylcd|Add5~3 ));
// synopsys translate_off
defparam \mylcd|Add5~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneive_lcell_comb \mylcd|Selector39~0 (
// Equation(s):
// \mylcd|Selector39~0_combout  = (\mylcd|Add5~10_combout  & ((\mylcd|Add5~2_combout ) # ((\mylcd|Selector38~0_combout  & \mylcd|count [1])))) # (!\mylcd|Add5~10_combout  & (\mylcd|Selector38~0_combout  & (\mylcd|count [1])))

	.dataa(\mylcd|Add5~10_combout ),
	.datab(\mylcd|Selector38~0_combout ),
	.datac(\mylcd|count [1]),
	.datad(\mylcd|Add5~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector39~0 .lut_mask = 16'hEAC0;
defparam \mylcd|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N15
dffeas \mylcd|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[1] .is_wysiwyg = "true";
defparam \mylcd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneive_lcell_comb \mylcd|Add5~4 (
// Equation(s):
// \mylcd|Add5~4_combout  = (\mylcd|count [2] & (\mylcd|Add5~3  $ (GND))) # (!\mylcd|count [2] & (!\mylcd|Add5~3  & VCC))
// \mylcd|Add5~5  = CARRY((\mylcd|count [2] & !\mylcd|Add5~3 ))

	.dataa(gnd),
	.datab(\mylcd|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~3 ),
	.combout(\mylcd|Add5~4_combout ),
	.cout(\mylcd|Add5~5 ));
// synopsys translate_off
defparam \mylcd|Add5~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneive_lcell_comb \mylcd|Selector38~1 (
// Equation(s):
// \mylcd|Selector38~1_combout  = (\mylcd|Add5~4_combout  & ((\mylcd|Add5~10_combout ) # ((\mylcd|count [2] & \mylcd|Selector38~0_combout )))) # (!\mylcd|Add5~4_combout  & (((\mylcd|count [2] & \mylcd|Selector38~0_combout ))))

	.dataa(\mylcd|Add5~4_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [2]),
	.datad(\mylcd|Selector38~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~1 .lut_mask = 16'hF888;
defparam \mylcd|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N5
dffeas \mylcd|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[2] .is_wysiwyg = "true";
defparam \mylcd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \mylcd|Add5~6 (
// Equation(s):
// \mylcd|Add5~6_combout  = (\mylcd|count [3] & (!\mylcd|Add5~5 )) # (!\mylcd|count [3] & ((\mylcd|Add5~5 ) # (GND)))
// \mylcd|Add5~7  = CARRY((!\mylcd|Add5~5 ) # (!\mylcd|count [3]))

	.dataa(\mylcd|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~5 ),
	.combout(\mylcd|Add5~6_combout ),
	.cout(\mylcd|Add5~7 ));
// synopsys translate_off
defparam \mylcd|Add5~6 .lut_mask = 16'h5A5F;
defparam \mylcd|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneive_lcell_comb \mylcd|Selector37~0 (
// Equation(s):
// \mylcd|Selector37~0_combout  = (\mylcd|Add5~10_combout  & ((\mylcd|Add5~6_combout ) # ((\mylcd|Selector38~0_combout  & \mylcd|count [3])))) # (!\mylcd|Add5~10_combout  & (\mylcd|Selector38~0_combout  & (\mylcd|count [3])))

	.dataa(\mylcd|Add5~10_combout ),
	.datab(\mylcd|Selector38~0_combout ),
	.datac(\mylcd|count [3]),
	.datad(\mylcd|Add5~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector37~0 .lut_mask = 16'hEAC0;
defparam \mylcd|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N11
dffeas \mylcd|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[3] .is_wysiwyg = "true";
defparam \mylcd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneive_lcell_comb \mylcd|Add5~8 (
// Equation(s):
// \mylcd|Add5~8_combout  = \mylcd|Add5~7  $ (!\mylcd|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|count [4]),
	.cin(\mylcd|Add5~7 ),
	.combout(\mylcd|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~8 .lut_mask = 16'hF00F;
defparam \mylcd|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \mylcd|Selector36~0 (
// Equation(s):
// \mylcd|Selector36~0_combout  = (\mylcd|state2 [1] & (!\mylcd|state2 [0] & ((\mylcd|Add5~8_combout ) # (\mylcd|count [4])))) # (!\mylcd|state2 [1] & (((\mylcd|count [4]))))

	.dataa(\mylcd|Add5~8_combout ),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|count [4]),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector36~0 .lut_mask = 16'h32F0;
defparam \mylcd|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N7
dffeas \mylcd|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[4] .is_wysiwyg = "true";
defparam \mylcd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \mylcd|Selector34~0 (
// Equation(s):
// \mylcd|Selector34~0_combout  = (!\mylcd|state2 [0] & ((\mylcd|count [4]) # (!\mylcd|state2 [1])))

	.dataa(\mylcd|count [4]),
	.datab(gnd),
	.datac(\mylcd|state2 [0]),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector34~0 .lut_mask = 16'h0A0F;
defparam \mylcd|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N19
dffeas \mylcd|state2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[0] .is_wysiwyg = "true";
defparam \mylcd|state2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneive_lcell_comb \mylcd|mstart~0 (
// Equation(s):
// \mylcd|mstart~0_combout  = (\mylcd|mstart~q  & (\mylcd|state2 [0] & \mylcd|state2 [1]))

	.dataa(\mylcd|mstart~q ),
	.datab(\mylcd|state2 [0]),
	.datac(gnd),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|mstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~0 .lut_mask = 16'h8800;
defparam \mylcd|mstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \mylcd|cdone~0 (
// Equation(s):
// \mylcd|cdone~0_combout  = (\mylcd|mstart~0_combout ) # ((\mylcd|cdone~q  & ((\mylcd|prestart~q ) # (!\mylcd|cstart~q ))))

	.dataa(\mylcd|mstart~0_combout ),
	.datab(\mylcd|prestart~q ),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|cdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|cdone~0 .lut_mask = 16'hEAFA;
defparam \mylcd|cdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \mylcd|cdone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|cdone~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cdone .is_wysiwyg = "true";
defparam \mylcd|cdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \mylcd|Selector31~0 (
// Equation(s):
// \mylcd|Selector31~0_combout  = (\mylcd|state1 [1] & ((!\mylcd|state1 [0]))) # (!\mylcd|state1 [1] & (\mylcd|cdone~q  & \mylcd|state1 [0]))

	.dataa(gnd),
	.datab(\mylcd|cdone~q ),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector31~0 .lut_mask = 16'h0CF0;
defparam \mylcd|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N23
dffeas \mylcd|state1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[1] .is_wysiwyg = "true";
defparam \mylcd|state1[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
cycloneive_lcell_comb \myps2|PS2|ps2_data_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_data_reg~0_combout  = (\ps2_data~input_o ) # (!\resetn~input_o )

	.dataa(\ps2_data~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg~0 .lut_mask = 16'hAAFF;
defparam \myps2|PS2|ps2_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N3
dffeas \myps2|PS2|ps2_data_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_data_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout  = (\resetn~input_o  & \myps2|PS2|ps2_data_reg~q )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|ps2_data_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
cycloneive_lcell_comb \myps2|PS2|ps2_clk_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_clk_reg~0_combout  = (\ps2_clock~input_o ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ps2_clock~input_o ),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg~0 .lut_mask = 16'hF0FF;
defparam \myps2|PS2|ps2_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N15
dffeas \myps2|PS2|ps2_clk_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N0
cycloneive_lcell_comb \myps2|PS2|last_ps2_clk~0 (
// Equation(s):
// \myps2|PS2|last_ps2_clk~0_combout  = (\myps2|PS2|ps2_clk_reg~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|last_ps2_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk~0 .lut_mask = 16'hF3F3;
defparam \myps2|PS2|last_ps2_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N1
dffeas \myps2|PS2|last_ps2_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|last_ps2_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|last_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk .is_wysiwyg = "true";
defparam \myps2|PS2|last_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
cycloneive_lcell_comb \myps2|PS2|ps2_clk_posedge (
// Equation(s):
// \myps2|PS2|ps2_clk_posedge~combout  = (!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|ps2_clk_reg~q )

	.dataa(gnd),
	.datab(\myps2|PS2|last_ps2_clk~q ),
	.datac(\myps2|PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_posedge .lut_mask = 16'h3030;
defparam \myps2|PS2|ps2_clk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N6
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~0_combout  = (\myps2|PS2|ps2_clk_reg~q  & (\resetn~input_o  & (!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )))

	.dataa(\myps2|PS2|ps2_clk_reg~q ),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|last_ps2_clk~q ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~0 .lut_mask = 16'h0800;
defparam \myps2|PS2|PS2_Data_In|data_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N12
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~3_combout  = (!\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datad(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~3 .lut_mask = 16'h0F00;
defparam \myps2|PS2|PS2_Data_In|data_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count[2]~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count[2]~2_combout  = (((\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q )) # (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )) # (!\resetn~input_o )

	.dataa(\myps2|PS2|ps2_clk_reg~q ),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|last_ps2_clk~q ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[2]~2 .lut_mask = 16'h3BFF;
defparam \myps2|PS2|PS2_Data_In|data_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N13
dffeas \myps2|PS2|PS2_Data_In|data_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~4_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [0] $ (\myps2|PS2|PS2_Data_In|data_count [1])))

	.dataa(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_count [1]),
	.datad(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~4 .lut_mask = 16'h5A00;
defparam \myps2|PS2|PS2_Data_In|data_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N23
dffeas \myps2|PS2|PS2_Data_In|data_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~1_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [2] $ (((\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count [1])))))

	.dataa(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datab(\myps2|PS2|PS2_Data_In|data_count [1]),
	.datac(\myps2|PS2|PS2_Data_In|data_count [2]),
	.datad(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~1 .lut_mask = 16'h7800;
defparam \myps2|PS2|PS2_Data_In|data_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N11
dffeas \myps2|PS2|PS2_Data_In|data_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~0_combout  = (\myps2|PS2|PS2_Data_In|data_count [0] & (\myps2|PS2|PS2_Data_In|data_count [1] & \myps2|PS2|PS2_Data_In|data_count [2]))

	.dataa(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_count [1]),
	.datad(\myps2|PS2|PS2_Data_In|data_count [2]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~0 .lut_mask = 16'hA000;
defparam \myps2|PS2|PS2_Data_In|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~5_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|always1~0_combout  $ (\myps2|PS2|PS2_Data_In|data_count [3])))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [3]),
	.datad(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~5 .lut_mask = 16'h3C00;
defparam \myps2|PS2|PS2_Data_In|data_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N27
dffeas \myps2|PS2|PS2_Data_In|data_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~1_combout  = (!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|PS2_Data_In|always1~0_combout  & (!\myps2|PS2|PS2_Data_In|data_count [3] & \myps2|PS2|ps2_clk_reg~q )))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [3]),
	.datad(\myps2|PS2|ps2_clk_reg~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~1 .lut_mask = 16'h0400;
defparam \myps2|PS2|PS2_Data_In|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector3~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector3~0_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ((\myps2|PS2|PS2_Data_In|always1~1_combout ) # ((!\myps2|PS2|ps2_clk_posedge~combout  & 
// \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))) # (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & (!\myps2|PS2|ps2_clk_posedge~combout  & (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datab(\myps2|PS2|ps2_clk_posedge~combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .lut_mask = 16'hBA30;
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N23
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector4~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector4~0_combout  = (\myps2|PS2|ps2_clk_reg~q  & ((\myps2|PS2|last_ps2_clk~q  & ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))) # (!\myps2|PS2|last_ps2_clk~q  & 
// (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q )))) # (!\myps2|PS2|ps2_clk_reg~q  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .lut_mask = 16'hF0B8;
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N11
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always5~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always5~0_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & (!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|ps2_clk_reg~q ))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datab(\myps2|PS2|last_ps2_clk~q ),
	.datac(\myps2|PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always5~0 .lut_mask = 16'h2020;
defparam \myps2|PS2|PS2_Data_In|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
cycloneive_lcell_comb \myps2|PS2|Selector1~2 (
// Equation(s):
// \myps2|PS2|Selector1~2_combout  = (!\myps2|PS2|ps2_data_reg~q  & (\myps2|PS2|ps2_clk_reg~q  & !\myps2|PS2|last_ps2_clk~q ))

	.dataa(gnd),
	.datab(\myps2|PS2|ps2_data_reg~q ),
	.datac(\myps2|PS2|ps2_clk_reg~q ),
	.datad(\myps2|PS2|last_ps2_clk~q ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~2 .lut_mask = 16'h0030;
defparam \myps2|PS2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N17
dffeas \myps2|PS2|PS2_Data_In|received_data_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data_en .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneive_lcell_comb \myps2|PS2|s_ps2_transceiver~9 (
// Equation(s):
// \myps2|PS2|s_ps2_transceiver~9_combout  = (\resetn~input_o  & ((\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ((!\myps2|PS2|PS2_Data_In|received_data_en~q ))) # (!\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & 
// (\myps2|PS2|Selector1~2_combout ))))

	.dataa(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|Selector1~2_combout ),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver~9 .lut_mask = 16'h40C8;
defparam \myps2|PS2|s_ps2_transceiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N5
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
cycloneive_lcell_comb \myps2|PS2|Selector1~3 (
// Equation(s):
// \myps2|PS2|Selector1~3_combout  = (\myps2|PS2|Selector1~2_combout  & (((\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|received_data_en~q )) # (!\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ))) # 
// (!\myps2|PS2|Selector1~2_combout  & (((\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|received_data_en~q ))))

	.dataa(\myps2|PS2|Selector1~2_combout ),
	.datab(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.datac(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~3 .lut_mask = 16'h22F2;
defparam \myps2|PS2|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N25
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~0_combout  = (\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|received_data_en~q )

	.dataa(gnd),
	.datab(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .lut_mask = 16'h00CC;
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout  = (!\myps2|PS2|PS2_Data_In|always5~0_combout  & (\resetn~input_o  & ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ) # (\myps2|PS2|PS2_Data_In|Selector2~0_combout ))))

	.dataa(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datad(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .lut_mask = 16'h4440;
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N31
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~1_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|always1~1_combout )))) # 
// (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ((\myps2|PS2|PS2_Data_In|Selector2~0_combout ) # ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|always1~1_combout ))))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datab(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .lut_mask = 16'h44F4;
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N13
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N8
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg[2]~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout  = ((\myps2|PS2|ps2_clk_reg~q  & (!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ))) # (!\resetn~input_o )

	.dataa(\myps2|PS2|ps2_clk_reg~q ),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|last_ps2_clk~q ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2]~0 .lut_mask = 16'h3B33;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N31
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N20
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~8 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~8_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [7])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~8 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|received_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N21
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N0
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~7 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~7_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [6])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~7 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[2]~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[2]~1_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[2]~1 .lut_mask = 16'hFF33;
defparam \myps2|PS2|PS2_Data_In|received_data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N13
dffeas \myps2|PS2|PS2_Data_In|received_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N1
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N18
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~0_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [5])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~0 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N19
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~5_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [4])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~5 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N5
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N14
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~2_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [3])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~2 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N15
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~4_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [2])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~4 .lut_mask = 16'hC0C0;
defparam \myps2|PS2|PS2_Data_In|received_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N17
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~3_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [1])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~3 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N27
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N10
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~6 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~6_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|data_shift_reg [0])

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~6 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N11
dffeas \myps2|PS2|PS2_Data_In|received_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N7
dffeas \myps2|PS2|PS2_Data_In|received_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N2
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[3]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N3
dffeas \myps2|PS2|PS2_Data_In|received_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N6
cycloneive_lcell_comb \myps2|Equal1~1 (
// Equation(s):
// \myps2|Equal1~1_combout  = (!\myps2|PS2|PS2_Data_In|received_data [6] & (!\myps2|PS2|PS2_Data_In|received_data [0] & (!\myps2|PS2|PS2_Data_In|received_data [7] & !\myps2|PS2|PS2_Data_In|received_data [3])))

	.dataa(\myps2|PS2|PS2_Data_In|received_data [6]),
	.datab(\myps2|PS2|PS2_Data_In|received_data [0]),
	.datac(\myps2|PS2|PS2_Data_In|received_data [7]),
	.datad(\myps2|PS2|PS2_Data_In|received_data [3]),
	.cin(gnd),
	.combout(\myps2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal1~1 .lut_mask = 16'h0001;
defparam \myps2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N23
dffeas \myps2|PS2|PS2_Data_In|received_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N9
dffeas \myps2|PS2|PS2_Data_In|received_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N25
dffeas \myps2|PS2|PS2_Data_In|received_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N8
cycloneive_lcell_comb \myps2|Equal1~0 (
// Equation(s):
// \myps2|Equal1~0_combout  = (!\myps2|PS2|PS2_Data_In|received_data [2] & (!\myps2|PS2|PS2_Data_In|received_data [4] & \myps2|PS2|PS2_Data_In|received_data [5]))

	.dataa(\myps2|PS2|PS2_Data_In|received_data [2]),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|received_data [4]),
	.datad(\myps2|PS2|PS2_Data_In|received_data [5]),
	.cin(gnd),
	.combout(\myps2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal1~0 .lut_mask = 16'h0500;
defparam \myps2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N29
dffeas \myps2|PS2|PS2_Data_In|received_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneive_lcell_comb \myps2|Equal1~2 (
// Equation(s):
// \myps2|Equal1~2_combout  = (\myps2|Equal1~1_combout  & (\myps2|Equal1~0_combout  & \myps2|PS2|PS2_Data_In|received_data [1]))

	.dataa(\myps2|Equal1~1_combout ),
	.datab(\myps2|Equal1~0_combout ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data [1]),
	.cin(gnd),
	.combout(\myps2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal1~2 .lut_mask = 16'h8800;
defparam \myps2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N28
cycloneive_lcell_comb \myps2|Equal0~0 (
// Equation(s):
// \myps2|Equal0~0_combout  = (!\myps2|PS2|PS2_Data_In|received_data [6] & (!\myps2|PS2|PS2_Data_In|received_data [3] & (!\myps2|PS2|PS2_Data_In|received_data [1] & !\myps2|PS2|PS2_Data_In|received_data [7])))

	.dataa(\myps2|PS2|PS2_Data_In|received_data [6]),
	.datab(\myps2|PS2|PS2_Data_In|received_data [3]),
	.datac(\myps2|PS2|PS2_Data_In|received_data [1]),
	.datad(\myps2|PS2|PS2_Data_In|received_data [7]),
	.cin(gnd),
	.combout(\myps2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal0~0 .lut_mask = 16'h0001;
defparam \myps2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N22
cycloneive_lcell_comb \myps2|Equal0~1 (
// Equation(s):
// \myps2|Equal0~1_combout  = (\myps2|PS2|PS2_Data_In|received_data [4] & (\myps2|Equal0~0_combout  & (\myps2|PS2|PS2_Data_In|received_data [2] & \myps2|PS2|PS2_Data_In|received_data [0])))

	.dataa(\myps2|PS2|PS2_Data_In|received_data [4]),
	.datab(\myps2|Equal0~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data [2]),
	.datad(\myps2|PS2|PS2_Data_In|received_data [0]),
	.cin(gnd),
	.combout(\myps2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal0~1 .lut_mask = 16'h8000;
defparam \myps2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N22
cycloneive_lcell_comb \myps2|last_data_received~7 (
// Equation(s):
// \myps2|last_data_received~7_combout  = (\myps2|Equal1~2_combout ) # ((\myps2|PS2|PS2_Data_In|received_data [6]) # (\myps2|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\myps2|Equal1~2_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data [6]),
	.datad(\myps2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\myps2|last_data_received~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~7 .lut_mask = 16'hFFFC;
defparam \myps2|last_data_received~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
cycloneive_lcell_comb \myps2|last_data_received[6]~1 (
// Equation(s):
// \myps2|last_data_received[6]~1_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.cin(gnd),
	.combout(\myps2|last_data_received[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received[6]~1 .lut_mask = 16'hFF33;
defparam \myps2|last_data_received[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N23
dffeas \myps2|last_data_received[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\myps2|last_data_received[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[6] .is_wysiwyg = "true";
defparam \myps2|last_data_received[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneive_lcell_comb \myps2|last_data_received[7]~feeder (
// Equation(s):
// \myps2|last_data_received[7]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data [7]),
	.cin(gnd),
	.combout(\myps2|last_data_received[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received[7]~feeder .lut_mask = 16'hFF00;
defparam \myps2|last_data_received[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N13
dffeas \myps2|last_data_received[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\myps2|last_data_received[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[7] .is_wysiwyg = "true";
defparam \myps2|last_data_received[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneive_lcell_comb \myps2|last_data_received~8 (
// Equation(s):
// \myps2|last_data_received~8_combout  = (!\myps2|Equal0~1_combout  & (\myps2|PS2|PS2_Data_In|received_data [5] & !\myps2|Equal1~2_combout ))

	.dataa(\myps2|Equal0~1_combout ),
	.datab(\myps2|PS2|PS2_Data_In|received_data [5]),
	.datac(gnd),
	.datad(\myps2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\myps2|last_data_received~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~8 .lut_mask = 16'h0044;
defparam \myps2|last_data_received~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N9
dffeas \myps2|last_data_received[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\myps2|last_data_received[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[5] .is_wysiwyg = "true";
defparam \myps2|last_data_received[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \mylcd|always0~0 (
// Equation(s):
// \mylcd|always0~0_combout  = (\myps2|last_data_received [7]) # ((!\myps2|last_data_received [6] & !\myps2|last_data_received [5]))

	.dataa(gnd),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always0~0 .lut_mask = 16'hF0F3;
defparam \mylcd|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \mylcd|buf_changed_ack~0 (
// Equation(s):
// \mylcd|buf_changed_ack~0_combout  = (\mylcd|LessThan3~0_combout  & (\mylcd|index [5] & ((\mylcd|buf_changed~q ) # (\mylcd|buf_changed_ack~q ))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|buf_changed~q ),
	.datac(\mylcd|buf_changed_ack~q ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|buf_changed_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed_ack~0 .lut_mask = 16'hA800;
defparam \mylcd|buf_changed_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N5
dffeas \mylcd|buf_changed_ack (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed_ack~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed_ack .is_wysiwyg = "true";
defparam \mylcd|buf_changed_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N12
cycloneive_lcell_comb \myps2|Equal2~0 (
// Equation(s):
// \myps2|Equal2~0_combout  = (\myps2|PS2|PS2_Data_In|received_data [0] & (\myps2|Equal0~0_combout  & \myps2|Equal1~0_combout ))

	.dataa(\myps2|PS2|PS2_Data_In|received_data [0]),
	.datab(\myps2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|Equal2~0 .lut_mask = 16'h8800;
defparam \myps2|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneive_lcell_comb \myps2|last_data_received~9 (
// Equation(s):
// \myps2|last_data_received~9_combout  = (\myps2|Equal2~0_combout ) # ((\myps2|Equal1~2_combout ) # (\myps2|PS2|PS2_Data_In|received_data [4]))

	.dataa(\myps2|Equal2~0_combout ),
	.datab(\myps2|Equal1~2_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|last_data_received~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~9 .lut_mask = 16'hFEFE;
defparam \myps2|last_data_received~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N19
dffeas \myps2|last_data_received[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\myps2|last_data_received[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[4] .is_wysiwyg = "true";
defparam \myps2|last_data_received[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \mylcd|Equal0~1 (
// Equation(s):
// \mylcd|Equal0~1_combout  = (!\myps2|last_data_received [5] & (!\myps2|last_data_received [6] & (!\myps2|last_data_received [7] & !\myps2|last_data_received [4])))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~1 .lut_mask = 16'h0001;
defparam \mylcd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneive_lcell_comb \myps2|last_data_received~2 (
// Equation(s):
// \myps2|last_data_received~2_combout  = (\myps2|PS2|PS2_Data_In|received_data [2]) # ((\myps2|Equal0~0_combout  & (\myps2|PS2|PS2_Data_In|received_data [0] & \myps2|Equal1~0_combout )))

	.dataa(\myps2|Equal0~0_combout ),
	.datab(\myps2|PS2|PS2_Data_In|received_data [2]),
	.datac(\myps2|PS2|PS2_Data_In|received_data [0]),
	.datad(\myps2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\myps2|last_data_received~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~2 .lut_mask = 16'hECCC;
defparam \myps2|last_data_received~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneive_lcell_comb \myps2|last_data_received~3 (
// Equation(s):
// \myps2|last_data_received~3_combout  = (\myps2|last_data_received~2_combout  & (!\myps2|Equal1~2_combout  & !\myps2|Equal0~1_combout ))

	.dataa(\myps2|last_data_received~2_combout ),
	.datab(\myps2|Equal1~2_combout ),
	.datac(gnd),
	.datad(\myps2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\myps2|last_data_received~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~3 .lut_mask = 16'h0022;
defparam \myps2|last_data_received~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N27
dffeas \myps2|last_data_received[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\myps2|last_data_received[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[2] .is_wysiwyg = "true";
defparam \myps2|last_data_received[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneive_lcell_comb \myps2|last_data_received~5 (
// Equation(s):
// \myps2|last_data_received~5_combout  = (\myps2|PS2|PS2_Data_In|received_data [1]) # ((\myps2|Equal0~0_combout  & (\myps2|Equal1~0_combout  & \myps2|PS2|PS2_Data_In|received_data [0])))

	.dataa(\myps2|Equal0~0_combout ),
	.datab(\myps2|Equal1~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|received_data [0]),
	.datad(\myps2|PS2|PS2_Data_In|received_data [1]),
	.cin(gnd),
	.combout(\myps2|last_data_received~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~5 .lut_mask = 16'hFF80;
defparam \myps2|last_data_received~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \myps2|last_data_received~6 (
// Equation(s):
// \myps2|last_data_received~6_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & (\myps2|last_data_received~5_combout  & ((!\myps2|Equal1~2_combout )))) # (!\myps2|PS2|PS2_Data_In|received_data_en~q  & (((\myps2|last_data_received [1]))))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(\myps2|last_data_received~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\myps2|last_data_received~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~6 .lut_mask = 16'h50D8;
defparam \myps2|last_data_received~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N9
dffeas \myps2|last_data_received[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[1] .is_wysiwyg = "true";
defparam \myps2|last_data_received[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \myps2|last_data_received~0 (
// Equation(s):
// \myps2|last_data_received~0_combout  = (\myps2|Equal0~1_combout  & (\myps2|PS2|PS2_Data_In|received_data [5])) # (!\myps2|Equal0~1_combout  & (((\myps2|PS2|PS2_Data_In|received_data [3]) # (\myps2|Equal1~2_combout ))))

	.dataa(\myps2|Equal0~1_combout ),
	.datab(\myps2|PS2|PS2_Data_In|received_data [5]),
	.datac(\myps2|PS2|PS2_Data_In|received_data [3]),
	.datad(\myps2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\myps2|last_data_received~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~0 .lut_mask = 16'hDDD8;
defparam \myps2|last_data_received~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N1
dffeas \myps2|last_data_received[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(\myps2|last_data_received[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[3] .is_wysiwyg = "true";
defparam \myps2|last_data_received[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \myps2|last_data_received~4 (
// Equation(s):
// \myps2|last_data_received~4_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & ((\myps2|PS2|PS2_Data_In|received_data [0]))) # (!\myps2|PS2|PS2_Data_In|received_data_en~q  & (\myps2|last_data_received [0]))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|PS2|PS2_Data_In|received_data [0]),
	.cin(gnd),
	.combout(\myps2|last_data_received~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~4 .lut_mask = 16'hFA50;
defparam \myps2|last_data_received~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \myps2|last_data_received[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[0] .is_wysiwyg = "true";
defparam \myps2|last_data_received[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \mylcd|Equal0~0 (
// Equation(s):
// \mylcd|Equal0~0_combout  = (\myps2|last_data_received [3] & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(\myps2|last_data_received [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~0 .lut_mask = 16'hC0C0;
defparam \mylcd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \mylcd|Equal0~2 (
// Equation(s):
// \mylcd|Equal0~2_combout  = (\mylcd|Equal0~1_combout  & (\myps2|last_data_received [2] & (!\myps2|last_data_received [1] & \mylcd|Equal0~0_combout )))

	.dataa(\mylcd|Equal0~1_combout ),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~2 .lut_mask = 16'h0800;
defparam \mylcd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \mylcd|buf_changed~0 (
// Equation(s):
// \mylcd|buf_changed~0_combout  = ((\mylcd|Equal0~2_combout ) # ((!\mylcd|buf_changed_ack~q  & \mylcd|buf_changed~q ))) # (!\mylcd|always0~0_combout )

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|buf_changed_ack~q ),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|buf_changed~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed~0 .lut_mask = 16'hFF75;
defparam \mylcd|buf_changed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \mylcd|buf_changed (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed .is_wysiwyg = "true";
defparam \mylcd|buf_changed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \mylcd|index~2 (
// Equation(s):
// \mylcd|index~2_combout  = (\mylcd|LessThan3~1_combout  & (\mylcd|state1 [1] & ((\mylcd|state1 [0])))) # (!\mylcd|LessThan3~1_combout  & (((\mylcd|buf_changed~q ))))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|buf_changed~q ),
	.datac(\mylcd|LessThan3~1_combout ),
	.datad(\mylcd|state1 [0]),
	.cin(gnd),
	.combout(\mylcd|index~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index~2 .lut_mask = 16'hAC0C;
defparam \mylcd|index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \mylcd|Add4~0 (
// Equation(s):
// \mylcd|Add4~0_combout  = \mylcd|index [0] $ (VCC)
// \mylcd|Add4~1  = CARRY(\mylcd|index [0])

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add4~0_combout ),
	.cout(\mylcd|Add4~1 ));
// synopsys translate_off
defparam \mylcd|Add4~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \mylcd|Add4~2 (
// Equation(s):
// \mylcd|Add4~2_combout  = (\mylcd|index [1] & (!\mylcd|Add4~1 )) # (!\mylcd|index [1] & ((\mylcd|Add4~1 ) # (GND)))
// \mylcd|Add4~3  = CARRY((!\mylcd|Add4~1 ) # (!\mylcd|index [1]))

	.dataa(\mylcd|index [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~1 ),
	.combout(\mylcd|Add4~2_combout ),
	.cout(\mylcd|Add4~3 ));
// synopsys translate_off
defparam \mylcd|Add4~2 .lut_mask = 16'h5A5F;
defparam \mylcd|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \mylcd|index[1]~3 (
// Equation(s):
// \mylcd|index[1]~3_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~2_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [1]))))

	.dataa(\mylcd|index~2_combout ),
	.datab(\mylcd|LessThan3~1_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Add4~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[1]~3 .lut_mask = 16'hD850;
defparam \mylcd|index[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \mylcd|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[1] .is_wysiwyg = "true";
defparam \mylcd|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \mylcd|Add4~4 (
// Equation(s):
// \mylcd|Add4~4_combout  = (\mylcd|index [2] & (\mylcd|Add4~3  $ (GND))) # (!\mylcd|index [2] & (!\mylcd|Add4~3  & VCC))
// \mylcd|Add4~5  = CARRY((\mylcd|index [2] & !\mylcd|Add4~3 ))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~3 ),
	.combout(\mylcd|Add4~4_combout ),
	.cout(\mylcd|Add4~5 ));
// synopsys translate_off
defparam \mylcd|Add4~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \mylcd|index[2]~5 (
// Equation(s):
// \mylcd|index[2]~5_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~4_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [2]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~4_combout ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[2]~5 .lut_mask = 16'h88F0;
defparam \mylcd|index[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \mylcd|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[2] .is_wysiwyg = "true";
defparam \mylcd|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \mylcd|index[3]~6 (
// Equation(s):
// \mylcd|index[3]~6_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~6_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [3]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~6_combout ),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[3]~6 .lut_mask = 16'h88F0;
defparam \mylcd|index[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \mylcd|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[3]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[3] .is_wysiwyg = "true";
defparam \mylcd|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \mylcd|LessThan3~0 (
// Equation(s):
// \mylcd|LessThan3~0_combout  = (\mylcd|index [3]) # ((\mylcd|index [4]) # ((\mylcd|index [2] & \mylcd|index [1])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~0 .lut_mask = 16'hFFEA;
defparam \mylcd|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \mylcd|LessThan3~1 (
// Equation(s):
// \mylcd|LessThan3~1_combout  = (!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~1 .lut_mask = 16'h55FF;
defparam \mylcd|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \mylcd|index[0]~4 (
// Equation(s):
// \mylcd|index[0]~4_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~0_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [0]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[0]~4 .lut_mask = 16'h88F0;
defparam \mylcd|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \mylcd|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[0] .is_wysiwyg = "true";
defparam \mylcd|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \mylcd|Equal2~0 (
// Equation(s):
// \mylcd|Equal2~0_combout  = (!\mylcd|index [3] & (!\mylcd|index [2] & (!\mylcd|index [5] & !\mylcd|index [4])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~0 .lut_mask = 16'h0001;
defparam \mylcd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \mylcd|Add2~0 (
// Equation(s):
// \mylcd|Add2~0_combout  = \mylcd|index [2] $ (\mylcd|index [1])

	.dataa(\mylcd|index [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \mylcd|ptr[0]~3 (
// Equation(s):
// \mylcd|ptr[0]~3_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|always0~0_combout  $ (!\mylcd|ptr [0])))

	.dataa(gnd),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[0]~3 .lut_mask = 16'h00C3;
defparam \mylcd|ptr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \mylcd|ptr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[0]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[0] .is_wysiwyg = "true";
defparam \mylcd|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \mylcd|ptr[1]~1 (
// Equation(s):
// \mylcd|ptr[1]~1_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|ptr [1] $ (((\mylcd|ptr [0] & !\mylcd|always0~0_combout )))))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[1]~1 .lut_mask = 16'h00D2;
defparam \mylcd|ptr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \mylcd|ptr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[1] .is_wysiwyg = "true";
defparam \mylcd|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \mylcd|Add0~0 (
// Equation(s):
// \mylcd|Add0~0_combout  = \mylcd|ptr [2] $ (((\mylcd|ptr [0] & \mylcd|ptr [1])))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~0 .lut_mask = 16'h3CCC;
defparam \mylcd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \mylcd|ptr[2]~0 (
// Equation(s):
// \mylcd|ptr[2]~0_combout  = (!\mylcd|Equal0~2_combout  & ((\mylcd|always0~0_combout  & (\mylcd|ptr [2])) # (!\mylcd|always0~0_combout  & ((\mylcd|Add0~0_combout )))))

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Add0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[2]~0 .lut_mask = 16'h3120;
defparam \mylcd|ptr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N9
dffeas \mylcd|ptr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[2]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[2] .is_wysiwyg = "true";
defparam \mylcd|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \mylcd|Add0~1 (
// Equation(s):
// \mylcd|Add0~1_combout  = \mylcd|ptr [3] $ (((\mylcd|ptr [2] & (\mylcd|ptr [0] & \mylcd|ptr [1]))))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~1 .lut_mask = 16'h6AAA;
defparam \mylcd|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \mylcd|ptr[3]~2 (
// Equation(s):
// \mylcd|ptr[3]~2_combout  = (!\mylcd|Equal0~2_combout  & ((\mylcd|always0~0_combout  & (\mylcd|ptr [3])) # (!\mylcd|always0~0_combout  & ((\mylcd|Add0~1_combout )))))

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Add0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~2 .lut_mask = 16'h3120;
defparam \mylcd|ptr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N27
dffeas \mylcd|ptr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[3]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[3] .is_wysiwyg = "true";
defparam \mylcd|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \mylcd|Decoder0~4 (
// Equation(s):
// \mylcd|Decoder0~4_combout  = (\mylcd|ptr [3] & (!\mylcd|ptr [0] & !\mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~4 .lut_mask = 16'h000C;
defparam \mylcd|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \mylcd|Decoder0~5 (
// Equation(s):
// \mylcd|Decoder0~5_combout  = (!\mylcd|ptr [2] & (!\mylcd|always0~0_combout  & (\mylcd|Decoder0~4_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|Decoder0~4_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~5 .lut_mask = 16'h0010;
defparam \mylcd|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \mylcd|line2~4 (
// Equation(s):
// \mylcd|line2~4_combout  = (\mylcd|Decoder0~5_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~4 .lut_mask = 16'hCC00;
defparam \mylcd|line2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \mylcd|printed_crlf~0 (
// Equation(s):
// \mylcd|printed_crlf~0_combout  = (\mylcd|Equal0~2_combout ) # ((\mylcd|always0~0_combout  & \mylcd|printed_crlf~q ))

	.dataa(\mylcd|always0~0_combout ),
	.datab(gnd),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|printed_crlf~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|printed_crlf~0 .lut_mask = 16'hFFA0;
defparam \mylcd|printed_crlf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N23
dffeas \mylcd|printed_crlf (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|printed_crlf~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|printed_crlf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|printed_crlf .is_wysiwyg = "true";
defparam \mylcd|printed_crlf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \mylcd|always1~0 (
// Equation(s):
// \mylcd|always1~0_combout  = (!\mylcd|ptr [3] & (!\mylcd|ptr [2] & (!\mylcd|ptr [0] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~0 .lut_mask = 16'h0001;
defparam \mylcd|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \mylcd|always1~1 (
// Equation(s):
// \mylcd|always1~1_combout  = (\mylcd|Equal0~2_combout ) # ((!\mylcd|always0~0_combout  & (!\mylcd|printed_crlf~q  & \mylcd|always1~0_combout )))

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|always1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~1 .lut_mask = 16'hCDCC;
defparam \mylcd|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \mylcd|line2[8][7]~5 (
// Equation(s):
// \mylcd|line2[8][7]~5_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~5_combout )

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[8][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[8][7]~5 .lut_mask = 16'hFFCC;
defparam \mylcd|line2[8][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N27
dffeas \mylcd|line2[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][0] .is_wysiwyg = "true";
defparam \mylcd|line2[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \mylcd|Add2~1 (
// Equation(s):
// \mylcd|Add2~1_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & \mylcd|index [1])))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~1 .lut_mask = 16'h3FC0;
defparam \mylcd|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \mylcd|Decoder0~2 (
// Equation(s):
// \mylcd|Decoder0~2_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [0] & !\mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(gnd),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~2 .lut_mask = 16'h0005;
defparam \mylcd|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \mylcd|Decoder0~3 (
// Equation(s):
// \mylcd|Decoder0~3_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|Decoder0~2_combout  & (!\mylcd|always0~0_combout  & !\mylcd|ptr [3])))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|Decoder0~2_combout ),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~3 .lut_mask = 16'h0004;
defparam \mylcd|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \mylcd|line2~2 (
// Equation(s):
// \mylcd|line2~2_combout  = (\mylcd|Decoder0~3_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~2 .lut_mask = 16'hF000;
defparam \mylcd|line2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \mylcd|line2[0][0]~3 (
// Equation(s):
// \mylcd|line2[0][0]~3_combout  = (\mylcd|Decoder0~3_combout ) # (\mylcd|always1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[0][0]~3 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N25
dffeas \mylcd|line2[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][0] .is_wysiwyg = "true";
defparam \mylcd|line2[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[0]~10 (
// Equation(s):
// \mylcd|curbuf[0]~10_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][0]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][0]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[8][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~10 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \mylcd|Decoder0~6 (
// Equation(s):
// \mylcd|Decoder0~6_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [0] & !\mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(gnd),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~6 .lut_mask = 16'h000A;
defparam \mylcd|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \mylcd|Decoder0~7 (
// Equation(s):
// \mylcd|Decoder0~7_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|Decoder0~6_combout  & (!\mylcd|always0~0_combout  & !\mylcd|ptr [3])))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|ptr [3]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~7 .lut_mask = 16'h0004;
defparam \mylcd|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \mylcd|line2~6 (
// Equation(s):
// \mylcd|line2~6_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~6 .lut_mask = 16'hCC00;
defparam \mylcd|line2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneive_lcell_comb \mylcd|line2[4][3]~7 (
// Equation(s):
// \mylcd|line2[4][3]~7_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[4][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[4][3]~7 .lut_mask = 16'hFFCC;
defparam \mylcd|line2[4][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N9
dffeas \mylcd|line2[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][0] .is_wysiwyg = "true";
defparam \mylcd|line2[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \mylcd|Decoder0~0 (
// Equation(s):
// \mylcd|Decoder0~0_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [3] & !\mylcd|ptr [0]))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~0 .lut_mask = 16'h0808;
defparam \mylcd|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \mylcd|Decoder0~1 (
// Equation(s):
// \mylcd|Decoder0~1_combout  = (\mylcd|Decoder0~0_combout  & (!\mylcd|ptr [1] & (!\mylcd|always0~0_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|Decoder0~0_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~1 .lut_mask = 16'h0002;
defparam \mylcd|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneive_lcell_comb \mylcd|line2~0 (
// Equation(s):
// \mylcd|line2~0_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [0])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~0 .lut_mask = 16'hAA00;
defparam \mylcd|line2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \mylcd|line2[12][1]~1 (
// Equation(s):
// \mylcd|line2[12][1]~1_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[12][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[12][1]~1 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[12][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N3
dffeas \mylcd|line2[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][0] .is_wysiwyg = "true";
defparam \mylcd|line2[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \mylcd|curbuf[0]~11 (
// Equation(s):
// \mylcd|curbuf[0]~11_combout  = (\mylcd|curbuf[0]~10_combout  & (((\mylcd|line2[4][0]~q )) # (!\mylcd|Add2~0_combout ))) # (!\mylcd|curbuf[0]~10_combout  & (\mylcd|Add2~0_combout  & ((\mylcd|line2[12][0]~q ))))

	.dataa(\mylcd|curbuf[0]~10_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[4][0]~q ),
	.datad(\mylcd|line2[12][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~11 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \mylcd|Decoder0~8 (
// Equation(s):
// \mylcd|Decoder0~8_combout  = (\mylcd|ptr [0] & (!\mylcd|ptr [3] & (!\mylcd|always0~0_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~8 .lut_mask = 16'h0002;
defparam \mylcd|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneive_lcell_comb \mylcd|line2~29 (
// Equation(s):
// \mylcd|line2~29_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [0] & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~29 .lut_mask = 16'h0008;
defparam \mylcd|line2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneive_lcell_comb \mylcd|line2[1][4]~30 (
// Equation(s):
// \mylcd|line2[1][4]~30_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~8_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[1][4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[1][4]~30 .lut_mask = 16'hCCCE;
defparam \mylcd|line2[1][4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N1
dffeas \mylcd|line2[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][0] .is_wysiwyg = "true";
defparam \mylcd|line2[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \mylcd|Decoder0~9 (
// Equation(s):
// \mylcd|Decoder0~9_combout  = (\mylcd|ptr [0] & (\mylcd|ptr [3] & (!\mylcd|always0~0_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~9 .lut_mask = 16'h0008;
defparam \mylcd|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N2
cycloneive_lcell_comb \mylcd|line2~31 (
// Equation(s):
// \mylcd|line2~31_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & (\myps2|last_data_received [0] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~31 .lut_mask = 16'h1000;
defparam \mylcd|line2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N22
cycloneive_lcell_comb \mylcd|line2[9][0]~32 (
// Equation(s):
// \mylcd|line2[9][0]~32_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2[9][0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[9][0]~32 .lut_mask = 16'hF0F2;
defparam \mylcd|line2[9][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N3
dffeas \mylcd|line2[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][0] .is_wysiwyg = "true";
defparam \mylcd|line2[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~17 (
// Equation(s):
// \mylcd|curbuf[0]~17_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[1][0]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[9][0]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[1][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~17 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \mylcd|line2~26 (
// Equation(s):
// \mylcd|line2~26_combout  = (\mylcd|Decoder0~9_combout  & (\mylcd|ptr [2] & (\myps2|last_data_received [0] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~26 .lut_mask = 16'h0080;
defparam \mylcd|line2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \mylcd|line2[7][1]~16 (
// Equation(s):
// \mylcd|line2[7][1]~16_combout  = (!\mylcd|printed_crlf~q  & \mylcd|always1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|always1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[7][1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][1]~16 .lut_mask = 16'h0F00;
defparam \mylcd|line2[7][1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \mylcd|line2[13][7]~27 (
// Equation(s):
// \mylcd|line2[13][7]~27_combout  = (\mylcd|ptr [0] & (\mylcd|ptr [3] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [0]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2[13][7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[13][7]~27 .lut_mask = 16'h0080;
defparam \mylcd|line2[13][7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \mylcd|line2[13][7]~28 (
// Equation(s):
// \mylcd|line2[13][7]~28_combout  = (\mylcd|Equal0~2_combout ) # ((!\mylcd|always0~0_combout  & ((\mylcd|line2[7][1]~16_combout ) # (\mylcd|line2[13][7]~27_combout ))))

	.dataa(\mylcd|line2[7][1]~16_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|line2[13][7]~27_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[13][7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[13][7]~28 .lut_mask = 16'hCFCE;
defparam \mylcd|line2[13][7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N31
dffeas \mylcd|line2[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][0] .is_wysiwyg = "true";
defparam \mylcd|line2[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneive_lcell_comb \mylcd|line2~33 (
// Equation(s):
// \mylcd|line2~33_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [0] & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~33 .lut_mask = 16'h0800;
defparam \mylcd|line2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneive_lcell_comb \mylcd|line2[5][1]~34 (
// Equation(s):
// \mylcd|line2[5][1]~34_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~8_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[5][1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[5][1]~34 .lut_mask = 16'hCECC;
defparam \mylcd|line2[5][1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N3
dffeas \mylcd|line2[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][0] .is_wysiwyg = "true";
defparam \mylcd|line2[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \mylcd|curbuf[0]~18 (
// Equation(s):
// \mylcd|curbuf[0]~18_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~17_combout  & ((\mylcd|line2[5][0]~q ))) # (!\mylcd|curbuf[0]~17_combout  & (\mylcd|line2[13][0]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[0]~17_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[0]~17_combout ),
	.datac(\mylcd|line2[13][0]~q ),
	.datad(\mylcd|line2[5][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~18 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \mylcd|line2~8 (
// Equation(s):
// \mylcd|line2~8_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [0] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~8 .lut_mask = 16'h0080;
defparam \mylcd|line2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \mylcd|line2[3][7]~9 (
// Equation(s):
// \mylcd|line2[3][7]~9_combout  = (\mylcd|always1~1_combout ) # ((!\mylcd|ptr [2] & (\mylcd|Decoder0~8_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2[3][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[3][7]~9 .lut_mask = 16'hBAAA;
defparam \mylcd|line2[3][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N9
dffeas \mylcd|line2[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][0] .is_wysiwyg = "true";
defparam \mylcd|line2[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \mylcd|line2~14 (
// Equation(s):
// \mylcd|line2~14_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [0] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~14 .lut_mask = 16'h8000;
defparam \mylcd|line2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \mylcd|line2[7][1]~15 (
// Equation(s):
// \mylcd|line2[7][1]~15_combout  = (!\mylcd|ptr [3] & (\mylcd|ptr [2] & (\mylcd|ptr [0] & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2[7][1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][1]~15 .lut_mask = 16'h4000;
defparam \mylcd|line2[7][1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \mylcd|line2[7][1]~17 (
// Equation(s):
// \mylcd|line2[7][1]~17_combout  = (\mylcd|Equal0~2_combout ) # ((!\mylcd|always0~0_combout  & ((\mylcd|line2[7][1]~16_combout ) # (\mylcd|line2[7][1]~15_combout ))))

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|line2[7][1]~16_combout ),
	.datad(\mylcd|line2[7][1]~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[7][1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][1]~17 .lut_mask = 16'hDDDC;
defparam \mylcd|line2[7][1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N11
dffeas \mylcd|line2[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][0] .is_wysiwyg = "true";
defparam \mylcd|line2[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \mylcd|line2~10 (
// Equation(s):
// \mylcd|line2~10_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [0])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~10 .lut_mask = 16'h8000;
defparam \mylcd|line2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \mylcd|line2[15][3]~11 (
// Equation(s):
// \mylcd|line2[15][3]~11_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[15][3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[15][3]~11 .lut_mask = 16'hFF80;
defparam \mylcd|line2[15][3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N1
dffeas \mylcd|line2[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][0] .is_wysiwyg = "true";
defparam \mylcd|line2[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \mylcd|line2~12 (
// Equation(s):
// \mylcd|line2~12_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [0])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~12 .lut_mask = 16'h4000;
defparam \mylcd|line2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \mylcd|line2[11][4]~13 (
// Equation(s):
// \mylcd|line2[11][4]~13_combout  = (\mylcd|always1~1_combout ) # ((!\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~9_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[11][4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[11][4]~13 .lut_mask = 16'hFF40;
defparam \mylcd|line2[11][4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N3
dffeas \mylcd|line2[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][0] .is_wysiwyg = "true";
defparam \mylcd|line2[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[0]~12 (
// Equation(s):
// \mylcd|curbuf[0]~12_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & (\mylcd|line2[15][0]~q )) # (!\mylcd|Add2~0_combout  & ((\mylcd|line2[11][0]~q )))))

	.dataa(\mylcd|line2[15][0]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[11][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~12 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~13 (
// Equation(s):
// \mylcd|curbuf[0]~13_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~12_combout  & ((\mylcd|line2[7][0]~q ))) # (!\mylcd|curbuf[0]~12_combout  & (\mylcd|line2[3][0]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~12_combout ))))

	.dataa(\mylcd|line2[3][0]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[7][0]~q ),
	.datad(\mylcd|curbuf[0]~12_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~13 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \mylcd|Decoder0~12 (
// Equation(s):
// \mylcd|Decoder0~12_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [0] & \mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~12 .lut_mask = 16'h0C00;
defparam \mylcd|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \mylcd|Decoder0~13 (
// Equation(s):
// \mylcd|Decoder0~13_combout  = (!\mylcd|always0~0_combout  & (!\mylcd|Equal0~2_combout  & (\mylcd|ptr [3] & \mylcd|Decoder0~12_combout )))

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~13 .lut_mask = 16'h1000;
defparam \mylcd|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \mylcd|line2~20 (
// Equation(s):
// \mylcd|line2~20_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~20 .lut_mask = 16'hF000;
defparam \mylcd|line2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \mylcd|line2[14][3]~21 (
// Equation(s):
// \mylcd|line2[14][3]~21_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[14][3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[14][3]~21 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[14][3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N27
dffeas \mylcd|line2[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][3]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][0] .is_wysiwyg = "true";
defparam \mylcd|line2[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \mylcd|Decoder0~14 (
// Equation(s):
// \mylcd|Decoder0~14_combout  = (\mylcd|ptr [3] & (!\mylcd|ptr [0] & \mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~14 .lut_mask = 16'h0C00;
defparam \mylcd|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \mylcd|Decoder0~15 (
// Equation(s):
// \mylcd|Decoder0~15_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~14_combout  & (!\mylcd|always0~0_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~14_combout ),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~15 .lut_mask = 16'h0004;
defparam \mylcd|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneive_lcell_comb \mylcd|line2~22 (
// Equation(s):
// \mylcd|line2~22_combout  = (\mylcd|Decoder0~15_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~15_combout ),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~22 .lut_mask = 16'hF000;
defparam \mylcd|line2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \mylcd|line2[10][4]~23 (
// Equation(s):
// \mylcd|line2[10][4]~23_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[10][4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[10][4]~23 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[10][4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N25
dffeas \mylcd|line2[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][0] .is_wysiwyg = "true";
defparam \mylcd|line2[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~14 (
// Equation(s):
// \mylcd|curbuf[0]~14_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[14][0]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((!\mylcd|Add2~1_combout  & \mylcd|line2[10][0]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[14][0]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[10][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~14 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \mylcd|Decoder0~16 (
// Equation(s):
// \mylcd|Decoder0~16_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [3] & !\mylcd|ptr [0]))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~16 .lut_mask = 16'h0202;
defparam \mylcd|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \mylcd|Decoder0~17 (
// Equation(s):
// \mylcd|Decoder0~17_combout  = (\mylcd|Decoder0~16_combout  & (\mylcd|ptr [1] & (!\mylcd|always0~0_combout  & !\mylcd|Equal0~2_combout )))

	.dataa(\mylcd|Decoder0~16_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~17 .lut_mask = 16'h0008;
defparam \mylcd|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \mylcd|line2~24 (
// Equation(s):
// \mylcd|line2~24_combout  = (\mylcd|Decoder0~17_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~17_combout ),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~24 .lut_mask = 16'hF000;
defparam \mylcd|line2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \mylcd|line2[6][0]~25 (
// Equation(s):
// \mylcd|line2[6][0]~25_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~17_combout )

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|Decoder0~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[6][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[6][0]~25 .lut_mask = 16'hFCFC;
defparam \mylcd|line2[6][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N5
dffeas \mylcd|line2[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][0] .is_wysiwyg = "true";
defparam \mylcd|line2[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \mylcd|Decoder0~10 (
// Equation(s):
// \mylcd|Decoder0~10_combout  = (!\mylcd|ptr [3] & (!\mylcd|ptr [2] & !\mylcd|ptr [0]))

	.dataa(\mylcd|ptr [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~10 .lut_mask = 16'h0101;
defparam \mylcd|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \mylcd|Decoder0~11 (
// Equation(s):
// \mylcd|Decoder0~11_combout  = (!\mylcd|always0~0_combout  & (!\mylcd|Equal0~2_combout  & (\mylcd|Decoder0~10_combout  & \mylcd|ptr [1])))

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|Decoder0~10_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~11 .lut_mask = 16'h1000;
defparam \mylcd|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \mylcd|line2~18 (
// Equation(s):
// \mylcd|line2~18_combout  = (\mylcd|Decoder0~11_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~11_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~18 .lut_mask = 16'hCC00;
defparam \mylcd|line2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneive_lcell_comb \mylcd|line2[2][3]~19 (
// Equation(s):
// \mylcd|line2[2][3]~19_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~11_combout )

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|Decoder0~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[2][3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[2][3]~19 .lut_mask = 16'hFCFC;
defparam \mylcd|line2[2][3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N1
dffeas \mylcd|line2[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][0] .is_wysiwyg = "true";
defparam \mylcd|line2[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \mylcd|curbuf[0]~15 (
// Equation(s):
// \mylcd|curbuf[0]~15_combout  = (\mylcd|curbuf[0]~14_combout  & (((\mylcd|line2[6][0]~q )) # (!\mylcd|Add2~1_combout ))) # (!\mylcd|curbuf[0]~14_combout  & (\mylcd|Add2~1_combout  & ((\mylcd|line2[2][0]~q ))))

	.dataa(\mylcd|curbuf[0]~14_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[6][0]~q ),
	.datad(\mylcd|line2[2][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~15 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~16 (
// Equation(s):
// \mylcd|curbuf[0]~16_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[0]~13_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[0]~15_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[0]~13_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[0]~15_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~16 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~19 (
// Equation(s):
// \mylcd|curbuf[0]~19_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[0]~16_combout  & ((\mylcd|curbuf[0]~18_combout ))) # (!\mylcd|curbuf[0]~16_combout  & (\mylcd|curbuf[0]~11_combout )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[0]~16_combout ))))

	.dataa(\mylcd|curbuf[0]~11_combout ),
	.datab(\mylcd|curbuf[0]~18_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[0]~16_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~19 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \mylcd|lcd_data[2]~0 (
// Equation(s):
// \mylcd|lcd_data[2]~0_combout  = ((!\mylcd|index [1] & !\mylcd|index [0])) # (!\mylcd|Equal2~0_combout )

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[2]~0 .lut_mask = 16'h03FF;
defparam \mylcd|lcd_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \mylcd|Equal6~0 (
// Equation(s):
// \mylcd|Equal6~0_combout  = (!\mylcd|index [5] & (\mylcd|index [2] & (!\mylcd|index [1] & !\mylcd|index [3])))

	.dataa(\mylcd|index [5]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~0 .lut_mask = 16'h0004;
defparam \mylcd|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \mylcd|lcd_data[2]~1 (
// Equation(s):
// \mylcd|lcd_data[2]~1_combout  = ((\mylcd|Equal6~0_combout  & (\mylcd|index [0] $ (!\mylcd|index [4])))) # (!\mylcd|lcd_data[2]~0_combout )

	.dataa(\mylcd|lcd_data[2]~0_combout ),
	.datab(\mylcd|Equal6~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[2]~1 .lut_mask = 16'hD55D;
defparam \mylcd|lcd_data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \mylcd|lcd_data[2]~2 (
// Equation(s):
// \mylcd|lcd_data[2]~2_combout  = (!\mylcd|lcd_data[2]~1_combout  & ((\mylcd|index [0]) # ((\mylcd|index [1]) # (!\mylcd|Equal2~0_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|lcd_data[2]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[2]~2 .lut_mask = 16'h00EF;
defparam \mylcd|lcd_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \mylcd|LessThan2~0 (
// Equation(s):
// \mylcd|LessThan2~0_combout  = (!\mylcd|index [3] & (((!\mylcd|index [0] & !\mylcd|index [1])) # (!\mylcd|index [2])))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~0 .lut_mask = 16'h0037;
defparam \mylcd|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \mylcd|LessThan2~1 (
// Equation(s):
// \mylcd|LessThan2~1_combout  = (!\mylcd|index [5] & ((\mylcd|LessThan2~0_combout ) # (!\mylcd|index [4])))

	.dataa(\mylcd|index [5]),
	.datab(gnd),
	.datac(\mylcd|LessThan2~0_combout ),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~1 .lut_mask = 16'h5055;
defparam \mylcd|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \mylcd|Add1~1 (
// Equation(s):
// \mylcd|Add1~1_combout  = \mylcd|index [2] $ (((\mylcd|index [1]) # (\mylcd|index [0])))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~1 .lut_mask = 16'h5656;
defparam \mylcd|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \mylcd|line1[6][0]~feeder (
// Equation(s):
// \mylcd|line1[6][0]~feeder_combout  = \mylcd|line2[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N3
dffeas \mylcd|line1[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][0] .is_wysiwyg = "true";
defparam \mylcd|line1[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \mylcd|line1[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][0] .is_wysiwyg = "true";
defparam \mylcd|line1[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \mylcd|Add1~0 (
// Equation(s):
// \mylcd|Add1~0_combout  = \mylcd|index [0] $ (\mylcd|index [1])

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~0 .lut_mask = 16'h5A5A;
defparam \mylcd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \mylcd|curbuf[0]~7 (
// Equation(s):
// \mylcd|curbuf[0]~7_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[6][0]~q ) # ((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[2][0]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[6][0]~q ),
	.datac(\mylcd|line1[2][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~7 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \mylcd|line1[0][0]~feeder (
// Equation(s):
// \mylcd|line1[0][0]~feeder_combout  = \mylcd|line2[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \mylcd|line1[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][0] .is_wysiwyg = "true";
defparam \mylcd|line1[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \mylcd|line1[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][0] .is_wysiwyg = "true";
defparam \mylcd|line1[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \mylcd|curbuf[0]~8 (
// Equation(s):
// \mylcd|curbuf[0]~8_combout  = (\mylcd|curbuf[0]~7_combout  & (((\mylcd|line1[4][0]~q ) # (!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[0]~7_combout  & (\mylcd|line1[0][0]~q  & ((\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|curbuf[0]~7_combout ),
	.datab(\mylcd|line1[0][0]~q ),
	.datac(\mylcd|line1[4][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~8 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \mylcd|Add1~2 (
// Equation(s):
// \mylcd|Add1~2_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & ((\mylcd|index [0]) # (\mylcd|index [1])))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [3]),
	.cin(gnd),
	.combout(\mylcd|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~2 .lut_mask = 16'h37C8;
defparam \mylcd|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N21
dffeas \mylcd|line1[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][0] .is_wysiwyg = "true";
defparam \mylcd|line1[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \mylcd|line1[9][0]~feeder (
// Equation(s):
// \mylcd|line1[9][0]~feeder_combout  = \mylcd|line2[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N19
dffeas \mylcd|line1[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][0] .is_wysiwyg = "true";
defparam \mylcd|line1[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \mylcd|curbuf[0]~4 (
// Equation(s):
// \mylcd|curbuf[0]~4_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[9][0]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][0]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][0]~q ),
	.datad(\mylcd|line1[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~4 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N31
dffeas \mylcd|line1[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][0] .is_wysiwyg = "true";
defparam \mylcd|line1[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \mylcd|line1[15][0]~feeder (
// Equation(s):
// \mylcd|line1[15][0]~feeder_combout  = \mylcd|line2[15][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N1
dffeas \mylcd|line1[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][0] .is_wysiwyg = "true";
defparam \mylcd|line1[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \mylcd|curbuf[0]~5 (
// Equation(s):
// \mylcd|curbuf[0]~5_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[0]~4_combout  & (\mylcd|line1[13][0]~q )) # (!\mylcd|curbuf[0]~4_combout  & ((\mylcd|line1[15][0]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[0]~4_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[0]~4_combout ),
	.datac(\mylcd|line1[13][0]~q ),
	.datad(\mylcd|line1[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~5 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \mylcd|line1[8][0]~feeder (
// Equation(s):
// \mylcd|line1[8][0]~feeder_combout  = \mylcd|line2[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N27
dffeas \mylcd|line1[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][0] .is_wysiwyg = "true";
defparam \mylcd|line1[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N5
dffeas \mylcd|line1[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][0] .is_wysiwyg = "true";
defparam \mylcd|line1[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~2 (
// Equation(s):
// \mylcd|curbuf[0]~2_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[8][0]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[10][0]~q )))))

	.dataa(\mylcd|line1[8][0]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][0]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~2 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N7
dffeas \mylcd|line1[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][0] .is_wysiwyg = "true";
defparam \mylcd|line1[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \mylcd|line1[14][0]~feeder (
// Equation(s):
// \mylcd|line1[14][0]~feeder_combout  = \mylcd|line2[14][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N17
dffeas \mylcd|line1[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][0] .is_wysiwyg = "true";
defparam \mylcd|line1[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~3 (
// Equation(s):
// \mylcd|curbuf[0]~3_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[0]~2_combout  & (\mylcd|line1[12][0]~q )) # (!\mylcd|curbuf[0]~2_combout  & ((\mylcd|line1[14][0]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[0]~2_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[0]~2_combout ),
	.datac(\mylcd|line1[12][0]~q ),
	.datad(\mylcd|line1[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~3 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~6 (
// Equation(s):
// \mylcd|curbuf[0]~6_combout  = (\mylcd|Add1~2_combout  & (\mylcd|index [0])) # (!\mylcd|Add1~2_combout  & ((\mylcd|index [0] & ((\mylcd|curbuf[0]~3_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[0]~5_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[0]~5_combout ),
	.datad(\mylcd|curbuf[0]~3_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~6 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \mylcd|line1[5][0]~feeder (
// Equation(s):
// \mylcd|line1[5][0]~feeder_combout  = \mylcd|line2[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N15
dffeas \mylcd|line1[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][0] .is_wysiwyg = "true";
defparam \mylcd|line1[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \mylcd|line1[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][0] .is_wysiwyg = "true";
defparam \mylcd|line1[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N13
dffeas \mylcd|line1[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][0] .is_wysiwyg = "true";
defparam \mylcd|line1[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \mylcd|line1[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][0] .is_wysiwyg = "true";
defparam \mylcd|line1[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \mylcd|curbuf[0]~0 (
// Equation(s):
// \mylcd|curbuf[0]~0_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[7][0]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[3][0]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[3][0]~q ),
	.datad(\mylcd|line1[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~0 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~1 (
// Equation(s):
// \mylcd|curbuf[0]~1_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[0]~0_combout  & (\mylcd|line1[5][0]~q )) # (!\mylcd|curbuf[0]~0_combout  & ((\mylcd|line1[1][0]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[0]~0_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[5][0]~q ),
	.datac(\mylcd|line1[1][0]~q ),
	.datad(\mylcd|curbuf[0]~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~1 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[0]~9 (
// Equation(s):
// \mylcd|curbuf[0]~9_combout  = (\mylcd|curbuf[0]~6_combout  & ((\mylcd|curbuf[0]~8_combout ) # ((!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[0]~6_combout  & (((\mylcd|Add1~2_combout  & \mylcd|curbuf[0]~1_combout ))))

	.dataa(\mylcd|curbuf[0]~8_combout ),
	.datab(\mylcd|curbuf[0]~6_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[0]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~9 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~20 (
// Equation(s):
// \mylcd|curbuf[0]~20_combout  = (\mylcd|lcd_data[2]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[0]~9_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[0]~19_combout ))))

	.dataa(\mylcd|curbuf[0]~19_combout ),
	.datab(\mylcd|lcd_data[2]~2_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[0]~9_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~20 .lut_mask = 16'hC808;
defparam \mylcd|curbuf[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[0]~21 (
// Equation(s):
// \mylcd|curbuf[0]~21_combout  = (\mylcd|curbuf[0]~20_combout ) # ((!\mylcd|index [0] & (\mylcd|index [1] & \mylcd|Equal2~0_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|curbuf[0]~20_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~21 .lut_mask = 16'hFF40;
defparam \mylcd|curbuf[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \mylcd|lcd_data[0]~3 (
// Equation(s):
// \mylcd|lcd_data[0]~3_combout  = (!\mylcd|state1 [0] & (!\mylcd|state1 [1] & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout ))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[0]~3 .lut_mask = 16'h0103;
defparam \mylcd|lcd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N25
dffeas \mylcd|lcd_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[0] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \mylcd|line2~36 (
// Equation(s):
// \mylcd|line2~36_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~3_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~36 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N13
dffeas \mylcd|line2[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][1] .is_wysiwyg = "true";
defparam \mylcd|line2[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N19
dffeas \mylcd|line1[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][1] .is_wysiwyg = "true";
defparam \mylcd|line1[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \mylcd|line2~38 (
// Equation(s):
// \mylcd|line2~38_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [1])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~38 .lut_mask = 16'hCC00;
defparam \mylcd|line2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N31
dffeas \mylcd|line2[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][1] .is_wysiwyg = "true";
defparam \mylcd|line2[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N3
dffeas \mylcd|line1[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][1] .is_wysiwyg = "true";
defparam \mylcd|line1[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \mylcd|line2~37 (
// Equation(s):
// \mylcd|line2~37_combout  = (\mylcd|Decoder0~5_combout  & \myps2|last_data_received [1])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~37 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N31
dffeas \mylcd|line2[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][1] .is_wysiwyg = "true";
defparam \mylcd|line2[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N11
dffeas \mylcd|line1[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][1] .is_wysiwyg = "true";
defparam \mylcd|line1[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \mylcd|line2~35 (
// Equation(s):
// \mylcd|line2~35_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [1])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~35 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N13
dffeas \mylcd|line2[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][1] .is_wysiwyg = "true";
defparam \mylcd|line2[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N21
dffeas \mylcd|line1[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][1] .is_wysiwyg = "true";
defparam \mylcd|line1[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \mylcd|curbuf[1]~29 (
// Equation(s):
// \mylcd|curbuf[1]~29_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[12][1]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[8][1]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[8][1]~q ),
	.datad(\mylcd|line1[12][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~29 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~30 (
// Equation(s):
// \mylcd|curbuf[1]~30_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~29_combout  & ((\mylcd|line1[4][1]~q ))) # (!\mylcd|curbuf[1]~29_combout  & (\mylcd|line1[0][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~29_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[0][1]~q ),
	.datac(\mylcd|line1[4][1]~q ),
	.datad(\mylcd|curbuf[1]~29_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~30 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
cycloneive_lcell_comb \mylcd|line2~50 (
// Equation(s):
// \mylcd|line2~50_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [1] & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [1]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~50 .lut_mask = 16'h0800;
defparam \mylcd|line2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N23
dffeas \mylcd|line2[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][1] .is_wysiwyg = "true";
defparam \mylcd|line2[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N6
cycloneive_lcell_comb \mylcd|line1[5][1]~feeder (
// Equation(s):
// \mylcd|line1[5][1]~feeder_combout  = \mylcd|line2[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N7
dffeas \mylcd|line1[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][1] .is_wysiwyg = "true";
defparam \mylcd|line1[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneive_lcell_comb \mylcd|line2~48 (
// Equation(s):
// \mylcd|line2~48_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [1] & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [1]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~48 .lut_mask = 16'h0008;
defparam \mylcd|line2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N5
dffeas \mylcd|line2[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][1] .is_wysiwyg = "true";
defparam \mylcd|line2[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N17
dffeas \mylcd|line1[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][1] .is_wysiwyg = "true";
defparam \mylcd|line1[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \mylcd|line2~47 (
// Equation(s):
// \mylcd|line2~47_combout  = (!\mylcd|ptr [1] & (\mylcd|ptr [2] & (\myps2|last_data_received [1] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~47 .lut_mask = 16'h4000;
defparam \mylcd|line2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N21
dffeas \mylcd|line2[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][1] .is_wysiwyg = "true";
defparam \mylcd|line2[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N11
dffeas \mylcd|line1[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][1] .is_wysiwyg = "true";
defparam \mylcd|line1[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N4
cycloneive_lcell_comb \mylcd|line2~49 (
// Equation(s):
// \mylcd|line2~49_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~49 .lut_mask = 16'h1000;
defparam \mylcd|line2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N5
dffeas \mylcd|line2[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][1] .is_wysiwyg = "true";
defparam \mylcd|line2[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N13
dffeas \mylcd|line1[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][1] .is_wysiwyg = "true";
defparam \mylcd|line1[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[1]~22 (
// Equation(s):
// \mylcd|curbuf[1]~22_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[13][1]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[9][1]~q )))))

	.dataa(\mylcd|line1[13][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][1]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~22 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~23 (
// Equation(s):
// \mylcd|curbuf[1]~23_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~22_combout  & (\mylcd|line1[5][1]~q )) # (!\mylcd|curbuf[1]~22_combout  & ((\mylcd|line1[1][1]~q ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~22_combout ))))

	.dataa(\mylcd|line1[5][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][1]~q ),
	.datad(\mylcd|curbuf[1]~22_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~23 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \mylcd|line2~44 (
// Equation(s):
// \mylcd|line2~44_combout  = (\mylcd|Decoder0~15_combout  & \myps2|last_data_received [1])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~15_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~44 .lut_mask = 16'hCC00;
defparam \mylcd|line2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \mylcd|line2[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][1] .is_wysiwyg = "true";
defparam \mylcd|line2[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N23
dffeas \mylcd|line1[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][1] .is_wysiwyg = "true";
defparam \mylcd|line1[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \mylcd|line2~43 (
// Equation(s):
// \mylcd|line2~43_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~13_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~43 .lut_mask = 16'hAA00;
defparam \mylcd|line2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \mylcd|line2[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][3]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][1] .is_wysiwyg = "true";
defparam \mylcd|line2[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \mylcd|line1[14][1]~feeder (
// Equation(s):
// \mylcd|line1[14][1]~feeder_combout  = \mylcd|line2[14][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N29
dffeas \mylcd|line1[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][1] .is_wysiwyg = "true";
defparam \mylcd|line1[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[1]~26 (
// Equation(s):
// \mylcd|curbuf[1]~26_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[14][1]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][1]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][1]~q ),
	.datad(\mylcd|line1[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~26 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \mylcd|line2~46 (
// Equation(s):
// \mylcd|line2~46_combout  = (\mylcd|Decoder0~17_combout  & \myps2|last_data_received [1])

	.dataa(\mylcd|Decoder0~17_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~46 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N11
dffeas \mylcd|line2[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][1] .is_wysiwyg = "true";
defparam \mylcd|line2[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N9
dffeas \mylcd|line1[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][1] .is_wysiwyg = "true";
defparam \mylcd|line1[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \mylcd|line2~45 (
// Equation(s):
// \mylcd|line2~45_combout  = (\mylcd|Decoder0~11_combout  & \myps2|last_data_received [1])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~11_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~45 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \mylcd|line2[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][1] .is_wysiwyg = "true";
defparam \mylcd|line2[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \mylcd|line1[2][1]~feeder (
// Equation(s):
// \mylcd|line1[2][1]~feeder_combout  = \mylcd|line2[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N11
dffeas \mylcd|line1[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][1] .is_wysiwyg = "true";
defparam \mylcd|line1[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~27 (
// Equation(s):
// \mylcd|curbuf[1]~27_combout  = (\mylcd|curbuf[1]~26_combout  & (((\mylcd|line1[6][1]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[1]~26_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[2][1]~q ))))

	.dataa(\mylcd|curbuf[1]~26_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[6][1]~q ),
	.datad(\mylcd|line1[2][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~27 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \mylcd|line2~41 (
// Equation(s):
// \mylcd|line2~41_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~41 .lut_mask = 16'h4000;
defparam \mylcd|line2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N23
dffeas \mylcd|line2[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][1] .is_wysiwyg = "true";
defparam \mylcd|line2[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \mylcd|line1[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][1] .is_wysiwyg = "true";
defparam \mylcd|line1[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \mylcd|line2~40 (
// Equation(s):
// \mylcd|line2~40_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\mylcd|line2~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~40 .lut_mask = 16'h8000;
defparam \mylcd|line2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N13
dffeas \mylcd|line2[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][1] .is_wysiwyg = "true";
defparam \mylcd|line2[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N13
dffeas \mylcd|line1[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][1] .is_wysiwyg = "true";
defparam \mylcd|line1[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~24 (
// Equation(s):
// \mylcd|curbuf[1]~24_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[15][1]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][1]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][1]~q ),
	.datad(\mylcd|line1[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~24 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \mylcd|line2~39 (
// Equation(s):
// \mylcd|line2~39_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~39 .lut_mask = 16'h0080;
defparam \mylcd|line2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \mylcd|line2[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][1] .is_wysiwyg = "true";
defparam \mylcd|line2[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \mylcd|line1[3][1]~feeder (
// Equation(s):
// \mylcd|line1[3][1]~feeder_combout  = \mylcd|line2[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N3
dffeas \mylcd|line1[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][1] .is_wysiwyg = "true";
defparam \mylcd|line1[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \mylcd|line2~42 (
// Equation(s):
// \mylcd|line2~42_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~42 .lut_mask = 16'h8000;
defparam \mylcd|line2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N31
dffeas \mylcd|line2[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][1] .is_wysiwyg = "true";
defparam \mylcd|line2[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N25
dffeas \mylcd|line1[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][1] .is_wysiwyg = "true";
defparam \mylcd|line1[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[1]~25 (
// Equation(s):
// \mylcd|curbuf[1]~25_combout  = (\mylcd|curbuf[1]~24_combout  & (((\mylcd|line1[7][1]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[1]~24_combout  & (\mylcd|line1[3][1]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[1]~24_combout ),
	.datab(\mylcd|line1[3][1]~q ),
	.datac(\mylcd|line1[7][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~25 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~28 (
// Equation(s):
// \mylcd|curbuf[1]~28_combout  = (\mylcd|index [1] & (\mylcd|index [0] & (\mylcd|curbuf[1]~27_combout ))) # (!\mylcd|index [1] & ((\mylcd|index [0]) # ((\mylcd|curbuf[1]~25_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[1]~27_combout ),
	.datad(\mylcd|curbuf[1]~25_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~28 .lut_mask = 16'hD5C4;
defparam \mylcd|curbuf[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[1]~31 (
// Equation(s):
// \mylcd|curbuf[1]~31_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[1]~28_combout  & (\mylcd|curbuf[1]~30_combout )) # (!\mylcd|curbuf[1]~28_combout  & ((\mylcd|curbuf[1]~23_combout ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[1]~28_combout 
// ))))

	.dataa(\mylcd|curbuf[1]~30_combout ),
	.datab(\mylcd|curbuf[1]~23_combout ),
	.datac(\mylcd|Add1~0_combout ),
	.datad(\mylcd|curbuf[1]~28_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~31 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~32 (
// Equation(s):
// \mylcd|curbuf[1]~32_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][1]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][1]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[8][1]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[0][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~32 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~33 (
// Equation(s):
// \mylcd|curbuf[1]~33_combout  = (\mylcd|curbuf[1]~32_combout  & ((\mylcd|line2[4][1]~q ) # ((!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[1]~32_combout  & (((\mylcd|line2[12][1]~q  & \mylcd|Add2~0_combout ))))

	.dataa(\mylcd|line2[4][1]~q ),
	.datab(\mylcd|curbuf[1]~32_combout ),
	.datac(\mylcd|line2[12][1]~q ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~33 .lut_mask = 16'hB8CC;
defparam \mylcd|curbuf[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~36 (
// Equation(s):
// \mylcd|curbuf[1]~36_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[6][1]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[2][1]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[6][1]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[2][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~36 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~37 (
// Equation(s):
// \mylcd|curbuf[1]~37_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|curbuf[1]~36_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|curbuf[1]~36_combout  & (\mylcd|line2[14][1]~q )) # (!\mylcd|curbuf[1]~36_combout  & ((\mylcd|line2[10][1]~q )))))

	.dataa(\mylcd|line2[14][1]~q ),
	.datab(\mylcd|line2[10][1]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|curbuf[1]~36_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~37 .lut_mask = 16'hFA0C;
defparam \mylcd|curbuf[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~34 (
// Equation(s):
// \mylcd|curbuf[1]~34_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[15][1]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][1]~q ))))

	.dataa(\mylcd|line2[11][1]~q ),
	.datab(\mylcd|line2[15][1]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|Add2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~34 .lut_mask = 16'hFC0A;
defparam \mylcd|curbuf[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[1]~35 (
// Equation(s):
// \mylcd|curbuf[1]~35_combout  = (\mylcd|curbuf[1]~34_combout  & ((\mylcd|line2[7][1]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[1]~34_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[3][1]~q ))))

	.dataa(\mylcd|line2[7][1]~q ),
	.datab(\mylcd|curbuf[1]~34_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~35 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[1]~38 (
// Equation(s):
// \mylcd|curbuf[1]~38_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & ((\mylcd|curbuf[1]~35_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[1]~37_combout ))))

	.dataa(\mylcd|curbuf[1]~37_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[1]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~38 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~39 (
// Equation(s):
// \mylcd|curbuf[1]~39_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout ) # (\mylcd|line2[1][1]~q )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][1]~q  & (!\mylcd|Add2~0_combout )))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[9][1]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[1][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~39 .lut_mask = 16'hAEA4;
defparam \mylcd|curbuf[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~40 (
// Equation(s):
// \mylcd|curbuf[1]~40_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[1]~39_combout  & ((\mylcd|line2[5][1]~q ))) # (!\mylcd|curbuf[1]~39_combout  & (\mylcd|line2[13][1]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[1]~39_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[1]~39_combout ),
	.datac(\mylcd|line2[13][1]~q ),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~40 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~41 (
// Equation(s):
// \mylcd|curbuf[1]~41_combout  = (\mylcd|curbuf[1]~38_combout  & (((\mylcd|curbuf[1]~40_combout ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[1]~38_combout  & (\mylcd|curbuf[1]~33_combout  & ((\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[1]~33_combout ),
	.datab(\mylcd|curbuf[1]~38_combout ),
	.datac(\mylcd|curbuf[1]~40_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~41 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~42 (
// Equation(s):
// \mylcd|curbuf[1]~42_combout  = (\mylcd|lcd_data[2]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[1]~31_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[1]~41_combout )))))

	.dataa(\mylcd|curbuf[1]~31_combout ),
	.datab(\mylcd|curbuf[1]~41_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|lcd_data[2]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~42 .lut_mask = 16'hAC00;
defparam \mylcd|curbuf[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~43 (
// Equation(s):
// \mylcd|curbuf[1]~43_combout  = (\mylcd|curbuf[1]~42_combout ) # ((\mylcd|index [0] & (\mylcd|index [1] & \mylcd|Equal2~0_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|curbuf[1]~42_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~43 .lut_mask = 16'hFF80;
defparam \mylcd|curbuf[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N19
dffeas \mylcd|lcd_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[1]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[1] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneive_lcell_comb \mylcd|line2~66 (
// Equation(s):
// \mylcd|line2~66_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [2] & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~66 .lut_mask = 16'h0800;
defparam \mylcd|line2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N13
dffeas \mylcd|line2[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][2] .is_wysiwyg = "true";
defparam \mylcd|line2[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N7
dffeas \mylcd|line1[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][2] .is_wysiwyg = "true";
defparam \mylcd|line1[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \mylcd|line2~63 (
// Equation(s):
// \mylcd|line2~63_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [2] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~63 .lut_mask = 16'h0080;
defparam \mylcd|line2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N1
dffeas \mylcd|line2[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~63_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][2] .is_wysiwyg = "true";
defparam \mylcd|line2[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N1
dffeas \mylcd|line1[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][2] .is_wysiwyg = "true";
defparam \mylcd|line1[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \mylcd|line2~56 (
// Equation(s):
// \mylcd|line2~56_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [2])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~56 .lut_mask = 16'h8000;
defparam \mylcd|line2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N25
dffeas \mylcd|line2[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~56_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][2] .is_wysiwyg = "true";
defparam \mylcd|line2[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N13
dffeas \mylcd|line1[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][2] .is_wysiwyg = "true";
defparam \mylcd|line1[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \mylcd|line2~58 (
// Equation(s):
// \mylcd|line2~58_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\mylcd|ptr [2] & \myps2|last_data_received [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~58 .lut_mask = 16'h8000;
defparam \mylcd|line2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N13
dffeas \mylcd|line2[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~58_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][2] .is_wysiwyg = "true";
defparam \mylcd|line2[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N11
dffeas \mylcd|line1[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][2] .is_wysiwyg = "true";
defparam \mylcd|line1[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~44 (
// Equation(s):
// \mylcd|curbuf[2]~44_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((\mylcd|line1[7][2]~q ))) # (!\mylcd|Add1~2_combout  & (\mylcd|line1[15][2]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[15][2]~q ),
	.datad(\mylcd|line1[7][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~44 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~45 (
// Equation(s):
// \mylcd|curbuf[2]~45_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~44_combout  & (\mylcd|line1[5][2]~q )) # (!\mylcd|curbuf[2]~44_combout  & ((\mylcd|line1[13][2]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[2]~44_combout ))))

	.dataa(\mylcd|line1[5][2]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[13][2]~q ),
	.datad(\mylcd|curbuf[2]~44_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~45 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \mylcd|line2~62 (
// Equation(s):
// \mylcd|line2~62_combout  = (\mylcd|Decoder0~17_combout  & \myps2|last_data_received [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~17_combout ),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~62 .lut_mask = 16'hF000;
defparam \mylcd|line2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \mylcd|line2[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~62_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][2] .is_wysiwyg = "true";
defparam \mylcd|line2[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \mylcd|line1[6][2]~feeder (
// Equation(s):
// \mylcd|line1[6][2]~feeder_combout  = \mylcd|line2[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N27
dffeas \mylcd|line1[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][2] .is_wysiwyg = "true";
defparam \mylcd|line1[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \mylcd|line2~60 (
// Equation(s):
// \mylcd|line2~60_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~60 .lut_mask = 16'hF000;
defparam \mylcd|line2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N31
dffeas \mylcd|line2[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~60_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][3]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][2] .is_wysiwyg = "true";
defparam \mylcd|line2[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N29
dffeas \mylcd|line1[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][2] .is_wysiwyg = "true";
defparam \mylcd|line1[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~51 (
// Equation(s):
// \mylcd|curbuf[2]~51_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|line1[6][2]~q ) # ((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|line1[14][2]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[6][2]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][2]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~51 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \mylcd|line2~54 (
// Equation(s):
// \mylcd|line2~54_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [2])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~54 .lut_mask = 16'hCC00;
defparam \mylcd|line2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N29
dffeas \mylcd|line2[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][2] .is_wysiwyg = "true";
defparam \mylcd|line2[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N31
dffeas \mylcd|line1[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][2] .is_wysiwyg = "true";
defparam \mylcd|line1[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneive_lcell_comb \mylcd|line2~51 (
// Equation(s):
// \mylcd|line2~51_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [2])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~51 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N7
dffeas \mylcd|line2[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][2] .is_wysiwyg = "true";
defparam \mylcd|line2[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \mylcd|line1[12][2]~feeder (
// Equation(s):
// \mylcd|line1[12][2]~feeder_combout  = \mylcd|line2[12][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N25
dffeas \mylcd|line1[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][2] .is_wysiwyg = "true";
defparam \mylcd|line1[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~52 (
// Equation(s):
// \mylcd|curbuf[2]~52_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~51_combout  & (\mylcd|line1[4][2]~q )) # (!\mylcd|curbuf[2]~51_combout  & ((\mylcd|line1[12][2]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[2]~51_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[2]~51_combout ),
	.datac(\mylcd|line1[4][2]~q ),
	.datad(\mylcd|line1[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~52 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \mylcd|line2~55 (
// Equation(s):
// \mylcd|line2~55_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (!\mylcd|ptr [2] & \myps2|last_data_received [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~55 .lut_mask = 16'h0800;
defparam \mylcd|line2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N1
dffeas \mylcd|line2[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][2] .is_wysiwyg = "true";
defparam \mylcd|line2[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \mylcd|line1[3][2]~feeder (
// Equation(s):
// \mylcd|line1[3][2]~feeder_combout  = \mylcd|line2[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N23
dffeas \mylcd|line1[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][2] .is_wysiwyg = "true";
defparam \mylcd|line1[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \mylcd|line2~57 (
// Equation(s):
// \mylcd|line2~57_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [2])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~57 .lut_mask = 16'h4000;
defparam \mylcd|line2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N27
dffeas \mylcd|line2[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][2] .is_wysiwyg = "true";
defparam \mylcd|line2[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N3
dffeas \mylcd|line1[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][2] .is_wysiwyg = "true";
defparam \mylcd|line1[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N24
cycloneive_lcell_comb \mylcd|line2~65 (
// Equation(s):
// \mylcd|line2~65_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & (\myps2|last_data_received [2] & \mylcd|Decoder0~9_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~65 .lut_mask = 16'h1000;
defparam \mylcd|line2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N25
dffeas \mylcd|line2[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][2] .is_wysiwyg = "true";
defparam \mylcd|line2[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N22
cycloneive_lcell_comb \mylcd|line1[9][2]~feeder (
// Equation(s):
// \mylcd|line1[9][2]~feeder_combout  = \mylcd|line2[9][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N23
dffeas \mylcd|line1[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][2] .is_wysiwyg = "true";
defparam \mylcd|line1[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~48 (
// Equation(s):
// \mylcd|curbuf[2]~48_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[9][2]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[11][2]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][2]~q ),
	.datad(\mylcd|line1[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~48 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
cycloneive_lcell_comb \mylcd|line2~64 (
// Equation(s):
// \mylcd|line2~64_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [2] & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~64 .lut_mask = 16'h0008;
defparam \mylcd|line2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N25
dffeas \mylcd|line2[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~64_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][2] .is_wysiwyg = "true";
defparam \mylcd|line2[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N21
dffeas \mylcd|line1[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][2] .is_wysiwyg = "true";
defparam \mylcd|line1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \mylcd|curbuf[2]~49 (
// Equation(s):
// \mylcd|curbuf[2]~49_combout  = (\mylcd|curbuf[2]~48_combout  & (((\mylcd|line1[1][2]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[2]~48_combout  & (\mylcd|line1[3][2]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[3][2]~q ),
	.datab(\mylcd|curbuf[2]~48_combout ),
	.datac(\mylcd|line1[1][2]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~49 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \mylcd|line2~61 (
// Equation(s):
// \mylcd|line2~61_combout  = (\mylcd|Decoder0~15_combout  & \myps2|last_data_received [2])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~15_combout ),
	.datac(\myps2|last_data_received [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~61 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N27
dffeas \mylcd|line2[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~61_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][2] .is_wysiwyg = "true";
defparam \mylcd|line2[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N5
dffeas \mylcd|line1[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][2] .is_wysiwyg = "true";
defparam \mylcd|line1[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \mylcd|line2~53 (
// Equation(s):
// \mylcd|line2~53_combout  = (\mylcd|Decoder0~5_combout  & \myps2|last_data_received [2])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~53 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N21
dffeas \mylcd|line2[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][2] .is_wysiwyg = "true";
defparam \mylcd|line2[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N13
dffeas \mylcd|line1[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][2] .is_wysiwyg = "true";
defparam \mylcd|line1[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~46 (
// Equation(s):
// \mylcd|curbuf[2]~46_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[8][2]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[10][2]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][2]~q ),
	.datad(\mylcd|line1[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~46 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \mylcd|line2~52 (
// Equation(s):
// \mylcd|line2~52_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~3_combout )

	.dataa(\myps2|last_data_received [2]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~52 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N19
dffeas \mylcd|line2[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][2] .is_wysiwyg = "true";
defparam \mylcd|line2[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N31
dffeas \mylcd|line1[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][2] .is_wysiwyg = "true";
defparam \mylcd|line1[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \mylcd|line2~59 (
// Equation(s):
// \mylcd|line2~59_combout  = (\mylcd|Decoder0~11_combout  & \myps2|last_data_received [2])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~11_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~59 .lut_mask = 16'hCC00;
defparam \mylcd|line2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N21
dffeas \mylcd|line2[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][2] .is_wysiwyg = "true";
defparam \mylcd|line2[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \mylcd|line1[2][2]~feeder (
// Equation(s):
// \mylcd|line1[2][2]~feeder_combout  = \mylcd|line2[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N19
dffeas \mylcd|line1[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][2] .is_wysiwyg = "true";
defparam \mylcd|line1[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~47 (
// Equation(s):
// \mylcd|curbuf[2]~47_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[2]~46_combout  & (\mylcd|line1[0][2]~q )) # (!\mylcd|curbuf[2]~46_combout  & ((\mylcd|line1[2][2]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[2]~46_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[2]~46_combout ),
	.datac(\mylcd|line1[0][2]~q ),
	.datad(\mylcd|line1[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~47 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~50 (
// Equation(s):
// \mylcd|curbuf[2]~50_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|index [0])))) # (!\mylcd|Add1~1_combout  & ((\mylcd|index [0] & ((\mylcd|curbuf[2]~47_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[2]~49_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[2]~49_combout ),
	.datac(\mylcd|curbuf[2]~47_combout ),
	.datad(\mylcd|index [0]),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~50 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~53 (
// Equation(s):
// \mylcd|curbuf[2]~53_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[2]~50_combout  & ((\mylcd|curbuf[2]~52_combout ))) # (!\mylcd|curbuf[2]~50_combout  & (\mylcd|curbuf[2]~45_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[2]~50_combout 
// ))))

	.dataa(\mylcd|curbuf[2]~45_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|curbuf[2]~52_combout ),
	.datad(\mylcd|curbuf[2]~50_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~53 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \mylcd|curbuf[2]~54 (
// Equation(s):
// \mylcd|curbuf[2]~54_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][2]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][2]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[8][2]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[0][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~54 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \mylcd|curbuf[2]~55 (
// Equation(s):
// \mylcd|curbuf[2]~55_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[2]~54_combout  & (\mylcd|line2[4][2]~q )) # (!\mylcd|curbuf[2]~54_combout  & ((\mylcd|line2[12][2]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[2]~54_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[4][2]~q ),
	.datac(\mylcd|line2[12][2]~q ),
	.datad(\mylcd|curbuf[2]~54_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~55 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~61 (
// Equation(s):
// \mylcd|curbuf[2]~61_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[1][2]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[9][2]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[1][2]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[9][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~61 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
cycloneive_lcell_comb \mylcd|curbuf[2]~62 (
// Equation(s):
// \mylcd|curbuf[2]~62_combout  = (\mylcd|curbuf[2]~61_combout  & (((\mylcd|line2[5][2]~q ) # (!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[2]~61_combout  & (\mylcd|line2[13][2]~q  & (\mylcd|Add2~0_combout )))

	.dataa(\mylcd|curbuf[2]~61_combout ),
	.datab(\mylcd|line2[13][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[5][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~62 .lut_mask = 16'hEA4A;
defparam \mylcd|curbuf[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \mylcd|curbuf[2]~58 (
// Equation(s):
// \mylcd|curbuf[2]~58_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][2]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & ((\mylcd|line2[10][2]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[14][2]~q ),
	.datad(\mylcd|line2[10][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~58 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~59 (
// Equation(s):
// \mylcd|curbuf[2]~59_combout  = (\mylcd|curbuf[2]~58_combout  & ((\mylcd|line2[6][2]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[2]~58_combout  & (((\mylcd|Add2~1_combout  & \mylcd|line2[2][2]~q ))))

	.dataa(\mylcd|curbuf[2]~58_combout ),
	.datab(\mylcd|line2[6][2]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~59 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~56 (
// Equation(s):
// \mylcd|curbuf[2]~56_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][2]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[11][2]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[15][2]~q ),
	.datac(\mylcd|line2[11][2]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~56 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~57 (
// Equation(s):
// \mylcd|curbuf[2]~57_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[2]~56_combout  & (\mylcd|line2[7][2]~q )) # (!\mylcd|curbuf[2]~56_combout  & ((\mylcd|line2[3][2]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[2]~56_combout ))))

	.dataa(\mylcd|line2[7][2]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|curbuf[2]~56_combout ),
	.datad(\mylcd|line2[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~57 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~60 (
// Equation(s):
// \mylcd|curbuf[2]~60_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & ((\mylcd|curbuf[2]~57_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[2]~59_combout ))))

	.dataa(\mylcd|curbuf[2]~59_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[2]~57_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~60 .lut_mask = 16'hF2C2;
defparam \mylcd|curbuf[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~63 (
// Equation(s):
// \mylcd|curbuf[2]~63_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[2]~60_combout  & ((\mylcd|curbuf[2]~62_combout ))) # (!\mylcd|curbuf[2]~60_combout  & (\mylcd|curbuf[2]~55_combout )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[2]~60_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[2]~55_combout ),
	.datac(\mylcd|curbuf[2]~62_combout ),
	.datad(\mylcd|curbuf[2]~60_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~63 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~64 (
// Equation(s):
// \mylcd|curbuf[2]~64_combout  = (\mylcd|lcd_data[2]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[2]~53_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[2]~63_combout )))))

	.dataa(\mylcd|curbuf[2]~53_combout ),
	.datab(\mylcd|lcd_data[2]~2_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[2]~63_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~64 .lut_mask = 16'h8C80;
defparam \mylcd|curbuf[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~65 (
// Equation(s):
// \mylcd|curbuf[2]~65_combout  = (\mylcd|curbuf[2]~64_combout ) # ((\mylcd|index [0] & \mylcd|Equal2~0_combout ))

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|curbuf[2]~64_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~65 .lut_mask = 16'hFFA0;
defparam \mylcd|curbuf[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N5
dffeas \mylcd|lcd_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[2]~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[2] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \mylcd|line2~76 (
// Equation(s):
// \mylcd|line2~76_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~13_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~76 .lut_mask = 16'hCC00;
defparam \mylcd|line2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N1
dffeas \mylcd|line2[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~76_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][3]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][3] .is_wysiwyg = "true";
defparam \mylcd|line2[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneive_lcell_comb \mylcd|line2~77 (
// Equation(s):
// \mylcd|line2~77_combout  = (\mylcd|Decoder0~15_combout  & \myps2|last_data_received [3])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~15_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~77 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N1
dffeas \mylcd|line2[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~77_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][3] .is_wysiwyg = "true";
defparam \mylcd|line2[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~70 (
// Equation(s):
// \mylcd|curbuf[3]~70_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][3]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & ((\mylcd|line2[10][3]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[14][3]~q ),
	.datad(\mylcd|line2[10][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~70 .lut_mask = 16'hB9A8;
defparam \mylcd|curbuf[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneive_lcell_comb \mylcd|line2~75 (
// Equation(s):
// \mylcd|line2~75_combout  = (\mylcd|Decoder0~11_combout  & \myps2|last_data_received [3])

	.dataa(\mylcd|Decoder0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~75 .lut_mask = 16'hAA00;
defparam \mylcd|line2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N5
dffeas \mylcd|line2[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~75_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][3] .is_wysiwyg = "true";
defparam \mylcd|line2[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \mylcd|line2~78 (
// Equation(s):
// \mylcd|line2~78_combout  = (\mylcd|Decoder0~17_combout  & \myps2|last_data_received [3])

	.dataa(\mylcd|Decoder0~17_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~78 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \mylcd|line2[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~78_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][3] .is_wysiwyg = "true";
defparam \mylcd|line2[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~71 (
// Equation(s):
// \mylcd|curbuf[3]~71_combout  = (\mylcd|curbuf[3]~70_combout  & (((\mylcd|line2[6][3]~q )) # (!\mylcd|Add2~1_combout ))) # (!\mylcd|curbuf[3]~70_combout  & (\mylcd|Add2~1_combout  & (\mylcd|line2[2][3]~q )))

	.dataa(\mylcd|curbuf[3]~70_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[2][3]~q ),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~71 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \mylcd|line2~72 (
// Equation(s):
// \mylcd|line2~72_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~72 .lut_mask = 16'h8000;
defparam \mylcd|line2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N29
dffeas \mylcd|line2[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~72_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][3] .is_wysiwyg = "true";
defparam \mylcd|line2[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \mylcd|line2~73 (
// Equation(s):
// \mylcd|line2~73_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~73 .lut_mask = 16'h4000;
defparam \mylcd|line2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N7
dffeas \mylcd|line2[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~73_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][3] .is_wysiwyg = "true";
defparam \mylcd|line2[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~68 (
// Equation(s):
// \mylcd|curbuf[3]~68_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][3]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|line2[11][3]~q  & !\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[15][3]~q ),
	.datab(\mylcd|line2[11][3]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~68 .lut_mask = 16'hF0AC;
defparam \mylcd|curbuf[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \mylcd|line2~74 (
// Equation(s):
// \mylcd|line2~74_combout  = (\myps2|last_data_received [3] & (\mylcd|ptr [2] & (\mylcd|Decoder0~8_combout  & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~74 .lut_mask = 16'h8000;
defparam \mylcd|line2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N29
dffeas \mylcd|line2[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~74_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][3] .is_wysiwyg = "true";
defparam \mylcd|line2[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \mylcd|line2~71 (
// Equation(s):
// \mylcd|line2~71_combout  = (\myps2|last_data_received [3] & (!\mylcd|ptr [2] & (\mylcd|Decoder0~8_combout  & \mylcd|ptr [1])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~71 .lut_mask = 16'h2000;
defparam \mylcd|line2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N27
dffeas \mylcd|line2[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~71_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][3] .is_wysiwyg = "true";
defparam \mylcd|line2[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~69 (
// Equation(s):
// \mylcd|curbuf[3]~69_combout  = (\mylcd|curbuf[3]~68_combout  & (((\mylcd|line2[7][3]~q )) # (!\mylcd|Add2~1_combout ))) # (!\mylcd|curbuf[3]~68_combout  & (\mylcd|Add2~1_combout  & ((\mylcd|line2[3][3]~q ))))

	.dataa(\mylcd|curbuf[3]~68_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[7][3]~q ),
	.datad(\mylcd|line2[3][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~69 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~72 (
// Equation(s):
// \mylcd|curbuf[3]~72_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[3]~69_combout ) # (\mylcd|index [1])))) # (!\mylcd|index [0] & (\mylcd|curbuf[3]~71_combout  & ((!\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[3]~71_combout ),
	.datab(\mylcd|curbuf[3]~69_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~72 .lut_mask = 16'hF0CA;
defparam \mylcd|curbuf[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneive_lcell_comb \mylcd|line2~82 (
// Equation(s):
// \mylcd|line2~82_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [3] & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~82 .lut_mask = 16'h0800;
defparam \mylcd|line2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \mylcd|line2[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~82_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][3] .is_wysiwyg = "true";
defparam \mylcd|line2[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \mylcd|line2~79 (
// Equation(s):
// \mylcd|line2~79_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [3] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~79 .lut_mask = 16'h0080;
defparam \mylcd|line2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N19
dffeas \mylcd|line2[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~79_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][3] .is_wysiwyg = "true";
defparam \mylcd|line2[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N10
cycloneive_lcell_comb \mylcd|line2~81 (
// Equation(s):
// \mylcd|line2~81_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [3])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~81 .lut_mask = 16'h1000;
defparam \mylcd|line2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N11
dffeas \mylcd|line2[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~81_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][3] .is_wysiwyg = "true";
defparam \mylcd|line2[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneive_lcell_comb \mylcd|line2~80 (
// Equation(s):
// \mylcd|line2~80_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [3] & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~80 .lut_mask = 16'h0008;
defparam \mylcd|line2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N17
dffeas \mylcd|line2[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~80_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][3] .is_wysiwyg = "true";
defparam \mylcd|line2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[3]~73 (
// Equation(s):
// \mylcd|curbuf[3]~73_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][3]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][3]~q ))))

	.dataa(\mylcd|line2[9][3]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[1][3]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~73 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~74 (
// Equation(s):
// \mylcd|curbuf[3]~74_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~73_combout  & (\mylcd|line2[5][3]~q )) # (!\mylcd|curbuf[3]~73_combout  & ((\mylcd|line2[13][3]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~73_combout ))))

	.dataa(\mylcd|line2[5][3]~q ),
	.datab(\mylcd|line2[13][3]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[3]~73_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~74 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneive_lcell_comb \mylcd|line2~67 (
// Equation(s):
// \mylcd|line2~67_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [3])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~67 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N1
dffeas \mylcd|line2[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~67_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][3] .is_wysiwyg = "true";
defparam \mylcd|line2[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \mylcd|line2~70 (
// Equation(s):
// \mylcd|line2~70_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [3])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~70 .lut_mask = 16'hCC00;
defparam \mylcd|line2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N15
dffeas \mylcd|line2[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~70_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][3] .is_wysiwyg = "true";
defparam \mylcd|line2[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \mylcd|line2~69 (
// Equation(s):
// \mylcd|line2~69_combout  = (\mylcd|Decoder0~5_combout  & \myps2|last_data_received [3])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~69 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \mylcd|line2[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~69_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][3] .is_wysiwyg = "true";
defparam \mylcd|line2[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N4
cycloneive_lcell_comb \mylcd|line2~68 (
// Equation(s):
// \mylcd|line2~68_combout  = (\mylcd|Decoder0~3_combout  & \myps2|last_data_received [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\mylcd|line2~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~68 .lut_mask = 16'hF000;
defparam \mylcd|line2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N5
dffeas \mylcd|line2[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~68_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][3] .is_wysiwyg = "true";
defparam \mylcd|line2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[3]~66 (
// Equation(s):
// \mylcd|curbuf[3]~66_combout  = (\mylcd|Add2~0_combout  & (\mylcd|Add2~1_combout )) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][3]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][3]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[8][3]~q ),
	.datad(\mylcd|line2[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~66 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~67 (
// Equation(s):
// \mylcd|curbuf[3]~67_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~66_combout  & ((\mylcd|line2[4][3]~q ))) # (!\mylcd|curbuf[3]~66_combout  & (\mylcd|line2[12][3]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~66_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[12][3]~q ),
	.datac(\mylcd|line2[4][3]~q ),
	.datad(\mylcd|curbuf[3]~66_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~67 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[3]~75 (
// Equation(s):
// \mylcd|curbuf[3]~75_combout  = (\mylcd|curbuf[3]~72_combout  & (((\mylcd|curbuf[3]~74_combout )) # (!\mylcd|index [1]))) # (!\mylcd|curbuf[3]~72_combout  & (\mylcd|index [1] & ((\mylcd|curbuf[3]~67_combout ))))

	.dataa(\mylcd|curbuf[3]~72_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[3]~74_combout ),
	.datad(\mylcd|curbuf[3]~67_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~75 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~76 (
// Equation(s):
// \mylcd|curbuf[3]~76_combout  = (\mylcd|lcd_data[2]~1_combout  & ((\mylcd|index [1]) # (!\mylcd|Equal2~0_combout )))

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|Equal2~0_combout ),
	.datad(\mylcd|lcd_data[2]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~76 .lut_mask = 16'hCF00;
defparam \mylcd|curbuf[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~77 (
// Equation(s):
// \mylcd|curbuf[3]~77_combout  = (!\mylcd|curbuf[3]~76_combout  & (((\mylcd|curbuf[3]~75_combout  & !\mylcd|LessThan2~1_combout )) # (!\mylcd|lcd_data[2]~2_combout )))

	.dataa(\mylcd|curbuf[3]~75_combout ),
	.datab(\mylcd|curbuf[3]~76_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|lcd_data[2]~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~77 .lut_mask = 16'h0233;
defparam \mylcd|curbuf[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N25
dffeas \mylcd|line1[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][3] .is_wysiwyg = "true";
defparam \mylcd|line1[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneive_lcell_comb \mylcd|line1[6][3]~feeder (
// Equation(s):
// \mylcd|line1[6][3]~feeder_combout  = \mylcd|line2[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N21
dffeas \mylcd|line1[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][3] .is_wysiwyg = "true";
defparam \mylcd|line1[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~85 (
// Equation(s):
// \mylcd|curbuf[3]~85_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[6][3]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[2][3]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[2][3]~q ),
	.datad(\mylcd|line1[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~85 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N23
dffeas \mylcd|line1[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][3] .is_wysiwyg = "true";
defparam \mylcd|line1[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneive_lcell_comb \mylcd|line1[0][3]~feeder (
// Equation(s):
// \mylcd|line1[0][3]~feeder_combout  = \mylcd|line2[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N3
dffeas \mylcd|line1[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][3] .is_wysiwyg = "true";
defparam \mylcd|line1[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[3]~86 (
// Equation(s):
// \mylcd|curbuf[3]~86_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[3]~85_combout  & (\mylcd|line1[4][3]~q )) # (!\mylcd|curbuf[3]~85_combout  & ((\mylcd|line1[0][3]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[3]~85_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[3]~85_combout ),
	.datac(\mylcd|line1[4][3]~q ),
	.datad(\mylcd|line1[0][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~86 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N7
dffeas \mylcd|line1[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][3] .is_wysiwyg = "true";
defparam \mylcd|line1[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N3
dffeas \mylcd|line1[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][3] .is_wysiwyg = "true";
defparam \mylcd|line1[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~82 (
// Equation(s):
// \mylcd|curbuf[3]~82_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[9][3]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][3]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][3]~q ),
	.datad(\mylcd|line1[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~82 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N27
dffeas \mylcd|line1[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][3] .is_wysiwyg = "true";
defparam \mylcd|line1[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N17
dffeas \mylcd|line1[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][3] .is_wysiwyg = "true";
defparam \mylcd|line1[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~83 (
// Equation(s):
// \mylcd|curbuf[3]~83_combout  = (\mylcd|curbuf[3]~82_combout  & (((\mylcd|line1[13][3]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[3]~82_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[15][3]~q ))))

	.dataa(\mylcd|curbuf[3]~82_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[13][3]~q ),
	.datad(\mylcd|line1[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~83 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N31
dffeas \mylcd|line1[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][3] .is_wysiwyg = "true";
defparam \mylcd|line1[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N9
dffeas \mylcd|line1[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][3] .is_wysiwyg = "true";
defparam \mylcd|line1[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N7
dffeas \mylcd|line1[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][3] .is_wysiwyg = "true";
defparam \mylcd|line1[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N19
dffeas \mylcd|line1[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][3] .is_wysiwyg = "true";
defparam \mylcd|line1[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~80 (
// Equation(s):
// \mylcd|curbuf[3]~80_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[8][3]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][3]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][3]~q ),
	.datad(\mylcd|line1[8][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~80 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~81 (
// Equation(s):
// \mylcd|curbuf[3]~81_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~80_combout  & ((\mylcd|line1[12][3]~q ))) # (!\mylcd|curbuf[3]~80_combout  & (\mylcd|line1[14][3]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~80_combout ))))

	.dataa(\mylcd|line1[14][3]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[12][3]~q ),
	.datad(\mylcd|curbuf[3]~80_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~81 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~84 (
// Equation(s):
// \mylcd|curbuf[3]~84_combout  = (\mylcd|index [0] & ((\mylcd|Add1~2_combout ) # ((\mylcd|curbuf[3]~81_combout )))) # (!\mylcd|index [0] & (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[3]~83_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|curbuf[3]~83_combout ),
	.datad(\mylcd|curbuf[3]~81_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~84 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N11
dffeas \mylcd|line1[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][3] .is_wysiwyg = "true";
defparam \mylcd|line1[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N15
dffeas \mylcd|line1[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][3] .is_wysiwyg = "true";
defparam \mylcd|line1[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N1
dffeas \mylcd|line1[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][3] .is_wysiwyg = "true";
defparam \mylcd|line1[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N21
dffeas \mylcd|line1[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][3] .is_wysiwyg = "true";
defparam \mylcd|line1[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[3]~78 (
// Equation(s):
// \mylcd|curbuf[3]~78_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[1][3]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[3][3]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[3][3]~q ),
	.datad(\mylcd|line1[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~78 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~79 (
// Equation(s):
// \mylcd|curbuf[3]~79_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~78_combout  & (\mylcd|line1[5][3]~q )) # (!\mylcd|curbuf[3]~78_combout  & ((\mylcd|line1[7][3]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~78_combout ))))

	.dataa(\mylcd|line1[5][3]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[7][3]~q ),
	.datad(\mylcd|curbuf[3]~78_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~79 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~87 (
// Equation(s):
// \mylcd|curbuf[3]~87_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[3]~84_combout  & (\mylcd|curbuf[3]~86_combout )) # (!\mylcd|curbuf[3]~84_combout  & ((\mylcd|curbuf[3]~79_combout ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[3]~84_combout 
// ))))

	.dataa(\mylcd|curbuf[3]~86_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|curbuf[3]~84_combout ),
	.datad(\mylcd|curbuf[3]~79_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~87 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[3]~88 (
// Equation(s):
// \mylcd|curbuf[3]~88_combout  = (\mylcd|curbuf[3]~77_combout ) # ((!\mylcd|curbuf[3]~76_combout  & (\mylcd|LessThan2~1_combout  & \mylcd|curbuf[3]~87_combout )))

	.dataa(\mylcd|curbuf[3]~77_combout ),
	.datab(\mylcd|curbuf[3]~76_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[3]~87_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~88 .lut_mask = 16'hBAAA;
defparam \mylcd|curbuf[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas \mylcd|lcd_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[3]~88_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[3] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneive_lcell_comb \mylcd|line2~84 (
// Equation(s):
// \mylcd|line2~84_combout  = (\mylcd|Decoder0~3_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~84 .lut_mask = 16'hF000;
defparam \mylcd|line2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N3
dffeas \mylcd|line2[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~84_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][4] .is_wysiwyg = "true";
defparam \mylcd|line2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \mylcd|line1[0][4]~feeder (
// Equation(s):
// \mylcd|line1[0][4]~feeder_combout  = \mylcd|line2[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \mylcd|line1[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][4] .is_wysiwyg = "true";
defparam \mylcd|line1[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \mylcd|line2~86 (
// Equation(s):
// \mylcd|line2~86_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~86 .lut_mask = 16'hCC00;
defparam \mylcd|line2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N5
dffeas \mylcd|line2[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][4] .is_wysiwyg = "true";
defparam \mylcd|line2[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N1
dffeas \mylcd|line1[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][4] .is_wysiwyg = "true";
defparam \mylcd|line1[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N4
cycloneive_lcell_comb \mylcd|line2~85 (
// Equation(s):
// \mylcd|line2~85_combout  = (\mylcd|Decoder0~5_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~85 .lut_mask = 16'hCC00;
defparam \mylcd|line2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N5
dffeas \mylcd|line2[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][4] .is_wysiwyg = "true";
defparam \mylcd|line2[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N7
dffeas \mylcd|line1[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][4] .is_wysiwyg = "true";
defparam \mylcd|line1[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneive_lcell_comb \mylcd|line2~83 (
// Equation(s):
// \mylcd|line2~83_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [4])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~83 .lut_mask = 16'hAA00;
defparam \mylcd|line2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N27
dffeas \mylcd|line2[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~83_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][4] .is_wysiwyg = "true";
defparam \mylcd|line2[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \mylcd|line1[12][4]~feeder (
// Equation(s):
// \mylcd|line1[12][4]~feeder_combout  = \mylcd|line2[12][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N17
dffeas \mylcd|line1[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][4] .is_wysiwyg = "true";
defparam \mylcd|line1[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \mylcd|curbuf[4]~107 (
// Equation(s):
// \mylcd|curbuf[4]~107_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[12][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[8][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[8][4]~q ),
	.datad(\mylcd|line1[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~107 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~108 (
// Equation(s):
// \mylcd|curbuf[4]~108_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~107_combout  & ((\mylcd|line1[4][4]~q ))) # (!\mylcd|curbuf[4]~107_combout  & (\mylcd|line1[0][4]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~107_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[0][4]~q ),
	.datac(\mylcd|line1[4][4]~q ),
	.datad(\mylcd|curbuf[4]~107_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~108 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneive_lcell_comb \mylcd|line2~98 (
// Equation(s):
// \mylcd|line2~98_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [4] & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~98 .lut_mask = 16'h0800;
defparam \mylcd|line2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N15
dffeas \mylcd|line2[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~98_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][4] .is_wysiwyg = "true";
defparam \mylcd|line2[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N31
dffeas \mylcd|line1[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][4] .is_wysiwyg = "true";
defparam \mylcd|line1[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
cycloneive_lcell_comb \mylcd|line2~96 (
// Equation(s):
// \mylcd|line2~96_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [4] & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~96 .lut_mask = 16'h0008;
defparam \mylcd|line2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N29
dffeas \mylcd|line2[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~96_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][4] .is_wysiwyg = "true";
defparam \mylcd|line2[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N9
dffeas \mylcd|line1[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][4] .is_wysiwyg = "true";
defparam \mylcd|line1[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \mylcd|line2~95 (
// Equation(s):
// \mylcd|line2~95_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [4] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~95 .lut_mask = 16'h0080;
defparam \mylcd|line2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N11
dffeas \mylcd|line2[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~95_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][4] .is_wysiwyg = "true";
defparam \mylcd|line2[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N2
cycloneive_lcell_comb \mylcd|line1[13][4]~feeder (
// Equation(s):
// \mylcd|line1[13][4]~feeder_combout  = \mylcd|line2[13][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[13][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N3
dffeas \mylcd|line1[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][4] .is_wysiwyg = "true";
defparam \mylcd|line1[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N14
cycloneive_lcell_comb \mylcd|line2~97 (
// Equation(s):
// \mylcd|line2~97_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [4])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~97 .lut_mask = 16'h1000;
defparam \mylcd|line2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N15
dffeas \mylcd|line2[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~97_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][4] .is_wysiwyg = "true";
defparam \mylcd|line2[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N21
dffeas \mylcd|line1[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][4] .is_wysiwyg = "true";
defparam \mylcd|line1[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~100 (
// Equation(s):
// \mylcd|curbuf[4]~100_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[13][4]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[9][4]~q )))))

	.dataa(\mylcd|line1[13][4]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[9][4]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~100 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~101 (
// Equation(s):
// \mylcd|curbuf[4]~101_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~100_combout  & (\mylcd|line1[5][4]~q )) # (!\mylcd|curbuf[4]~100_combout  & ((\mylcd|line1[1][4]~q ))))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~100_combout ))))

	.dataa(\mylcd|line1[5][4]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[1][4]~q ),
	.datad(\mylcd|curbuf[4]~100_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~101 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \mylcd|line2~91 (
// Equation(s):
// \mylcd|line2~91_combout  = (\mylcd|Decoder0~11_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~11_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~91 .lut_mask = 16'hCC00;
defparam \mylcd|line2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N7
dffeas \mylcd|line2[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~91_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][4] .is_wysiwyg = "true";
defparam \mylcd|line2[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N31
dffeas \mylcd|line1[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][4] .is_wysiwyg = "true";
defparam \mylcd|line1[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \mylcd|line2~92 (
// Equation(s):
// \mylcd|line2~92_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~13_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~92 .lut_mask = 16'hCC00;
defparam \mylcd|line2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N11
dffeas \mylcd|line2[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~92_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][3]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][4] .is_wysiwyg = "true";
defparam \mylcd|line2[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \mylcd|line1[14][4]~feeder (
// Equation(s):
// \mylcd|line1[14][4]~feeder_combout  = \mylcd|line2[14][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N17
dffeas \mylcd|line1[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][4] .is_wysiwyg = "true";
defparam \mylcd|line1[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N14
cycloneive_lcell_comb \mylcd|line2~93 (
// Equation(s):
// \mylcd|line2~93_combout  = (\mylcd|Decoder0~15_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~15_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~93 .lut_mask = 16'hCC00;
defparam \mylcd|line2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N15
dffeas \mylcd|line2[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~93_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][4] .is_wysiwyg = "true";
defparam \mylcd|line2[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N27
dffeas \mylcd|line1[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][4] .is_wysiwyg = "true";
defparam \mylcd|line1[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \mylcd|curbuf[4]~104 (
// Equation(s):
// \mylcd|curbuf[4]~104_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[14][4]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[10][4]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[14][4]~q ),
	.datac(\mylcd|line1[10][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~104 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \mylcd|line2~94 (
// Equation(s):
// \mylcd|line2~94_combout  = (\mylcd|Decoder0~17_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~17_combout ),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~94 .lut_mask = 16'hF000;
defparam \mylcd|line2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \mylcd|line2[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~94_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][4] .is_wysiwyg = "true";
defparam \mylcd|line2[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N29
dffeas \mylcd|line1[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][4] .is_wysiwyg = "true";
defparam \mylcd|line1[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~105 (
// Equation(s):
// \mylcd|curbuf[4]~105_combout  = (\mylcd|curbuf[4]~104_combout  & (((\mylcd|line1[6][4]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[4]~104_combout  & (\mylcd|line1[2][4]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[2][4]~q ),
	.datab(\mylcd|curbuf[4]~104_combout ),
	.datac(\mylcd|line1[6][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~105 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \mylcd|line2~87 (
// Equation(s):
// \mylcd|line2~87_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [4] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~87 .lut_mask = 16'h0080;
defparam \mylcd|line2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N23
dffeas \mylcd|line2[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][4] .is_wysiwyg = "true";
defparam \mylcd|line2[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N7
dffeas \mylcd|line1[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][4] .is_wysiwyg = "true";
defparam \mylcd|line1[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \mylcd|line2~88 (
// Equation(s):
// \mylcd|line2~88_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [4])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~88 .lut_mask = 16'h8000;
defparam \mylcd|line2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N9
dffeas \mylcd|line2[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~88_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][4] .is_wysiwyg = "true";
defparam \mylcd|line2[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \mylcd|line1[15][4]~feeder (
// Equation(s):
// \mylcd|line1[15][4]~feeder_combout  = \mylcd|line2[15][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N9
dffeas \mylcd|line1[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][4] .is_wysiwyg = "true";
defparam \mylcd|line1[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \mylcd|line2~89 (
// Equation(s):
// \mylcd|line2~89_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [4])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~89 .lut_mask = 16'h4000;
defparam \mylcd|line2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N11
dffeas \mylcd|line2[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][4] .is_wysiwyg = "true";
defparam \mylcd|line2[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N19
dffeas \mylcd|line1[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][4] .is_wysiwyg = "true";
defparam \mylcd|line1[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \mylcd|curbuf[4]~102 (
// Equation(s):
// \mylcd|curbuf[4]~102_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[15][4]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[11][4]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[15][4]~q ),
	.datac(\mylcd|line1[11][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~102 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \mylcd|line2~90 (
// Equation(s):
// \mylcd|line2~90_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [4] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~90 .lut_mask = 16'h8000;
defparam \mylcd|line2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N17
dffeas \mylcd|line2[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][4] .is_wysiwyg = "true";
defparam \mylcd|line2[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y42_N21
dffeas \mylcd|line1[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][4] .is_wysiwyg = "true";
defparam \mylcd|line1[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~103 (
// Equation(s):
// \mylcd|curbuf[4]~103_combout  = (\mylcd|curbuf[4]~102_combout  & (((\mylcd|line1[7][4]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[4]~102_combout  & (\mylcd|line1[3][4]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[3][4]~q ),
	.datab(\mylcd|curbuf[4]~102_combout ),
	.datac(\mylcd|line1[7][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~103 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~106 (
// Equation(s):
// \mylcd|curbuf[4]~106_combout  = (\mylcd|index [1] & (\mylcd|curbuf[4]~105_combout  & (\mylcd|index [0]))) # (!\mylcd|index [1] & (((\mylcd|index [0]) # (\mylcd|curbuf[4]~103_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[4]~105_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[4]~103_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~106 .lut_mask = 16'hD5D0;
defparam \mylcd|curbuf[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \mylcd|curbuf[4]~109 (
// Equation(s):
// \mylcd|curbuf[4]~109_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[4]~106_combout  & (\mylcd|curbuf[4]~108_combout )) # (!\mylcd|curbuf[4]~106_combout  & ((\mylcd|curbuf[4]~101_combout ))))) # (!\mylcd|Add1~0_combout  & 
// (((\mylcd|curbuf[4]~106_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[4]~108_combout ),
	.datac(\mylcd|curbuf[4]~101_combout ),
	.datad(\mylcd|curbuf[4]~106_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~109 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \mylcd|Equal2~1 (
// Equation(s):
// \mylcd|Equal2~1_combout  = (!\mylcd|index [1] & (!\mylcd|index [0] & \mylcd|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~1 .lut_mask = 16'h0300;
defparam \mylcd|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~96 (
// Equation(s):
// \mylcd|curbuf[4]~96_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[1][4]~q ) # ((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|Add2~0_combout  & \mylcd|line2[9][4]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[1][4]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[9][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~96 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~97 (
// Equation(s):
// \mylcd|curbuf[4]~97_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~96_combout  & (\mylcd|line2[5][4]~q )) # (!\mylcd|curbuf[4]~96_combout  & ((\mylcd|line2[13][4]~q ))))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[4]~96_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[4]~96_combout ),
	.datac(\mylcd|line2[5][4]~q ),
	.datad(\mylcd|line2[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~97 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~91 (
// Equation(s):
// \mylcd|curbuf[4]~91_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[15][4]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][4]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[11][4]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~91 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~92 (
// Equation(s):
// \mylcd|curbuf[4]~92_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[4]~91_combout  & ((\mylcd|line2[7][4]~q ))) # (!\mylcd|curbuf[4]~91_combout  & (\mylcd|line2[3][4]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[4]~91_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[3][4]~q ),
	.datac(\mylcd|line2[7][4]~q ),
	.datad(\mylcd|curbuf[4]~91_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~92 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~93 (
// Equation(s):
// \mylcd|curbuf[4]~93_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & (\mylcd|line2[14][4]~q )) # (!\mylcd|Add2~0_combout  & ((\mylcd|line2[10][4]~q )))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[14][4]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[10][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~93 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~94 (
// Equation(s):
// \mylcd|curbuf[4]~94_combout  = (\mylcd|curbuf[4]~93_combout  & (((\mylcd|line2[6][4]~q ) # (!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[4]~93_combout  & (\mylcd|line2[2][4]~q  & ((\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[2][4]~q ),
	.datab(\mylcd|line2[6][4]~q ),
	.datac(\mylcd|curbuf[4]~93_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~94 .lut_mask = 16'hCAF0;
defparam \mylcd|curbuf[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~95 (
// Equation(s):
// \mylcd|curbuf[4]~95_combout  = (\mylcd|index [1] & (\mylcd|index [0])) # (!\mylcd|index [1] & ((\mylcd|index [0] & (\mylcd|curbuf[4]~92_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[4]~94_combout )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[4]~92_combout ),
	.datad(\mylcd|curbuf[4]~94_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~95 .lut_mask = 16'hD9C8;
defparam \mylcd|curbuf[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneive_lcell_comb \mylcd|curbuf[4]~89 (
// Equation(s):
// \mylcd|curbuf[4]~89_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[0][4]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][4]~q ))))

	.dataa(\mylcd|line2[8][4]~q ),
	.datab(\mylcd|line2[0][4]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~89 .lut_mask = 16'hFC0A;
defparam \mylcd|curbuf[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~90 (
// Equation(s):
// \mylcd|curbuf[4]~90_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~89_combout  & ((\mylcd|line2[4][4]~q ))) # (!\mylcd|curbuf[4]~89_combout  & (\mylcd|line2[12][4]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[4]~89_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[12][4]~q ),
	.datac(\mylcd|curbuf[4]~89_combout ),
	.datad(\mylcd|line2[4][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~90 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \mylcd|curbuf[4]~98 (
// Equation(s):
// \mylcd|curbuf[4]~98_combout  = (\mylcd|curbuf[4]~95_combout  & ((\mylcd|curbuf[4]~97_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[4]~95_combout  & (((\mylcd|index [1] & \mylcd|curbuf[4]~90_combout ))))

	.dataa(\mylcd|curbuf[4]~97_combout ),
	.datab(\mylcd|curbuf[4]~95_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~90_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~98 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~99 (
// Equation(s):
// \mylcd|curbuf[4]~99_combout  = (\mylcd|Equal2~1_combout ) # ((!\mylcd|LessThan2~1_combout  & (!\mylcd|lcd_data[2]~1_combout  & \mylcd|curbuf[4]~98_combout )))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|Equal2~1_combout ),
	.datac(\mylcd|lcd_data[2]~1_combout ),
	.datad(\mylcd|curbuf[4]~98_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~99 .lut_mask = 16'hCDCC;
defparam \mylcd|curbuf[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~110 (
// Equation(s):
// \mylcd|curbuf[4]~110_combout  = (\mylcd|curbuf[4]~99_combout ) # ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[4]~109_combout  & !\mylcd|lcd_data[2]~1_combout )))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[4]~109_combout ),
	.datac(\mylcd|lcd_data[2]~1_combout ),
	.datad(\mylcd|curbuf[4]~99_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~110 .lut_mask = 16'hFF08;
defparam \mylcd|curbuf[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N9
dffeas \mylcd|lcd_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[4]~110_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[4] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \mylcd|Decoder0~21 (
// Equation(s):
// \mylcd|Decoder0~21_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [1] & \mylcd|Decoder0~9_combout ))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~21 .lut_mask = 16'h2020;
defparam \mylcd|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \mylcd|line2~102 (
// Equation(s):
// \mylcd|line2~102_combout  = (\mylcd|Decoder0~21_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~21_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[13][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[13][5]~q ),
	.datad(\mylcd|Decoder0~21_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~102 .lut_mask = 16'h5530;
defparam \mylcd|line2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \mylcd|line2[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~102_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][5] .is_wysiwyg = "true";
defparam \mylcd|line2[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N18
cycloneive_lcell_comb \mylcd|Decoder0~20 (
// Equation(s):
// \mylcd|Decoder0~20_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & \mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~20 .lut_mask = 16'hA000;
defparam \mylcd|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \mylcd|line2~101 (
// Equation(s):
// \mylcd|line2~101_combout  = (\mylcd|Decoder0~20_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~20_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[15][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[15][5]~q ),
	.datad(\mylcd|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~101 .lut_mask = 16'h5530;
defparam \mylcd|line2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N7
dffeas \mylcd|line2[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~101_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][5] .is_wysiwyg = "true";
defparam \mylcd|line2[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N0
cycloneive_lcell_comb \mylcd|Decoder0~19 (
// Equation(s):
// \mylcd|Decoder0~19_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~9_combout  & \mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~19 .lut_mask = 16'h5000;
defparam \mylcd|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \mylcd|line2~100 (
// Equation(s):
// \mylcd|line2~100_combout  = (\mylcd|Decoder0~19_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~19_combout  & (((\mylcd|line2[11][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|Decoder0~19_combout ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~100 .lut_mask = 16'h4474;
defparam \mylcd|line2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N5
dffeas \mylcd|line2[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~100_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][5] .is_wysiwyg = "true";
defparam \mylcd|line2[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~111 (
// Equation(s):
// \mylcd|curbuf[5]~111_combout  = (\mylcd|index [2] & (!\mylcd|line2[15][5]~q  & (!\mylcd|index [1]))) # (!\mylcd|index [2] & (((\mylcd|index [1]) # (!\mylcd|line2[11][5]~q ))))

	.dataa(\mylcd|line2[15][5]~q ),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[11][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~111 .lut_mask = 16'h3437;
defparam \mylcd|curbuf[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \mylcd|Decoder0~18 (
// Equation(s):
// \mylcd|Decoder0~18_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & \mylcd|Decoder0~9_combout ))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~18 .lut_mask = 16'h1010;
defparam \mylcd|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \mylcd|line2~99 (
// Equation(s):
// \mylcd|line2~99_combout  = (\mylcd|Decoder0~18_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~18_combout  & (((\mylcd|line2[9][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|Decoder0~18_combout ),
	.datac(\mylcd|line2[9][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~99 .lut_mask = 16'h4474;
defparam \mylcd|line2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \mylcd|line2[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~99_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][5] .is_wysiwyg = "true";
defparam \mylcd|line2[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~112 (
// Equation(s):
// \mylcd|curbuf[5]~112_combout  = (\mylcd|curbuf[5]~111_combout  & (((!\mylcd|index [1])) # (!\mylcd|line2[13][5]~q ))) # (!\mylcd|curbuf[5]~111_combout  & (((\mylcd|index [1] & !\mylcd|line2[9][5]~q ))))

	.dataa(\mylcd|line2[13][5]~q ),
	.datab(\mylcd|curbuf[5]~111_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~112 .lut_mask = 16'h4C7C;
defparam \mylcd|curbuf[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \mylcd|Decoder0~24 (
// Equation(s):
// \mylcd|Decoder0~24_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~8_combout  & \mylcd|ptr [1]))

	.dataa(gnd),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~24 .lut_mask = 16'hC000;
defparam \mylcd|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \mylcd|line2~113 (
// Equation(s):
// \mylcd|line2~113_combout  = (\mylcd|Decoder0~24_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~24_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[7][5]~q )))

	.dataa(\mylcd|Decoder0~24_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~113 .lut_mask = 16'h10BA;
defparam \mylcd|line2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \mylcd|line2[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~113_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][5] .is_wysiwyg = "true";
defparam \mylcd|line2[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \mylcd|Decoder0~23 (
// Equation(s):
// \mylcd|Decoder0~23_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~8_combout  & \mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~23 .lut_mask = 16'h4040;
defparam \mylcd|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \mylcd|line2~112 (
// Equation(s):
// \mylcd|line2~112_combout  = (\mylcd|Decoder0~23_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~23_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[3][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[3][5]~q ),
	.datad(\mylcd|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~112 .lut_mask = 16'h5530;
defparam \mylcd|line2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \mylcd|line2[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~112_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][5] .is_wysiwyg = "true";
defparam \mylcd|line2[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~118 (
// Equation(s):
// \mylcd|curbuf[5]~118_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[7][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[3][5]~q )))))

	.dataa(\mylcd|line2[7][5]~q ),
	.datab(\mylcd|line2[3][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~118 .lut_mask = 16'h05F3;
defparam \mylcd|curbuf[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \mylcd|Decoder0~25 (
// Equation(s):
// \mylcd|Decoder0~25_combout  = (\mylcd|ptr [2] & (\mylcd|Decoder0~8_combout  & !\mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~25 .lut_mask = 16'h0808;
defparam \mylcd|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \mylcd|line2~114 (
// Equation(s):
// \mylcd|line2~114_combout  = (\mylcd|Decoder0~25_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~25_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[5][5]~q )))

	.dataa(\mylcd|Decoder0~25_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[5][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~114 .lut_mask = 16'h10BA;
defparam \mylcd|line2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \mylcd|line2[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~114_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][5] .is_wysiwyg = "true";
defparam \mylcd|line2[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \mylcd|Decoder0~22 (
// Equation(s):
// \mylcd|Decoder0~22_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~8_combout  & !\mylcd|ptr [1]))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~22 .lut_mask = 16'h0404;
defparam \mylcd|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \mylcd|line2~111 (
// Equation(s):
// \mylcd|line2~111_combout  = (\mylcd|Decoder0~22_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~22_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[1][5]~q )))

	.dataa(\mylcd|Decoder0~22_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~111 .lut_mask = 16'h10BA;
defparam \mylcd|line2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \mylcd|line2[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~111_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][5] .is_wysiwyg = "true";
defparam \mylcd|line2[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~119 (
// Equation(s):
// \mylcd|curbuf[5]~119_combout  = (\mylcd|curbuf[5]~118_combout  & (((!\mylcd|index [1])) # (!\mylcd|line2[5][5]~q ))) # (!\mylcd|curbuf[5]~118_combout  & (((\mylcd|index [1] & !\mylcd|line2[1][5]~q ))))

	.dataa(\mylcd|curbuf[5]~118_combout ),
	.datab(\mylcd|line2[5][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[1][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~119 .lut_mask = 16'h2A7A;
defparam \mylcd|curbuf[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \mylcd|line2~107 (
// Equation(s):
// \mylcd|line2~107_combout  = (\mylcd|Decoder0~5_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~5_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[8][5]~q )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|line2[8][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~107 .lut_mask = 16'h10DC;
defparam \mylcd|line2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \mylcd|line2[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~107_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][5] .is_wysiwyg = "true";
defparam \mylcd|line2[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \mylcd|line2~108 (
// Equation(s):
// \mylcd|line2~108_combout  = (\mylcd|Decoder0~15_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~15_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[10][5]~q )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~15_combout ),
	.datac(\mylcd|line2[10][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~108 .lut_mask = 16'h10DC;
defparam \mylcd|line2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \mylcd|line2[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~108_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][5] .is_wysiwyg = "true";
defparam \mylcd|line2[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \mylcd|line2~109 (
// Equation(s):
// \mylcd|line2~109_combout  = (\mylcd|Decoder0~13_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~13_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[14][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[14][5]~q ),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~109 .lut_mask = 16'h5530;
defparam \mylcd|line2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \mylcd|line2[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][5] .is_wysiwyg = "true";
defparam \mylcd|line2[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \mylcd|curbuf[5]~115 (
// Equation(s):
// \mylcd|curbuf[5]~115_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & ((!\mylcd|line2[14][5]~q ))) # (!\mylcd|index [2] & (!\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[10][5]~q ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|line2[14][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~115 .lut_mask = 16'h0B5B;
defparam \mylcd|curbuf[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \mylcd|line2~110 (
// Equation(s):
// \mylcd|line2~110_combout  = (\mylcd|Decoder0~1_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~1_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[12][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[12][5]~q ),
	.datad(\mylcd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~110 .lut_mask = 16'h5530;
defparam \mylcd|line2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N3
dffeas \mylcd|line2[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~110_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][5] .is_wysiwyg = "true";
defparam \mylcd|line2[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~116 (
// Equation(s):
// \mylcd|curbuf[5]~116_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~115_combout  & ((!\mylcd|line2[12][5]~q ))) # (!\mylcd|curbuf[5]~115_combout  & (!\mylcd|line2[8][5]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~115_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[8][5]~q ),
	.datac(\mylcd|curbuf[5]~115_combout ),
	.datad(\mylcd|line2[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~116 .lut_mask = 16'h52F2;
defparam \mylcd|curbuf[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \mylcd|line2~103 (
// Equation(s):
// \mylcd|line2~103_combout  = (\mylcd|Decoder0~3_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~3_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[0][5]~q )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~3_combout ),
	.datac(\mylcd|line2[0][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~103 .lut_mask = 16'h10DC;
defparam \mylcd|line2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \mylcd|line2[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~103_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][5] .is_wysiwyg = "true";
defparam \mylcd|line2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \mylcd|line2~104 (
// Equation(s):
// \mylcd|line2~104_combout  = (\mylcd|Decoder0~11_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~11_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[2][5]~q )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~11_combout ),
	.datac(\mylcd|line2[2][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~104 .lut_mask = 16'h10DC;
defparam \mylcd|line2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N21
dffeas \mylcd|line2[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~104_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][5] .is_wysiwyg = "true";
defparam \mylcd|line2[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \mylcd|line2~105 (
// Equation(s):
// \mylcd|line2~105_combout  = (\mylcd|Decoder0~17_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~17_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[6][5]~q )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~17_combout ),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~105 .lut_mask = 16'h10DC;
defparam \mylcd|line2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N15
dffeas \mylcd|line2[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~105_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][5] .is_wysiwyg = "true";
defparam \mylcd|line2[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~113 (
// Equation(s):
// \mylcd|curbuf[5]~113_combout  = (\mylcd|index [2] & (((!\mylcd|line2[6][5]~q  & !\mylcd|index [1])))) # (!\mylcd|index [2] & (((\mylcd|index [1])) # (!\mylcd|line2[2][5]~q )))

	.dataa(\mylcd|index [2]),
	.datab(\mylcd|line2[2][5]~q ),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~113 .lut_mask = 16'h551B;
defparam \mylcd|curbuf[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \mylcd|line2~106 (
// Equation(s):
// \mylcd|line2~106_combout  = (\mylcd|Decoder0~7_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~7_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[4][5]~q )))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~106 .lut_mask = 16'h10DC;
defparam \mylcd|line2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N29
dffeas \mylcd|line2[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~106_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][5] .is_wysiwyg = "true";
defparam \mylcd|line2[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \mylcd|curbuf[5]~114 (
// Equation(s):
// \mylcd|curbuf[5]~114_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~113_combout  & ((!\mylcd|line2[4][5]~q ))) # (!\mylcd|curbuf[5]~113_combout  & (!\mylcd|line2[0][5]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~113_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[0][5]~q ),
	.datac(\mylcd|curbuf[5]~113_combout ),
	.datad(\mylcd|line2[4][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~114 .lut_mask = 16'h52F2;
defparam \mylcd|curbuf[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \mylcd|curbuf[5]~117 (
// Equation(s):
// \mylcd|curbuf[5]~117_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|index [0]) # (\mylcd|curbuf[5]~114_combout )))) # (!\mylcd|Add2~1_combout  & (\mylcd|curbuf[5]~116_combout  & (!\mylcd|index [0])))

	.dataa(\mylcd|curbuf[5]~116_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[5]~114_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~117 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~120 (
// Equation(s):
// \mylcd|curbuf[5]~120_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~117_combout  & ((\mylcd|curbuf[5]~119_combout ))) # (!\mylcd|curbuf[5]~117_combout  & (\mylcd|curbuf[5]~112_combout )))) # (!\mylcd|index [0] & (((\mylcd|curbuf[5]~117_combout ))))

	.dataa(\mylcd|curbuf[5]~112_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[5]~119_combout ),
	.datad(\mylcd|curbuf[5]~117_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~120 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~121 (
// Equation(s):
// \mylcd|curbuf[5]~121_combout  = (\mylcd|Equal2~1_combout ) # ((!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[5]~120_combout  & !\mylcd|lcd_data[2]~1_combout )))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[5]~120_combout ),
	.datac(\mylcd|lcd_data[2]~1_combout ),
	.datad(\mylcd|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~121 .lut_mask = 16'hFF04;
defparam \mylcd|curbuf[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \mylcd|line1[12][5]~feeder (
// Equation(s):
// \mylcd|line1[12][5]~feeder_combout  = \mylcd|line2[12][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \mylcd|line1[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][5] .is_wysiwyg = "true";
defparam \mylcd|line1[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \mylcd|line1[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][5] .is_wysiwyg = "true";
defparam \mylcd|line1[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~129 (
// Equation(s):
// \mylcd|curbuf[5]~129_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout  & (!\mylcd|line1[12][5]~q )) # (!\mylcd|Add1~0_combout  & ((!\mylcd|line1[14][5]~q )))))

	.dataa(\mylcd|line1[12][5]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][5]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~129 .lut_mask = 16'hDD03;
defparam \mylcd|curbuf[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N21
dffeas \mylcd|line1[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][5] .is_wysiwyg = "true";
defparam \mylcd|line1[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \mylcd|line1[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][5] .is_wysiwyg = "true";
defparam \mylcd|line1[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~130 (
// Equation(s):
// \mylcd|curbuf[5]~130_combout  = (\mylcd|curbuf[5]~129_combout  & (((!\mylcd|line1[4][5]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[5]~129_combout  & (\mylcd|Add1~2_combout  & ((!\mylcd|line1[6][5]~q ))))

	.dataa(\mylcd|curbuf[5]~129_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][5]~q ),
	.datad(\mylcd|line1[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~130 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N21
dffeas \mylcd|line1[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][5] .is_wysiwyg = "true";
defparam \mylcd|line1[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \mylcd|line1[3][5]~feeder (
// Equation(s):
// \mylcd|line1[3][5]~feeder_combout  = \mylcd|line2[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N19
dffeas \mylcd|line1[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][5] .is_wysiwyg = "true";
defparam \mylcd|line1[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~126 (
// Equation(s):
// \mylcd|curbuf[5]~126_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((!\mylcd|line1[3][5]~q ))) # (!\mylcd|Add1~2_combout  & (!\mylcd|line1[11][5]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[11][5]~q ),
	.datad(\mylcd|line1[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~126 .lut_mask = 16'h89CD;
defparam \mylcd|curbuf[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N15
dffeas \mylcd|line1[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][5] .is_wysiwyg = "true";
defparam \mylcd|line1[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \mylcd|line1[9][5]~feeder (
// Equation(s):
// \mylcd|line1[9][5]~feeder_combout  = \mylcd|line2[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N17
dffeas \mylcd|line1[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][5] .is_wysiwyg = "true";
defparam \mylcd|line1[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneive_lcell_comb \mylcd|curbuf[5]~127 (
// Equation(s):
// \mylcd|curbuf[5]~127_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~126_combout  & (!\mylcd|line1[1][5]~q )) # (!\mylcd|curbuf[5]~126_combout  & ((!\mylcd|line1[9][5]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[5]~126_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[5]~126_combout ),
	.datac(\mylcd|line1[1][5]~q ),
	.datad(\mylcd|line1[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~127 .lut_mask = 16'h4C6E;
defparam \mylcd|curbuf[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \mylcd|line1[2][5]~feeder (
// Equation(s):
// \mylcd|line1[2][5]~feeder_combout  = \mylcd|line2[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N27
dffeas \mylcd|line1[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][5] .is_wysiwyg = "true";
defparam \mylcd|line1[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N11
dffeas \mylcd|line1[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][5] .is_wysiwyg = "true";
defparam \mylcd|line1[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~124 (
// Equation(s):
// \mylcd|curbuf[5]~124_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & (!\mylcd|line1[2][5]~q )) # (!\mylcd|Add1~2_combout  & ((!\mylcd|line1[10][5]~q )))))

	.dataa(\mylcd|line1[2][5]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][5]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~124 .lut_mask = 16'hDD03;
defparam \mylcd|curbuf[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N23
dffeas \mylcd|line1[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][5] .is_wysiwyg = "true";
defparam \mylcd|line1[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \mylcd|line1[8][5]~feeder (
// Equation(s):
// \mylcd|line1[8][5]~feeder_combout  = \mylcd|line2[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \mylcd|line1[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][5] .is_wysiwyg = "true";
defparam \mylcd|line1[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~125 (
// Equation(s):
// \mylcd|curbuf[5]~125_combout  = (\mylcd|curbuf[5]~124_combout  & (((!\mylcd|line1[0][5]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[5]~124_combout  & (\mylcd|Add1~0_combout  & ((!\mylcd|line1[8][5]~q ))))

	.dataa(\mylcd|curbuf[5]~124_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[0][5]~q ),
	.datad(\mylcd|line1[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~125 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~128 (
// Equation(s):
// \mylcd|curbuf[5]~128_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[5]~125_combout ) # (\mylcd|Add1~1_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[5]~127_combout  & ((!\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|curbuf[5]~127_combout ),
	.datab(\mylcd|curbuf[5]~125_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~128 .lut_mask = 16'hF0CA;
defparam \mylcd|curbuf[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \mylcd|line1[5][5]~feeder (
// Equation(s):
// \mylcd|line1[5][5]~feeder_combout  = \mylcd|line2[5][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N23
dffeas \mylcd|line1[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][5] .is_wysiwyg = "true";
defparam \mylcd|line1[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N5
dffeas \mylcd|line1[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][5] .is_wysiwyg = "true";
defparam \mylcd|line1[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \mylcd|line1[7][5]~feeder (
// Equation(s):
// \mylcd|line1[7][5]~feeder_combout  = \mylcd|line2[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N3
dffeas \mylcd|line1[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][5] .is_wysiwyg = "true";
defparam \mylcd|line1[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~122 (
// Equation(s):
// \mylcd|curbuf[5]~122_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((!\mylcd|line1[7][5]~q ))) # (!\mylcd|Add1~2_combout  & (!\mylcd|line1[15][5]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[15][5]~q ),
	.datad(\mylcd|line1[7][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~122 .lut_mask = 16'h89CD;
defparam \mylcd|curbuf[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N9
dffeas \mylcd|line1[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][5] .is_wysiwyg = "true";
defparam \mylcd|line1[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \mylcd|curbuf[5]~123 (
// Equation(s):
// \mylcd|curbuf[5]~123_combout  = (\mylcd|curbuf[5]~122_combout  & (((!\mylcd|Add1~0_combout )) # (!\mylcd|line1[5][5]~q ))) # (!\mylcd|curbuf[5]~122_combout  & (((!\mylcd|line1[13][5]~q  & \mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[5][5]~q ),
	.datab(\mylcd|curbuf[5]~122_combout ),
	.datac(\mylcd|line1[13][5]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~123 .lut_mask = 16'h47CC;
defparam \mylcd|curbuf[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~131 (
// Equation(s):
// \mylcd|curbuf[5]~131_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[5]~128_combout  & (\mylcd|curbuf[5]~130_combout )) # (!\mylcd|curbuf[5]~128_combout  & ((\mylcd|curbuf[5]~123_combout ))))) # (!\mylcd|Add1~1_combout  & 
// (((\mylcd|curbuf[5]~128_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[5]~130_combout ),
	.datac(\mylcd|curbuf[5]~128_combout ),
	.datad(\mylcd|curbuf[5]~123_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~131 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~132 (
// Equation(s):
// \mylcd|curbuf[5]~132_combout  = (\mylcd|curbuf[5]~121_combout ) # ((\mylcd|LessThan2~1_combout  & (!\mylcd|lcd_data[2]~1_combout  & \mylcd|curbuf[5]~131_combout )))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[5]~121_combout ),
	.datac(\mylcd|lcd_data[2]~1_combout ),
	.datad(\mylcd|curbuf[5]~131_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~132 .lut_mask = 16'hCECC;
defparam \mylcd|curbuf[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N11
dffeas \mylcd|lcd_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[5]~132_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[5] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \mylcd|Equal6~1 (
// Equation(s):
// \mylcd|Equal6~1_combout  = (!\mylcd|index [0] & !\mylcd|index [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index [4]),
	.cin(gnd),
	.combout(\mylcd|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~1 .lut_mask = 16'h000F;
defparam \mylcd|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~154 (
// Equation(s):
// \mylcd|curbuf[0]~154_combout  = (\mylcd|lcd_data[2]~0_combout  & (\mylcd|lcd_data[2]~1_combout  & !\mylcd|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\mylcd|lcd_data[2]~0_combout ),
	.datac(\mylcd|lcd_data[2]~1_combout ),
	.datad(\mylcd|Equal2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~154 .lut_mask = 16'h00C0;
defparam \mylcd|curbuf[0]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \mylcd|line2~126 (
// Equation(s):
// \mylcd|line2~126_combout  = (\mylcd|Decoder0~3_combout  & \myps2|last_data_received [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~3_combout ),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~126 .lut_mask = 16'hF000;
defparam \mylcd|line2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N1
dffeas \mylcd|line2[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~126_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][6] .is_wysiwyg = "true";
defparam \mylcd|line2[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N19
dffeas \mylcd|line1[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][6] .is_wysiwyg = "true";
defparam \mylcd|line1[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \mylcd|line2~124 (
// Equation(s):
// \mylcd|line2~124_combout  = (\mylcd|Decoder0~11_combout  & \myps2|last_data_received [6])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~11_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~124 .lut_mask = 16'hCC00;
defparam \mylcd|line2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \mylcd|line2[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~124_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][3]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][6] .is_wysiwyg = "true";
defparam \mylcd|line2[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N29
dffeas \mylcd|line1[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][6] .is_wysiwyg = "true";
defparam \mylcd|line1[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~140 (
// Equation(s):
// \mylcd|curbuf[6]~140_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[0][6]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[2][6]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[0][6]~q ),
	.datac(\mylcd|line1[2][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~140 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \mylcd|line2~122 (
// Equation(s):
// \mylcd|line2~122_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [6])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~122 .lut_mask = 16'hCC00;
defparam \mylcd|line2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N13
dffeas \mylcd|line2[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~122_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][6] .is_wysiwyg = "true";
defparam \mylcd|line2[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N15
dffeas \mylcd|line1[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][6] .is_wysiwyg = "true";
defparam \mylcd|line1[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \mylcd|line2~120 (
// Equation(s):
// \mylcd|line2~120_combout  = (\mylcd|Decoder0~17_combout  & \myps2|last_data_received [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~17_combout ),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~120 .lut_mask = 16'hF000;
defparam \mylcd|line2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N27
dffeas \mylcd|line2[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~120_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][6] .is_wysiwyg = "true";
defparam \mylcd|line2[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N24
cycloneive_lcell_comb \mylcd|line1[6][6]~feeder (
// Equation(s):
// \mylcd|line1[6][6]~feeder_combout  = \mylcd|line2[6][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N25
dffeas \mylcd|line1[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][6] .is_wysiwyg = "true";
defparam \mylcd|line1[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~141 (
// Equation(s):
// \mylcd|curbuf[6]~141_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~140_combout  & (\mylcd|line1[4][6]~q )) # (!\mylcd|curbuf[6]~140_combout  & ((\mylcd|line1[6][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~140_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~140_combout ),
	.datac(\mylcd|line1[4][6]~q ),
	.datad(\mylcd|line1[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~141 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \mylcd|line2~129 (
// Equation(s):
// \mylcd|line2~129_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~129_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~129 .lut_mask = 16'h8000;
defparam \mylcd|line2~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N15
dffeas \mylcd|line2[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~129_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][6] .is_wysiwyg = "true";
defparam \mylcd|line2[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \mylcd|line1[15][6]~feeder (
// Equation(s):
// \mylcd|line1[15][6]~feeder_combout  = \mylcd|line2[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \mylcd|line1[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][6] .is_wysiwyg = "true";
defparam \mylcd|line1[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \mylcd|line2~127 (
// Equation(s):
// \mylcd|line2~127_combout  = (\mylcd|Decoder0~9_combout  & (\myps2|last_data_received [6] & (\mylcd|ptr [2] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~127 .lut_mask = 16'h0080;
defparam \mylcd|line2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N25
dffeas \mylcd|line2[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~127_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][6] .is_wysiwyg = "true";
defparam \mylcd|line2[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N1
dffeas \mylcd|line1[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][6] .is_wysiwyg = "true";
defparam \mylcd|line1[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \mylcd|line2~115 (
// Equation(s):
// \mylcd|line2~115_combout  = (\mylcd|Decoder0~9_combout  & (!\mylcd|ptr [2] & (\myps2|last_data_received [6] & !\mylcd|ptr [1])))

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(\mylcd|ptr [2]),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~115 .lut_mask = 16'h0020;
defparam \mylcd|line2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N15
dffeas \mylcd|line2[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~115_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][6] .is_wysiwyg = "true";
defparam \mylcd|line2[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N21
dffeas \mylcd|line1[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][6] .is_wysiwyg = "true";
defparam \mylcd|line1[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \mylcd|line2~117 (
// Equation(s):
// \mylcd|line2~117_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [1] & (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~9_combout ),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~117 .lut_mask = 16'h4000;
defparam \mylcd|line2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N21
dffeas \mylcd|line2[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~117_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][6] .is_wysiwyg = "true";
defparam \mylcd|line2[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N23
dffeas \mylcd|line1[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][6] .is_wysiwyg = "true";
defparam \mylcd|line1[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~137 (
// Equation(s):
// \mylcd|curbuf[6]~137_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[9][6]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[11][6]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[9][6]~q ),
	.datac(\mylcd|line1[11][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~137 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~138 (
// Equation(s):
// \mylcd|curbuf[6]~138_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~137_combout  & ((\mylcd|line1[13][6]~q ))) # (!\mylcd|curbuf[6]~137_combout  & (\mylcd|line1[15][6]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~137_combout ))))

	.dataa(\mylcd|line1[15][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[13][6]~q ),
	.datad(\mylcd|curbuf[6]~137_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~138 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneive_lcell_comb \mylcd|line2~118 (
// Equation(s):
// \mylcd|line2~118_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [6] & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~118 .lut_mask = 16'h0008;
defparam \mylcd|line2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N9
dffeas \mylcd|line2[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~118_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][4]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][6] .is_wysiwyg = "true";
defparam \mylcd|line2[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \mylcd|line1[1][6]~feeder (
// Equation(s):
// \mylcd|line1[1][6]~feeder_combout  = \mylcd|line2[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \mylcd|line1[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][6] .is_wysiwyg = "true";
defparam \mylcd|line1[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \mylcd|line2~116 (
// Equation(s):
// \mylcd|line2~116_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (!\mylcd|ptr [2] & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~116 .lut_mask = 16'h0800;
defparam \mylcd|line2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N19
dffeas \mylcd|line2[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~116_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][6] .is_wysiwyg = "true";
defparam \mylcd|line2[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N31
dffeas \mylcd|line1[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][6] .is_wysiwyg = "true";
defparam \mylcd|line1[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \mylcd|curbuf[6]~135 (
// Equation(s):
// \mylcd|curbuf[6]~135_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[1][6]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[3][6]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[1][6]~q ),
	.datac(\mylcd|line1[3][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~135 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
cycloneive_lcell_comb \mylcd|line2~130 (
// Equation(s):
// \mylcd|line2~130_combout  = (\mylcd|Decoder0~8_combout  & (\myps2|last_data_received [6] & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~130_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~130 .lut_mask = 16'h0800;
defparam \mylcd|line2~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N27
dffeas \mylcd|line2[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~130_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][6] .is_wysiwyg = "true";
defparam \mylcd|line2[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N25
dffeas \mylcd|line1[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][6] .is_wysiwyg = "true";
defparam \mylcd|line1[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \mylcd|line2~128 (
// Equation(s):
// \mylcd|line2~128_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~8_combout  & (\mylcd|ptr [2] & \myps2|last_data_received [6])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~8_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~128_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~128 .lut_mask = 16'h8000;
defparam \mylcd|line2~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N21
dffeas \mylcd|line2[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~128_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][6] .is_wysiwyg = "true";
defparam \mylcd|line2[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N11
dffeas \mylcd|line1[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][6] .is_wysiwyg = "true";
defparam \mylcd|line1[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \mylcd|curbuf[6]~136 (
// Equation(s):
// \mylcd|curbuf[6]~136_combout  = (\mylcd|curbuf[6]~135_combout  & (((\mylcd|line1[5][6]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[6]~135_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[7][6]~q ))))

	.dataa(\mylcd|curbuf[6]~135_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[5][6]~q ),
	.datad(\mylcd|line1[7][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~136 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~139 (
// Equation(s):
// \mylcd|curbuf[6]~139_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|index [0]) # (\mylcd|curbuf[6]~136_combout )))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[6]~138_combout  & (!\mylcd|index [0])))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[6]~138_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~136_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~139 .lut_mask = 16'hAEA4;
defparam \mylcd|curbuf[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneive_lcell_comb \mylcd|line2~119 (
// Equation(s):
// \mylcd|line2~119_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [6])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~119 .lut_mask = 16'hAA00;
defparam \mylcd|line2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N29
dffeas \mylcd|line2[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~119_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][6] .is_wysiwyg = "true";
defparam \mylcd|line2[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \mylcd|line1[12][6]~feeder (
// Equation(s):
// \mylcd|line1[12][6]~feeder_combout  = \mylcd|line2[12][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N17
dffeas \mylcd|line1[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][6] .is_wysiwyg = "true";
defparam \mylcd|line1[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \mylcd|line2~121 (
// Equation(s):
// \mylcd|line2~121_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~13_combout )

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~121 .lut_mask = 16'hAA00;
defparam \mylcd|line2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N29
dffeas \mylcd|line2[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~121_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][3]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][6] .is_wysiwyg = "true";
defparam \mylcd|line2[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N29
dffeas \mylcd|line1[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][6] .is_wysiwyg = "true";
defparam \mylcd|line1[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \mylcd|line2~125 (
// Equation(s):
// \mylcd|line2~125_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~15_combout )

	.dataa(\myps2|last_data_received [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~125 .lut_mask = 16'hAA00;
defparam \mylcd|line2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N9
dffeas \mylcd|line2[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~125_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][6] .is_wysiwyg = "true";
defparam \mylcd|line2[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N7
dffeas \mylcd|line1[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][6] .is_wysiwyg = "true";
defparam \mylcd|line1[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \mylcd|line2~123 (
// Equation(s):
// \mylcd|line2~123_combout  = (\mylcd|Decoder0~5_combout  & \myps2|last_data_received [6])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|line2~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~123 .lut_mask = 16'hCC00;
defparam \mylcd|line2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N7
dffeas \mylcd|line2[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~123_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][6] .is_wysiwyg = "true";
defparam \mylcd|line2[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N11
dffeas \mylcd|line1[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][6] .is_wysiwyg = "true";
defparam \mylcd|line1[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N6
cycloneive_lcell_comb \mylcd|curbuf[6]~133 (
// Equation(s):
// \mylcd|curbuf[6]~133_combout  = (\mylcd|Add1~1_combout  & (\mylcd|Add1~0_combout )) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & ((\mylcd|line1[8][6]~q ))) # (!\mylcd|Add1~0_combout  & (\mylcd|line1[10][6]~q ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][6]~q ),
	.datad(\mylcd|line1[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~133 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~134 (
// Equation(s):
// \mylcd|curbuf[6]~134_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~133_combout  & (\mylcd|line1[12][6]~q )) # (!\mylcd|curbuf[6]~133_combout  & ((\mylcd|line1[14][6]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~133_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[12][6]~q ),
	.datac(\mylcd|line1[14][6]~q ),
	.datad(\mylcd|curbuf[6]~133_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~134 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~142 (
// Equation(s):
// \mylcd|curbuf[6]~142_combout  = (\mylcd|curbuf[6]~139_combout  & ((\mylcd|curbuf[6]~141_combout ) # ((!\mylcd|index [0])))) # (!\mylcd|curbuf[6]~139_combout  & (((\mylcd|index [0] & \mylcd|curbuf[6]~134_combout ))))

	.dataa(\mylcd|curbuf[6]~141_combout ),
	.datab(\mylcd|curbuf[6]~139_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~134_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~142 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~150 (
// Equation(s):
// \mylcd|curbuf[6]~150_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[7][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|index [1] & \mylcd|line2[15][6]~q ))))

	.dataa(\mylcd|line2[7][6]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~150 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \mylcd|curbuf[6]~151 (
// Equation(s):
// \mylcd|curbuf[6]~151_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~150_combout  & (\mylcd|line2[5][6]~q )) # (!\mylcd|curbuf[6]~150_combout  & ((\mylcd|line2[13][6]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~150_combout ))))

	.dataa(\mylcd|line2[5][6]~q ),
	.datab(\mylcd|line2[13][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[6]~150_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~151 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \mylcd|curbuf[6]~143 (
// Equation(s):
// \mylcd|curbuf[6]~143_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[3][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|index [1] & \mylcd|line2[11][6]~q ))))

	.dataa(\mylcd|line2[3][6]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[11][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~143 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneive_lcell_comb \mylcd|curbuf[6]~144 (
// Equation(s):
// \mylcd|curbuf[6]~144_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~143_combout  & (\mylcd|line2[1][6]~q )) # (!\mylcd|curbuf[6]~143_combout  & ((\mylcd|line2[9][6]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~143_combout ))))

	.dataa(\mylcd|line2[1][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[9][6]~q ),
	.datad(\mylcd|curbuf[6]~143_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~144 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[6]~145 (
// Equation(s):
// \mylcd|curbuf[6]~145_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & (\mylcd|line2[6][6]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[14][6]~q )))))

	.dataa(\mylcd|line2[6][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[14][6]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~145 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[6]~146 (
// Equation(s):
// \mylcd|curbuf[6]~146_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~145_combout  & ((\mylcd|line2[4][6]~q ))) # (!\mylcd|curbuf[6]~145_combout  & (\mylcd|line2[12][6]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~145_combout ))))

	.dataa(\mylcd|line2[12][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[4][6]~q ),
	.datad(\mylcd|curbuf[6]~145_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~146 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~147 (
// Equation(s):
// \mylcd|curbuf[6]~147_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & (\mylcd|line2[2][6]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[10][6]~q )))))

	.dataa(\mylcd|line2[2][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[10][6]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~147 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~148 (
// Equation(s):
// \mylcd|curbuf[6]~148_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[6]~147_combout  & (\mylcd|line2[0][6]~q )) # (!\mylcd|curbuf[6]~147_combout  & ((\mylcd|line2[8][6]~q ))))) # (!\mylcd|index [1] & (((\mylcd|curbuf[6]~147_combout ))))

	.dataa(\mylcd|line2[0][6]~q ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[6]~147_combout ),
	.datad(\mylcd|line2[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~148 .lut_mask = 16'hBCB0;
defparam \mylcd|curbuf[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[6]~149 (
// Equation(s):
// \mylcd|curbuf[6]~149_combout  = (\mylcd|index [0] & (((\mylcd|Add2~0_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add2~0_combout  & (\mylcd|curbuf[6]~146_combout )) # (!\mylcd|Add2~0_combout  & ((\mylcd|curbuf[6]~148_combout )))))

	.dataa(\mylcd|curbuf[6]~146_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[6]~148_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~149 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~152 (
// Equation(s):
// \mylcd|curbuf[6]~152_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[6]~149_combout  & (\mylcd|curbuf[6]~151_combout )) # (!\mylcd|curbuf[6]~149_combout  & ((\mylcd|curbuf[6]~144_combout ))))) # (!\mylcd|index [0] & (((\mylcd|curbuf[6]~149_combout ))))

	.dataa(\mylcd|curbuf[6]~151_combout ),
	.datab(\mylcd|curbuf[6]~144_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~149_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~152 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~153 (
// Equation(s):
// \mylcd|curbuf[6]~153_combout  = (\mylcd|lcd_data[2]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[6]~142_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[6]~152_combout )))))

	.dataa(\mylcd|lcd_data[2]~2_combout ),
	.datab(\mylcd|curbuf[6]~142_combout ),
	.datac(\mylcd|curbuf[6]~152_combout ),
	.datad(\mylcd|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~153 .lut_mask = 16'h88A0;
defparam \mylcd|curbuf[6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~155 (
// Equation(s):
// \mylcd|curbuf[6]~155_combout  = (\mylcd|curbuf[6]~153_combout ) # ((\mylcd|curbuf[0]~154_combout  & ((!\mylcd|Equal6~1_combout ) # (!\mylcd|Equal6~0_combout ))))

	.dataa(\mylcd|Equal6~0_combout ),
	.datab(\mylcd|Equal6~1_combout ),
	.datac(\mylcd|curbuf[0]~154_combout ),
	.datad(\mylcd|curbuf[6]~153_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~155_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~155 .lut_mask = 16'hFF70;
defparam \mylcd|curbuf[6]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \mylcd|lcd_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[6]~155_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[6] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N15
dffeas \mylcd|lcd_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~154_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[7] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneive_lcell_comb \mylcd|lcd_en~0 (
// Equation(s):
// \mylcd|lcd_en~0_combout  = (\mylcd|mstart~q  & ((\mylcd|state2 [0] & ((!\mylcd|state2 [1]))) # (!\mylcd|state2 [0] & (\mylcd|lcd_en~q )))) # (!\mylcd|mstart~q  & (((\mylcd|lcd_en~q ))))

	.dataa(\mylcd|mstart~q ),
	.datab(\mylcd|state2 [0]),
	.datac(\mylcd|lcd_en~q ),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|lcd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_en~0 .lut_mask = 16'h70F8;
defparam \mylcd|lcd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N1
dffeas \mylcd|lcd_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_en~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_en .is_wysiwyg = "true";
defparam \mylcd|lcd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \mylcd|lcd_rs (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_rs .is_wysiwyg = "true";
defparam \mylcd|lcd_rs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N6
cycloneive_lcell_comb \hex1|seven_seg_display[0]~10 (
// Equation(s):
// \hex1|seven_seg_display[0]~10_combout  = (\myps2|last_data_received [2] & (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] $ (!\myps2|last_data_received [3])))) # (!\myps2|last_data_received [2] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [1] $ (!\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[0]~10 .lut_mask = 16'h6014;
defparam \hex1|seven_seg_display[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N8
cycloneive_lcell_comb \hex1|seven_seg_display[1]~4 (
// Equation(s):
// \hex1|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [1] & ((\myps2|last_data_received [0] & ((\myps2|last_data_received [3]))) # (!\myps2|last_data_received [0] & (\myps2|last_data_received [2])))) # (!\myps2|last_data_received [1] & 
// (\myps2|last_data_received [2] & (\myps2|last_data_received [0] $ (\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[1]~4 .lut_mask = 16'hAC48;
defparam \hex1|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N26
cycloneive_lcell_comb \hex1|seven_seg_display[2]~5 (
// Equation(s):
// \hex1|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [2] & (\myps2|last_data_received [3] & ((\myps2|last_data_received [1]) # (!\myps2|last_data_received [0])))) # (!\myps2|last_data_received [2] & (\myps2|last_data_received [1] & 
// (!\myps2|last_data_received [0] & !\myps2|last_data_received [3])))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[2]~5 .lut_mask = 16'h8C02;
defparam \hex1|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N12
cycloneive_lcell_comb \hex1|seven_seg_display[3]~9 (
// Equation(s):
// \hex1|seven_seg_display[3]~9_combout  = (\myps2|last_data_received [1] & ((\myps2|last_data_received [2] & (\myps2|last_data_received [0])) # (!\myps2|last_data_received [2] & (!\myps2|last_data_received [0] & \myps2|last_data_received [3])))) # 
// (!\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & (\myps2|last_data_received [2] $ (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[3]~9 .lut_mask = 16'h8294;
defparam \hex1|seven_seg_display[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N28
cycloneive_lcell_comb \hex1|seven_seg_display[4]~6 (
// Equation(s):
// \hex1|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [1] & (((\myps2|last_data_received [0] & !\myps2|last_data_received [3])))) # (!\myps2|last_data_received [1] & ((\myps2|last_data_received [2] & ((!\myps2|last_data_received [3]))) # 
// (!\myps2|last_data_received [2] & (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[4]~6 .lut_mask = 16'h10F4;
defparam \hex1|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N30
cycloneive_lcell_comb \hex1|seven_seg_display[5]~7 (
// Equation(s):
// \hex1|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & ((\myps2|last_data_received [0]) # (!\myps2|last_data_received [2])))) # (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [2] $ (!\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[5]~7 .lut_mask = 16'h40B2;
defparam \hex1|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N16
cycloneive_lcell_comb \hex1|seven_seg_display[6]~8 (
// Equation(s):
// \hex1|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [0] & ((\myps2|last_data_received [3]) # (\myps2|last_data_received [1] $ (\myps2|last_data_received [2])))) # (!\myps2|last_data_received [0] & ((\myps2|last_data_received [1]) # 
// (\myps2|last_data_received [2] $ (\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [0]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[6]~8 .lut_mask = 16'hFB6E;
defparam \hex1|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \hex2|seven_seg_display[0]~9 (
// Equation(s):
// \hex2|seven_seg_display[0]~9_combout  = (\myps2|last_data_received [6] & (!\myps2|last_data_received [5] & (\myps2|last_data_received [7] $ (!\myps2|last_data_received [4])))) # (!\myps2|last_data_received [6] & (\myps2|last_data_received [4] & 
// (\myps2|last_data_received [5] $ (!\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[0]~9 .lut_mask = 16'h6104;
defparam \hex2|seven_seg_display[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \hex2|seven_seg_display[1]~4 (
// Equation(s):
// \hex2|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [5] & ((\myps2|last_data_received [4] & ((\myps2|last_data_received [7]))) # (!\myps2|last_data_received [4] & (\myps2|last_data_received [6])))) # (!\myps2|last_data_received [5] & 
// (\myps2|last_data_received [6] & (\myps2|last_data_received [7] $ (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[1]~4 .lut_mask = 16'hA4C8;
defparam \hex2|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \hex2|seven_seg_display[2]~5 (
// Equation(s):
// \hex2|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [6] & (\myps2|last_data_received [7] & ((\myps2|last_data_received [5]) # (!\myps2|last_data_received [4])))) # (!\myps2|last_data_received [6] & (\myps2|last_data_received [5] & 
// (!\myps2|last_data_received [7] & !\myps2|last_data_received [4])))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[2]~5 .lut_mask = 16'h80C2;
defparam \hex2|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \hex2|seven_seg_display[3]~10 (
// Equation(s):
// \hex2|seven_seg_display[3]~10_combout  = (\myps2|last_data_received [5] & ((\myps2|last_data_received [6] & ((\myps2|last_data_received [4]))) # (!\myps2|last_data_received [6] & (\myps2|last_data_received [7] & !\myps2|last_data_received [4])))) # 
// (!\myps2|last_data_received [5] & (!\myps2|last_data_received [7] & (\myps2|last_data_received [6] $ (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[3]~10 .lut_mask = 16'h8924;
defparam \hex2|seven_seg_display[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \hex2|seven_seg_display[4]~6 (
// Equation(s):
// \hex2|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [5] & (((!\myps2|last_data_received [7] & \myps2|last_data_received [4])))) # (!\myps2|last_data_received [5] & ((\myps2|last_data_received [6] & (!\myps2|last_data_received [7])) # 
// (!\myps2|last_data_received [6] & ((\myps2|last_data_received [4])))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[4]~6 .lut_mask = 16'h1F04;
defparam \hex2|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \hex2|seven_seg_display[5]~7 (
// Equation(s):
// \hex2|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [5] & (!\myps2|last_data_received [7] & ((\myps2|last_data_received [4]) # (!\myps2|last_data_received [6])))) # (!\myps2|last_data_received [5] & (\myps2|last_data_received [4] & 
// (\myps2|last_data_received [6] $ (!\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[5]~7 .lut_mask = 16'h4B02;
defparam \hex2|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \hex2|seven_seg_display[6]~8 (
// Equation(s):
// \hex2|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [4] & ((\myps2|last_data_received [7]) # (\myps2|last_data_received [5] $ (\myps2|last_data_received [6])))) # (!\myps2|last_data_received [4] & ((\myps2|last_data_received [5]) # 
// (\myps2|last_data_received [6] $ (\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [7]),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[6]~8 .lut_mask = 16'hF6BE;
defparam \hex2|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N0
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(\r0|Equal0~6_combout ),
	.datac(\r0|Cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hCFCF;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y62_N1
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [1] & (\r0|Cont [0] $ (VCC))) # (!\r0|Cont [1] & (\r0|Cont [0] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [1] & \r0|Cont [0]))

	.dataa(\r0|Cont [1]),
	.datab(\r0|Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y62_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y62_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N26
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Cont [15] & (\r0|Cont [14] & (\r0|Cont [12] & \r0|Cont [13])))

	.dataa(\r0|Cont [15]),
	.datab(\r0|Cont [14]),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [13]),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N24
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [8] & (\r0|Cont [11] & (\r0|Cont [9] & \r0|Cont [10])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y61_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N30
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [19] & (\r0|Cont [17] & \r0|Cont [18])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [19]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [18]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N12
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [5] & \r0|Cont [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [5]),
	.datad(\r0|Cont [4]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'hF000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N10
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [2] & (\r0|Cont [3] & (\r0|Cont [1] & \r0|Cont [0])))

	.dataa(\r0|Cont [2]),
	.datab(\r0|Cont [3]),
	.datac(\r0|Cont [1]),
	.datad(\r0|Cont [0]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N6
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Equal0~2_combout  & (\r0|Cont [6] & (\r0|Cont [7] & \r0|Equal0~1_combout )))

	.dataa(\r0|Equal0~2_combout ),
	.datab(\r0|Cont [6]),
	.datac(\r0|Cont [7]),
	.datad(\r0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N20
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~5_combout  & (\r0|Equal0~4_combout  & (\r0|Equal0~0_combout  & \r0|Equal0~3_combout )))

	.dataa(\r0|Equal0~5_combout ),
	.datab(\r0|Equal0~4_combout ),
	.datac(\r0|Equal0~0_combout ),
	.datad(\r0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N28
cycloneive_lcell_comb \r0|oRESET~feeder (
// Equation(s):
// \r0|oRESET~feeder_combout  = \r0|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|oRESET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r0|oRESET~feeder .lut_mask = 16'hFF00;
defparam \r0|oRESET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N29
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|oRESET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \p1|altpll_component|pll (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|pll~FBOUT ),
	.clk(\p1|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|pll .auto_settings = "false";
defparam \p1|altpll_component|pll .bandwidth_type = "medium";
defparam \p1|altpll_component|pll .c0_high = 12;
defparam \p1|altpll_component|pll .c0_initial = 1;
defparam \p1|altpll_component|pll .c0_low = 12;
defparam \p1|altpll_component|pll .c0_mode = "even";
defparam \p1|altpll_component|pll .c0_ph = 0;
defparam \p1|altpll_component|pll .c1_high = 0;
defparam \p1|altpll_component|pll .c1_initial = 0;
defparam \p1|altpll_component|pll .c1_low = 0;
defparam \p1|altpll_component|pll .c1_mode = "bypass";
defparam \p1|altpll_component|pll .c1_ph = 0;
defparam \p1|altpll_component|pll .c1_use_casc_in = "off";
defparam \p1|altpll_component|pll .c2_high = 0;
defparam \p1|altpll_component|pll .c2_initial = 0;
defparam \p1|altpll_component|pll .c2_low = 0;
defparam \p1|altpll_component|pll .c2_mode = "bypass";
defparam \p1|altpll_component|pll .c2_ph = 0;
defparam \p1|altpll_component|pll .c2_use_casc_in = "off";
defparam \p1|altpll_component|pll .c3_high = 0;
defparam \p1|altpll_component|pll .c3_initial = 0;
defparam \p1|altpll_component|pll .c3_low = 0;
defparam \p1|altpll_component|pll .c3_mode = "bypass";
defparam \p1|altpll_component|pll .c3_ph = 0;
defparam \p1|altpll_component|pll .c3_use_casc_in = "off";
defparam \p1|altpll_component|pll .c4_high = 0;
defparam \p1|altpll_component|pll .c4_initial = 0;
defparam \p1|altpll_component|pll .c4_low = 0;
defparam \p1|altpll_component|pll .c4_mode = "bypass";
defparam \p1|altpll_component|pll .c4_ph = 0;
defparam \p1|altpll_component|pll .c4_use_casc_in = "off";
defparam \p1|altpll_component|pll .charge_pump_current_bits = 1;
defparam \p1|altpll_component|pll .clk0_counter = "unused";
defparam \p1|altpll_component|pll .clk0_divide_by = 0;
defparam \p1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk0_multiply_by = 0;
defparam \p1|altpll_component|pll .clk0_phase_shift = "0";
defparam \p1|altpll_component|pll .clk1_counter = "unused";
defparam \p1|altpll_component|pll .clk1_divide_by = 0;
defparam \p1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk1_multiply_by = 0;
defparam \p1|altpll_component|pll .clk1_phase_shift = "0";
defparam \p1|altpll_component|pll .clk2_counter = "c0";
defparam \p1|altpll_component|pll .clk2_divide_by = 2;
defparam \p1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk2_multiply_by = 1;
defparam \p1|altpll_component|pll .clk2_phase_shift = "0";
defparam \p1|altpll_component|pll .clk3_counter = "unused";
defparam \p1|altpll_component|pll .clk3_divide_by = 0;
defparam \p1|altpll_component|pll .clk3_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk3_multiply_by = 0;
defparam \p1|altpll_component|pll .clk3_phase_shift = "0";
defparam \p1|altpll_component|pll .clk4_counter = "unused";
defparam \p1|altpll_component|pll .clk4_divide_by = 0;
defparam \p1|altpll_component|pll .clk4_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk4_multiply_by = 0;
defparam \p1|altpll_component|pll .clk4_phase_shift = "0";
defparam \p1|altpll_component|pll .compensate_clock = "clock2";
defparam \p1|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|pll .inclk1_input_frequency = 0;
defparam \p1|altpll_component|pll .loop_filter_c_bits = 0;
defparam \p1|altpll_component|pll .loop_filter_r_bits = 27;
defparam \p1|altpll_component|pll .m = 12;
defparam \p1|altpll_component|pll .m_initial = 1;
defparam \p1|altpll_component|pll .m_ph = 0;
defparam \p1|altpll_component|pll .n = 1;
defparam \p1|altpll_component|pll .operation_mode = "normal";
defparam \p1|altpll_component|pll .pfd_max = 200000;
defparam \p1|altpll_component|pll .pfd_min = 3076;
defparam \p1|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|pll .simulation_type = "timing";
defparam \p1|altpll_component|pll .switch_over_type = "manual";
defparam \p1|altpll_component|pll .vco_center = 1538;
defparam \p1|altpll_component|pll .vco_divide_by = 0;
defparam \p1|altpll_component|pll .vco_frequency_control = "auto";
defparam \p1|altpll_component|pll .vco_max = 3333;
defparam \p1|altpll_component|pll .vco_min = 1538;
defparam \p1|altpll_component|pll .vco_multiply_by = 0;
defparam \p1|altpll_component|pll .vco_phase_shift_step = 208;
defparam \p1|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \p1|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N1
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y29_N3
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y29_N5
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [0] & (\vga_ins|LTM_ins|h_cnt [2] & \vga_ins|LTM_ins|h_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [0]),
	.datac(\vga_ins|LTM_ins|h_cnt [2]),
	.datad(\vga_ins|LTM_ins|h_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'hC000;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y29_N7
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y29_N9
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(\vga_ins|LTM_ins|h_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y29_N13
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y29_N15
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N25
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (\vga_ins|LTM_ins|h_cnt [9] & (\vga_ins|LTM_ins|h_cnt [4] & \vga_ins|LTM_ins|h_cnt [8])))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(\vga_ins|LTM_ins|h_cnt [4]),
	.datad(\vga_ins|LTM_ins|h_cnt [8]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Add1~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N31
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|Add1~19  $ (!\vga_ins|LTM_ins|h_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hF00F;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y29_N21
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|h_cnt [10])))

	.dataa(\vga_ins|LTM_ins|h_cnt [5]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [6]),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~2_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N27
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|h_cnt [9] & ((!\vga_ins|LTM_ins|h_cnt [5]) # (!\vga_ins|LTM_ins|h_cnt [6]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0015;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = ((\vga_ins|LTM_ins|h_cnt [7]) # (\vga_ins|LTM_ins|h_cnt [10])) # (!\vga_ins|LTM_ins|LessThan0~0_combout )

	.dataa(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFDFD;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N1
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneive_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N1
dffeas \vga_ins|oHS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(\vga_ins|LTM_ins|Add0~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h44CC;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~1_combout  & (\vga_ins|LTM_ins|Equal0~2_combout  & \vga_ins|LTM_ins|Equal0~0_combout ))

	.dataa(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'h8800;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N3
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N21
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(\vga_ins|LTM_ins|v_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N27
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N29
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(\vga_ins|LTM_ins|v_cnt [6]),
	.datab(\vga_ins|LTM_ins|v_cnt [8]),
	.datac(\vga_ins|LTM_ins|v_cnt [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0101;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|v_cnt [1])))

	.dataa(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(\vga_ins|LTM_ins|v_cnt [4]),
	.datad(\vga_ins|LTM_ins|v_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0002;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~0_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N1
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N15
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(\vga_ins|LTM_ins|Add0~4_combout ),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h44CC;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N5
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|v_cnt [0] & (\vga_ins|LTM_ins|v_cnt [9] & \vga_ins|LTM_ins|v_cnt [3])))

	.dataa(\vga_ins|LTM_ins|v_cnt [2]),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h2000;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|v_cnt [9] $ (\vga_ins|LTM_ins|Add0~17 )

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h3C3C;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~18_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N9
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = (\vga_ins|LTM_ins|v_cnt [9]) # ((\vga_ins|LTM_ins|v_cnt [3]) # ((\vga_ins|LTM_ins|v_cnt [2]) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFEFF;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N27
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \vga_ins|oVS~feeder (
// Equation(s):
// \vga_ins|oVS~feeder_combout  = \vga_ins|LTM_ins|VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|VS~q ),
	.cin(gnd),
	.combout(\vga_ins|oVS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oVS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oVS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \vga_ins|oVS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oVS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [5]) # ((\vga_ins|LTM_ins|h_cnt [4]) # (\vga_ins|LTM_ins|h_cnt [6]))

	.dataa(\vga_ins|LTM_ins|h_cnt [5]),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(\vga_ins|LTM_ins|h_cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFEFE;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (((!\vga_ins|LTM_ins|cDEN~1_combout  & !\vga_ins|LTM_ins|h_cnt [7])) # (!\vga_ins|LTM_ins|h_cnt [9]))) # (!\vga_ins|LTM_ins|h_cnt [8] & ((\vga_ins|LTM_ins|h_cnt [9]) # 
// ((\vga_ins|LTM_ins|cDEN~1_combout  & \vga_ins|LTM_ins|h_cnt [7]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [8]),
	.datab(\vga_ins|LTM_ins|cDEN~1_combout ),
	.datac(\vga_ins|LTM_ins|h_cnt [7]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h57EA;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|v_cnt [1])))

	.dataa(\vga_ins|LTM_ins|v_cnt [4]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|v_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [9] & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h0A02;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [2] & \vga_ins|LTM_ins|Equal1~0_combout ))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h5755;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (\vga_ins|LTM_ins|cDEN~2_combout  & (!\vga_ins|LTM_ins|LessThan5~2_combout  & (!\vga_ins|LTM_ins|h_cnt [10] & \vga_ins|LTM_ins|cDEN~0_combout )))

	.dataa(\vga_ins|LTM_ins|cDEN~2_combout ),
	.datab(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datac(\vga_ins|LTM_ins|h_cnt [10]),
	.datad(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h0200;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N5
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \vga_ins|oBLANK_n~feeder (
// Equation(s):
// \vga_ins|oBLANK_n~feeder_combout  = \vga_ins|LTM_ins|blank_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|blank_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oBLANK_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oBLANK_n~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oBLANK_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \vga_ins|oBLANK_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \vga_ins|ADDR[0]~19 (
// Equation(s):
// \vga_ins|ADDR[0]~19_combout  = (\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] $ (VCC))) # (!\vga_ins|LTM_ins|blank_n~q  & (\vga_ins|ADDR [0] & VCC))
// \vga_ins|ADDR[0]~20  = CARRY((\vga_ins|LTM_ins|blank_n~q  & \vga_ins|ADDR [0]))

	.dataa(\vga_ins|LTM_ins|blank_n~q ),
	.datab(\vga_ins|ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~19_combout ),
	.cout(\vga_ins|ADDR[0]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~19 .lut_mask = 16'h6688;
defparam \vga_ins|ADDR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \vga_ins|always0~0 (
// Equation(s):
// \vga_ins|always0~0_combout  = (!\vga_ins|LTM_ins|VS~q  & !\vga_ins|LTM_ins|HS~q )

	.dataa(\vga_ins|LTM_ins|VS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~0 .lut_mask = 16'h0055;
defparam \vga_ins|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \vga_ins|ADDR[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~19_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \vga_ins|ADDR[1]~21 (
// Equation(s):
// \vga_ins|ADDR[1]~21_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~20 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~20 ) # (GND)))
// \vga_ins|ADDR[1]~22  = CARRY((!\vga_ins|ADDR[0]~20 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~20 ),
	.combout(\vga_ins|ADDR[1]~21_combout ),
	.cout(\vga_ins|ADDR[1]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \vga_ins|ADDR[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~21_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \vga_ins|ADDR[2]~23 (
// Equation(s):
// \vga_ins|ADDR[2]~23_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~22  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~22  & VCC))
// \vga_ins|ADDR[2]~24  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~22 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~22 ),
	.combout(\vga_ins|ADDR[2]~23_combout ),
	.cout(\vga_ins|ADDR[2]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~23 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \vga_ins|ADDR[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~23_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \vga_ins|ADDR[3]~25 (
// Equation(s):
// \vga_ins|ADDR[3]~25_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~24 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~24 ) # (GND)))
// \vga_ins|ADDR[3]~26  = CARRY((!\vga_ins|ADDR[2]~24 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~24 ),
	.combout(\vga_ins|ADDR[3]~25_combout ),
	.cout(\vga_ins|ADDR[3]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~25 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \vga_ins|ADDR[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~25_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \vga_ins|ADDR[4]~27 (
// Equation(s):
// \vga_ins|ADDR[4]~27_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~26  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~26  & VCC))
// \vga_ins|ADDR[4]~28  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~26 ))

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~26 ),
	.combout(\vga_ins|ADDR[4]~27_combout ),
	.cout(\vga_ins|ADDR[4]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~27 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \vga_ins|ADDR[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~27_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \vga_ins|ADDR[5]~29 (
// Equation(s):
// \vga_ins|ADDR[5]~29_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~28 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~28 ) # (GND)))
// \vga_ins|ADDR[5]~30  = CARRY((!\vga_ins|ADDR[4]~28 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~28 ),
	.combout(\vga_ins|ADDR[5]~29_combout ),
	.cout(\vga_ins|ADDR[5]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \vga_ins|ADDR[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~29_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \vga_ins|ADDR[6]~31 (
// Equation(s):
// \vga_ins|ADDR[6]~31_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~30  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~30  & VCC))
// \vga_ins|ADDR[6]~32  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~30 ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~30 ),
	.combout(\vga_ins|ADDR[6]~31_combout ),
	.cout(\vga_ins|ADDR[6]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~31 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \vga_ins|ADDR[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~31_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \vga_ins|ADDR[7]~33 (
// Equation(s):
// \vga_ins|ADDR[7]~33_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~32 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~32 ) # (GND)))
// \vga_ins|ADDR[7]~34  = CARRY((!\vga_ins|ADDR[6]~32 ) # (!\vga_ins|ADDR [7]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~32 ),
	.combout(\vga_ins|ADDR[7]~33_combout ),
	.cout(\vga_ins|ADDR[7]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~33 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \vga_ins|ADDR[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~33_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \vga_ins|ADDR[8]~35 (
// Equation(s):
// \vga_ins|ADDR[8]~35_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~34  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~34  & VCC))
// \vga_ins|ADDR[8]~36  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~34 ))

	.dataa(\vga_ins|ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~34 ),
	.combout(\vga_ins|ADDR[8]~35_combout ),
	.cout(\vga_ins|ADDR[8]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \vga_ins|ADDR[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~35_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \vga_ins|ADDR[9]~37 (
// Equation(s):
// \vga_ins|ADDR[9]~37_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~36 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~36 ) # (GND)))
// \vga_ins|ADDR[9]~38  = CARRY((!\vga_ins|ADDR[8]~36 ) # (!\vga_ins|ADDR [9]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~36 ),
	.combout(\vga_ins|ADDR[9]~37_combout ),
	.cout(\vga_ins|ADDR[9]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~37 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \vga_ins|ADDR[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~37_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \vga_ins|ADDR[10]~39 (
// Equation(s):
// \vga_ins|ADDR[10]~39_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~38  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~38  & VCC))
// \vga_ins|ADDR[10]~40  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~38 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~38 ),
	.combout(\vga_ins|ADDR[10]~39_combout ),
	.cout(\vga_ins|ADDR[10]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~39 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \vga_ins|ADDR[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~39_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \vga_ins|ADDR[11]~41 (
// Equation(s):
// \vga_ins|ADDR[11]~41_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~40 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~40 ) # (GND)))
// \vga_ins|ADDR[11]~42  = CARRY((!\vga_ins|ADDR[10]~40 ) # (!\vga_ins|ADDR [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~40 ),
	.combout(\vga_ins|ADDR[11]~41_combout ),
	.cout(\vga_ins|ADDR[11]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \vga_ins|ADDR[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~41_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \vga_ins|ADDR[12]~43 (
// Equation(s):
// \vga_ins|ADDR[12]~43_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~42  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~42  & VCC))
// \vga_ins|ADDR[12]~44  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~42 ))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~42 ),
	.combout(\vga_ins|ADDR[12]~43_combout ),
	.cout(\vga_ins|ADDR[12]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~43 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \vga_ins|ADDR[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~43_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \vga_ins|ADDR[13]~45 (
// Equation(s):
// \vga_ins|ADDR[13]~45_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~44 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~44 ) # (GND)))
// \vga_ins|ADDR[13]~46  = CARRY((!\vga_ins|ADDR[12]~44 ) # (!\vga_ins|ADDR [13]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~44 ),
	.combout(\vga_ins|ADDR[13]~45_combout ),
	.cout(\vga_ins|ADDR[13]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~45 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \vga_ins|ADDR[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~45_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \vga_ins|ADDR[14]~47 (
// Equation(s):
// \vga_ins|ADDR[14]~47_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~46  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~46  & VCC))
// \vga_ins|ADDR[14]~48  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~46 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~46 ),
	.combout(\vga_ins|ADDR[14]~47_combout ),
	.cout(\vga_ins|ADDR[14]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~47 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \vga_ins|ADDR[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~47_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \vga_ins|ADDR[15]~49 (
// Equation(s):
// \vga_ins|ADDR[15]~49_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~48 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~48 ) # (GND)))
// \vga_ins|ADDR[15]~50  = CARRY((!\vga_ins|ADDR[14]~48 ) # (!\vga_ins|ADDR [15]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~48 ),
	.combout(\vga_ins|ADDR[15]~49_combout ),
	.cout(\vga_ins|ADDR[15]~50 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~49 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \vga_ins|ADDR[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~49_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \vga_ins|ADDR[16]~51 (
// Equation(s):
// \vga_ins|ADDR[16]~51_combout  = (\vga_ins|ADDR [16] & (\vga_ins|ADDR[15]~50  $ (GND))) # (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR[15]~50  & VCC))
// \vga_ins|ADDR[16]~52  = CARRY((\vga_ins|ADDR [16] & !\vga_ins|ADDR[15]~50 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[15]~50 ),
	.combout(\vga_ins|ADDR[16]~51_combout ),
	.cout(\vga_ins|ADDR[16]~52 ));
// synopsys translate_off
defparam \vga_ins|ADDR[16]~51 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \vga_ins|ADDR[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[16]~51_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \vga_ins|ADDR[17]~53 (
// Equation(s):
// \vga_ins|ADDR[17]~53_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR[16]~52 )) # (!\vga_ins|ADDR [17] & ((\vga_ins|ADDR[16]~52 ) # (GND)))
// \vga_ins|ADDR[17]~54  = CARRY((!\vga_ins|ADDR[16]~52 ) # (!\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[16]~52 ),
	.combout(\vga_ins|ADDR[17]~53_combout ),
	.cout(\vga_ins|ADDR[17]~54 ));
// synopsys translate_off
defparam \vga_ins|ADDR[17]~53 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \vga_ins|ADDR[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[17]~53_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \vga_ins|ADDR[18]~55 (
// Equation(s):
// \vga_ins|ADDR[18]~55_combout  = \vga_ins|ADDR[17]~54  $ (!\vga_ins|ADDR [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [18]),
	.cin(\vga_ins|ADDR[17]~54 ),
	.combout(\vga_ins|ADDR[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[18]~55 .lut_mask = 16'hF00F;
defparam \vga_ins|ADDR[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \vga_ins|ADDR[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[18]~55_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  = (\vga_ins|ADDR [17] & (\vga_ins|ADDR [16] & !\vga_ins|ADDR [18]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .lut_mask = 16'h00C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h21C22024BDB9D40016BFDF56C467FB15C80256B50000000000B6DAFFFFF539FFFFBFF4A90A07C4FBFFB6BD0256BBF600006BFFFFFFFBFFE27FF2800880014D3A600002802BFB3FA024390000F6EDBFE7C8C00804DF56A000095FF5D990E19E7FF431DFAFD000000004BDB5BBFFDEE0BFF5EE980200050AEF7FF9FB55197B5A400215FFFFFFFFFEF09FFE0002B400106E002006003FB66FC4A8038005DBE9EFBBA2484402BFA344000ABFEFB2248198BFFBE061D77000000081334EEDFFF18F77EFFAA0A8240FD4FFFFC3FE02AA5DF40001BDBFFFFFFFFFA53FF110000800219E890001600BFBBFD0200560116FB77FD7F24405015FF5F0000555FADB59EF4AFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'hFA3974777C000000002DA55BFD6E657FF7FE9202143A89E77FB77D5C1DDEAA00002AFFFFFFFFFD607FFC8009A800042A7EA026801FFD3FC8900130357FD3BEBF7D001508EADDEA080A94EF49D854D4FFFCFCA57D97000000003C5BAAFFA1A53FEFFA90A8841FD5E7FFDFD7052DBFDC0400D77FFFFFFFFFA15FEE0000CC000256FEA001400BFFE7D03C01741717FCEFCFBC4100C417F6D8000498FAFB709F3036B75F0FBFC2000002A254A4D54DDF2AFFD7EC4002A80B86EEFF37FD545AAAA8080268BFFFFFFFFF903FF9800226000847FF80028017B55FC22A055A02BFB9BE91BD0800E27F7FF9000325F7D755BBC84FE22641DFF9800000008E2B2ACF20ABFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'hBFFA8154082C4C7FFFE2BA0AADFBF008016F5FFFFFFFFF602FF60000580002B8FE50034007FFEFA820017C0569F97BEADC80007709FFF00000CB7B5DAD5D5073D007007F7CC80012802B14EAA2951FFFEFD14002A83F93FFFEB7F75516AAB0000158EFFFFFFFFFD10FEB04042C000044FF80004017FABFD154029606FB39B7FFBE4008189FFFEE400057EDEE383F776D6800D42B5653000800AF8A155145A5FFBFF882A8005F0C7FFF3FFB14970BA20000866BFFFFFFFF6C2F5D80005580012AFFD0128005FFFBE4108036021FE6DFF77CA002035EFFF50000557F59ADAFF8B5F0077F2AD65C4014000B84A52A025FFFDDA5800103DF98FFFEFABD5558524000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h001537FFFFFFFFF15B2B4A0102800064FF9A109007FD77E85402A6412FEFACED9D250404C7FFBC0000135EFA0F7FFCFAFC11EB0DBB8315408857810540AD17FFE748415049F72BFFFFAFFB2A89FEC30000AACFFFFFFFFFA2BFD680000880008BFF80028055EFDBF410003E008BBFFFF782E002803B7FED80002EF6DF376AEBBF7DA1CE82FDE4F8AA2003C0902A0CD7FEDEE314090FF1589DFE7BF55434628100001977FFFFFFFFE06CEB800105000025FFC8014007F0FF801502BE80DFEFFFFBD3C400440BDFFE400003FE6A3773F8FFFFE3FB6A38F81E940455E02900096FFFFE9112A007F62AF7FD3EEF2AB1FAC200004C95FFFFFFFFD977F5600016800013;
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h00242DFFFFFFFFFBCBEB54C8008900017FDD82A001BEEDFA83500F804EFFFFEAFE8AC14C943BFA7A444F7AFFE8FF3FFFB7EF3A3F9EE2628B3F40DA8696FFFF5E808100033EBBFB7FF5DF38A014C1320000495BFFFFFBFFFE8FF6FA10002040017FF60414057FBBFA0D00578023FCFFEBFEC042804C0EEFFD02D5A7F762FE3FF7CD7FC398783210537F847503A55FFDBF21445402FED5FCFFFEF6AC083E88C5000022B5FFFFFFFFFB6BFFB4C200002001FFDE002000FFEDF502B003E036FCBFF64EF14041811F7F3EC0BDF2FF606E3FFBF77FFCB7E0C547F8BDE43682D7BFDAFDC01502463DF5AFFFEBFFF1200808680000012FFFFEFE7FFED5F5AA2000090001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'h7FEE8049037F83F005E017A005FF2FBFFD708124528DBFEB99FE7D1DE0EE3FEB7CFFFA77C5E03F7CBFF90A01FEFFFD2A011254043FB35CFFFF7F540018D9930000049DFFFFFDFFFFA1FF5488800000017FF5405000F97F00300007F0A7B79FF6EFDC00111083DFFF77EC6F51E0047FF73BBFF9F2C4C91E9CBB7F0500FDBFF2FA424880013FF5DBFFF5EED8103520A8000008ACFFFFBE9FFEEAFEE911000080017FF500C22283F03300A96BA015FF15E6FFFE014040757FE5BBFBF88FE0405FDB47DFFC4726E0E20646FFC044FFFFEDD4005250857FF7DDFFFDFB6E001AD0A800020A27FFFF7FBFFFB7FF5468000060017FFE82603630FFE0103F7FE015ED2B7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h9EFB422A001AFFF7DFF7E407D024FFAF015FFC33807A55C6917FE000FFFFF5F204190006FFEB6BFFF72DD04008288100000A156FFFFFA7FFD57EF614000001017FF70001F1BBCAFA4705C0002BFFCD7AEFF3C00A000D7F59AFEF20DFE0007FDAC83FFAD3C1FE9EA340DFF0007FFFFDA40222108E7FD79DFFFFFF2C001A557000001AABDFFFFEAFFF73FFF8B4000050097FFB400072BFA5B80540760013FDCBDEDDFAC025480EBE75FF9DA47F8000DFFD5E4CED3DECED1CC1D437F8017FFFD5F004540015FFA507DFFFD3400035508480000655FFFFFFD7FFB537F508000005417FFD00000ADFF57D8040270239FEEF7FA4F94047A20F598CECF2985FC004FFB2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'hF594BEFEE9AFCFE8522BFC003FF7FB4410210014FFEF5FFFFFED60009969500000954B7FFFFFFFFFD1BEFAA4000052817FFF000402FF56FA4A4008C9457F95FEDCBFE0239203BFC7F21CD8FFA100FFA7ACD0BF7FED697170D51F7692FFFBA5F408940035FFD419F7FFF500001F5491000005255FFFFFF7FFDCFBF390002005017FF80010815FF1BD016015F05A67CBBFBF034001E541DC9FFFC67C3FC105A35D981D7EFFAF0980FEEE56D72ABF6F5FC00021022BFFAE3EFDFFEB400097295000009152BFFFFFFFFFA5CFB52A000000817FF00020007FD37C45A2037A1AFED77F6D00C40048617ECCE60F387F820BB628112F55FDA4BB53A4A0888FB9FFBFA280;
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'h2230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h38800000000000003FFFFFFFFBFFFFF27FFF5FFEA42000179567F6A20AAF5E0003FFFFFFFFFFD486FFF800844005FFFE700195457EA37E82000380837F5777FC1C05092FEF5000029FFDFB00000000A0FD400000000000003FFFFFFDEDFFFFF9FFFFFFFFD0904009B4BBD08BC983FA000AFFBFFFFFFFAC47BFA800104009AFFE54000A002FFBDF21C025C010D79FFBFC0E011095F7FA0000FFF756E0000001EFFFF8000000000000DFFFFFDFF5FFFEF9BFFFFFFFA041C0236345ADA01E97FC0003BFFFF7FFFFF6877FE800240000BBFE72001440BFD76E41400B60BCAF96FF7F03000A97EDD000015FFEFDD00000030BFFFE0000000000000FFFFFFFDFFFFD7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'hFDFFFFFED802A09BD45B6F0AF13CBA0001FFFFFFFFFFEC26EFDE008500057FFEA8001B029571BF00F817D40DFF037CFF8A086143B77D000077EB57000000035FBDEF0000000000000FFFFFFFFFFFFF3FFFFFFFFF4880000B45A4D481180FEC4001FFFFFFFFFFFA8FFFE8000A000877FE750001007FD77D456001600FFFD6FB7EE810B215EAA640005BFDFAA500001888AD57C0000000000025BFFFFFFFFFFEEFEFFFFFFFB0082156D4B55A59CD02B7000177FFF7FFFFFD47BFF6000940015DFEDA000A012FB1DE80480BF204C7A5FFFF72006C0ABD5D00002FFF6028000030C34171E800000000000FFFFFFFFFFFFF3FFFFFFFDAC1110017A36EB58211A5FD80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h007FFFFFFFFFFB817FD8000440013BBE78800A003FF2FEA0A402C802BF46FBFD6A8014197B360000A6DCD5D100002782B3C7F10000000000033FFFFFFFFFAEDDBFFFD7BD414031328AFDFC04D6FDEA0000FFFFFBFF7FFE85FFF88000C000DFFEEE000501A02FFA8050057008AF8B7DAF78402807F99D000057DF7D6420004B51DE6CFC000000000001FFFFFFDFFFF677FFFFFE8B2A0400176FED5B1149FB560000F7FFFFFFFFFD45FFEC4001200006FE7080000B41FE001220017802DBFAF7DBFC0164467AEF90000B7FAE9A80031D7CCB867F400000000005D7F7FFF7FF5FB7FF7FFED4810060B257FFFC4D98FFFA00017FFFFDFF7FF7D17FF400114000D3AE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'hEE00006DA817C004000A7804BDFB7DDA7A800108DF5D400015F77FA1140309C275C3AB100000000001EBDFFFFEFEEEEFFFFF79091400802DFFF6B9A829F7D400005BFFFEFFDFFF6AFFFC000520002DFA78000002FEF5FE082002F400DFBFEDA833004823BEE748000AFFED3A000C4D3EE321FDE00000000000D7BDFFFBFFBD5FFFFFFE52220046D7DFF9FF82D0A3B8000057FFFFFFFFFFC1FFF940008001536EF700000037FBDF9117ED38057FCFFFEF3A8004985F5BA0003576B7ED8018EBEB502EFE7A80000000027D77FFFEFEF24FFB7F4902148AA02EFFDFFD2899FACE00015FFFFDFFFFFF85FFFC0001700008FEF80005011FFDFFC290F4FD2A5FBFFEF9;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = 2048'hFFD000B01A0FC010140016010BB7BFDFF100011114FFCEC2000E2D485D8DFEFFFFF9EE2094FD3FE14909600220142FFF7FA2080A67FD39DFFFF7F555344140000092EAFFFFFFFFF05D6EC88001000000FFA80003D03FFC122000B7C055EAEFEBFE0080110D77FEA00011FB415FBB7FFFF8FE8B09D7FE0BDA1086F028800AFFF9DE4D012017FA2BFDFEFB7B2A5B8541000064557FFFFFDFD07B9DAA0022000014FFE0000BED78BFC001FF1D410FFB7BDFD740014886BFFEE00005DFC131457FFFFF73C6CDF9DF8266A610790260217FFF5DB0349047FB33FFFF1BD6A928D981000092AAFFFFFFFFFE2F2BE08001000000FFE0000312FFABF410367C8027F9ADDD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = 2048'hFFD0400C8B3FE3520002A90CBE44FFFFFFF781677CF7D127D18978091017BFFEF78402000FF42ABFFD5EA6AEBC77C3000249567FFFFBF7F837D55800428000007FE0000407FEEBE5108700014BDAFF7FFDC00A48609FDBE00825311A7D83FFFFCF2B7E4AD669E3849A43A040F4213FFDFF0894A087F973BFFEDDF0502F59460000A4A93FFFFFDFEAD7A7F140002000007F8001400AFD9DFA0A10E0080FF7AFD3FC2000248197FEA000124C76F4037FFFC132ACBD245EFDF0A5A1B2080A8F7FFBB85041091FFA6FFFFF77EE2EBD13C100000B6B5FFFFFFFF53FDFEA00048000007F20002003FECBE909004C03A3F87F6AFDE025111857FBC80010B0C9B6863DFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = 2048'hA093F90FA3AABFFC455478214051FFF6EA0A54841FBD7DBFFF6DCA101EB9460000A0AAAFFFFFFFDA1FCBB450002000017A00013801FF6BFC05002EC057DC57F9DC3800A08C3BEDF4000071F65CC25BFF9FE9FB1C53406FFE01F2BC0605DFFFE95D00C2403FFA5AFFFFBF2E0E1E55C3000004554FFFFFAFF79FF1DE200010000170100140037F55FA88004B83EFFF3FACFDEF0200231EFEB0000067E8FE1E3FFF7FFAE72C7090DB9B43FD3C088073FFDFF01054889FD4E77FFBFADA002B008E00020955BFFFFFFFFA1FEB75000444000146E9003202FEDFF80A001EE0D7FF97D70CAF0288029FF7FB140105D03F861FFFFFF69D4DF73D7FF380F8FA11F4AFFFBD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = 2048'h44A301009FF9B7FFFDDF30203C11B9000032947FFFFFEFEE1FF6AA10010800017FF40090037F77F504400F400FE71FCC55F3800C0197FF3400020C2A978F3FFF67E3F3F563DC1D6FF03D1C0C0ABFFF6FA84054001FD4E2FFFEFDA81019574F000009379FFFFFFFF50FF35484002400017FEA804004BFBBFA07A02F0093FF0BF7B97B402C00D7F5FD8008BBB3BD8FFFF7B7ED7C5FC9570EFDFC2FA40AE5BFFF75C8000121B85AB37FFBB856081DB165000004D2FFFFFFFFFEAFF9FA08001200017FEE001011FF77F809804D4027D78FFDDE47601E223DFFD6022AEDF7F21E1FF7DA684E2FE5FD023EDF0BEE0C4B17FFAF5042AA017FD97FFFFFFCDA081CAA9B00;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'h99FB093C07C7FECDF7531E00340202884840001D21578B6AF3FD61000D516800020054FFFFFD56FFDB7EBBB4800000017FFFC000BFEFFDEF410000F83BA9E95AEF780201101C804C004DA0FFB36BCBA0AB95C65E05B1BDE7D4DE3508C020084880202037D4A7DEAF7DABB40111A0A000004A3E7FBFFAABFFBCBFFEEC002000007FFFE000040FFBBFE04802540CBDCDEFF7FA0042A040059C04BB01FFF1C7B4FD36836BF41FAEDECFFDD4C15C001EA0200400087FE9554EAAF3DEC10016D8E8000010AD7FFFFD557FEB5D7BBA80000000FFFFA000001BF7EFA0A000F20BF1FEBD66FF84002830012003DB81FFE4A0B3BFAF00CA97A53C15A7FF879BC0A443F010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'h00008007720B5E4F6FB52A813991D80000055AFFFFFEABFFF6FBFF76000000017FFFC0040027FDDFE2240578023DFFFFF7FF6002BDC228C010FC27FFED5E9E437E000C06AB8F8DBCFFB6304555155C800000009FA137AB5577DBC200115960000002AEBFFFF7D5FFFF5D75BD80000000FFFF0002001FFEF7E1520056029FFF7FED7FE800040041002238D9FF9DD6A6D179001D022E6FB4E7FFFF20067E8030D0000142CFC097F49BDAAD51052C89B8400002EBBBFFDF6AFDFDBFFED2C08000017FFE0005000BFBBFC834016E042FEFF7F7FFF200084010101801F941FA31FB7C36038C009ED3EC5BFFFCB8C20415200A8002041F71165D6E5B7AED000A966800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'h0000B3D7FFEADADBFF5AFD6491000001FFF01008800FFF67D8A002BE05578BFFFFFF7C8239688401002346F5A75B4E28E7BBD25AABFBDC77FFFFDFA506A84C50020401CFC22ABC5CF7F74400A258D000000057E6FFDFB5BFFEFDFBDFA00000007FEAA0060017F5FFE810006D043F956FEFFFF240039F1801F00F83F1B93BEB230C2D430FCCE076DDFFFEDC08A92DB19849BC043FE8965F3F53BAB31A2DAB7820000055FBFFFD507FFBFBFD7C50000000FF5FF0010007FEFFE95001BF85578DBBF7FFF900542C30015C4307FB4B6329541C060227E4B5274FBFFF37F1DCF4F275248042B7A6176DAFAEEDCC0116A9401000010BFDFFBEF52EFE9BFFAF48000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'h7FFFD0040017FBAFEC1C025F061FE2D7F7FFF44184AC4002B40179BAA15DDFCD22269078F8E891D2FFFFFE4C2F59BFE5282850FF4195FB7ED3DB510411B67020000057FBFFDF5C7DFFAFFFEF140000007FFFE0088007F77FC0A9005D455BCDBEF73FF58442D820153F43039552208A50016B01BE7C1640F4DFFFE1D43FF960E94BCAF8EBC53FEAD6AF76A5081E52E00000008BFEFF7EE97DFF8D7FAFA60000007FFFD0040005BDB3F028013F811FF57FBF637C4700E23C220AF1032EFDE96003001FC27F9117A0FDAFFFFFFC0FDEFFF96082703FC309BB3B97BDD00C07AAB808800257FFFDF7B58FFF77FEF3E10000007FFFF0034003B6EFE0A8009F40ABF52B;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'hFFFF050050036DBAFC8A409F90057CA75F9FC58801000021A162FFED45276FD4E7A4096A75B79EB2022F3F5FFFFFFD5E32C0043DF957F7F73EF6A2001D7BEA00000027557C7DFE93FFFE6DECABDE0020FFFDFA808002BF75FD0A0037A09FF4A7FB5B9C8E0015000045F3876A02FFEE9F2DF5F4EA445740648F356BC17F7F3BF9FC3EB15DA1CFFEAF7BED40503AF7DE0100000CFFEFFBFC205FFFBF9956A85500FFFFFF0090017CDAFE12008F80A37D055E1C96880425107C0F3BE02F8011861BFAF7A057C2A63F7A74FEDA6BFFFFFEB7FEDF7C2975EF8BFF3DBAC000047D78C0800023A95AAFFE897FFFCBFF55D7C080FFFFFD0100057F697F0C005FA090F4C3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'hDA200A42008809023E67E3B28A9E0C4FFC3EB449D93CFFCE94DA7FDDFEFDFDFFCDFAC509A09DA95EFFED20A0233FFD64000001FEAF57BE445FFFA7FDAADBAA20FFFFFE00A0017FDBFE8200079015ACC55CE410DF744200011E61AEBF24C57A5FFF5DE057B98DFFE5100E24357FE8B7FB5FDFC60207AB57FFBF7A0000172AD8C0000010AD5557FD10FFFF7FFD55A55080FFFFFD8018003EBAFE0017FC0040FF47BF000179C2080801BB500CBDCA9BC40BFB77D0A2EA6FFFF04D003BC79EBFF1EEFFDBFF01C04FAB6D7FEE80A82A3FB6A1000006AAAAABFA4117FFD5DF957AA5207FFFFF008002FFE7E6807DC0054AFEEED3A0276FF0209601C98085B787F7CCDE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h8D65DA7FB3F3FFF0A3110FF1D31FFC0CE5FFE24025554FBFBEBD480810BADA54000020B7D69DFF20BFFFFAEFEAD55A8A7FFFFF004000367E000002FC03415B83C700CE73E0080342C640C5328FF2825FA541F37FE17FFFFEE40F40EF365FFFE3FDCE6BFE0414BADDFFEA00A40D1F79620000004AE96AB5903DFFB7EFE56D42A07FFFFFA01000C3FFDE05002706687FF75A441C8009088413B500D537BFFE673FD0AB3DC6BEAFFFF983AFD109EE7FFF47F3FBFF39C52A563F7DB7A008185EEEB0800009811955F3403FFFF4D75ABF79747FFFFF004002C7F9BF44800BD03D6FFFFC08380450314A47B580B5F6A7EFEC367BF08E7AD75BFFFD821311315AFFF516;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h8D7FDE108B0AD7FEF7E901303DB5DC610000140022BF7D805FFFFCABFAD694907FFFFF801002C67D7E0340234452EDFE7200711052C0063B55E0E47920F6E991FFB9B3FF04CDFF1E80C0BCDB03EFFE516F2FBDEF809D2E3F7AB510881B5EFFD4000000000AABFEC06FFFFB54FEAB6ABE7FFCBEA04041FFD5FF40A009E828BB01E849C4420048683B1E4085EBC1EABE6CD9DC59FF0295A4E90140311840EBEEF656F7D8AE8068A7BDFFFD8004027F5960000000002D5D5DB035FFFAABFDAFAAE67FF4A98000621FFFBF832003C0025FA08293812AC0038272313609F9D1D1FF2AC9417A19B73E3D04002D4E2820389D5B041F3EF8F01A5B3F55B601081AEFF3C2;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h2230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h1080002CEBD567AFFFDA80003AD028000012A7FFFFFFFFFFD5BFFC40000000017FC2000882AFE9BD00600AF025FFE3BFFFE0602020117F6DD41EF83F2107846B316B61FDA6EE1F7920425BFFFDDE150020420237FFBA33FBFEEAB0001728D10000494967FFFFFFFFBAFFF92A020004017E558021017FBDDEC12801EA1B7BFFFFFFF800080C14B7CCD43E107FE041E8893A34D0F7E7BD2FF5EE6106FFFEAFA580122801E9B71C72EFFFFA98011CA828000024BCBBFFFFCFFFDD5FEF81000001017DFF2008015FE17E024015C0B6B7FFFFFEFD001142153AFCB3FE60D9620029F3F9301CAF8E9D1F49E109553FFD68BA0022810057F75577BBDFD6A0000FA89000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'h020A4AEFFFFFD7FFB5777ED2400000216FFF8028003F5ADEA0A005EA0FDDCFFFF6FF1002A8053B7AE4FDA01E6400C29F8BDC1F2F8D6A6A4AD23E035FBD5D44008410057BC73C77EEFFBD4000965169000002D57BFF7FB7FF6F6FFF04800003417FFE8011011FE9BE022801D1116FC7DFFFBFC12B4201FB3F832F00C3602103D6A3C80EA7FCBCDDA9023DD193FE287F001D4401B7FD5CEFBBFFD7B4001050900000092BFFFFFFEFFFB5BFFF525000009D7FFB4014005FF87F82100AE80FBF95FFFEFBC002C6807E0F5CE4013DE5EC9962E66033E9BFFD2FC8928F6049DF100841042222C5FE9AEAEFFFEA80010BA850000086957EDFDFF6FFDFD5FB8900000147;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h7FFFC000429EEAAF40A802E34ADFE6BF9FFFE8286900F4038C0300FFE0653A5BCBB001BD7DBE5EED9B2BF0C96C0008809A8481BF5835D6DBFBFFE80015515880001952FFFFFF59DFAB7E7952500000107FFF00140037F8BF020004EC1BF6957F77DFE021684021011E8F01DFE408201DAAF972C73FEEFF57D90FD40FDA802002002241557674ADF77FEA40208BA0A00000020D7FFFD6AFFFF7D7FFC4000000237FFFC004015FD1F8004002F74A5EE3AF5E2EE2006420F0083BA102FFE0C1B3CD91F0001DCEFFFAEB3A2EF9032A4188805A9020BFD2AD9EEDFBBDA8020CA848008008B3BF7FBDAFFFDAFDAFB2A10000017FFF900A801E4F90000FFBE4293FD577;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'hFCFFD012320920924FDE81FC627273F5E7A50203F3EFFD77E36501638B446256004403B5ECA6DFBEFDF4A8002BA8A800000515FFFFEF57FF6CF6BE5800000003FFFFE01400E6FFA000077000806FE5BF3F0FE2041007880481BFC755206441FF13E07086F4377FE8F8C10AE172018004D0082258BC558F6D7BFF60210D58A80000902ABFFFFAD77FDB7DF9F1512000047FFF4048068031FFC0E87F0494F7D7EDF761E844CE2F043B003F03D93000D5334FECA8621E0EFAEFFD815CC063002D28A290403DFCA77EDFFFAA4A0231A08800002555FFFFFEABFFF6FBCFDA000000007FFFA0003E8FEA5F824803E07C7F00BF5FE0240002020006001B81BF0D6ADD4C;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'hF7F8371100206408107D007E708612F4200187C56E077D1EB5FFDFBE0363E7FEDD400E8B8C0A795FD7EAAA0012AAD020000122ADFFDAD56FFFD8FF7DEC8008017FFFE000C007BD7F1501FDFA00B7AA5FBEFE116800CCF108003931DCD5A13222000806FA91035A83C5D7DFFE019C49B79F91507B921AFB77A77FD0022647B808000257FF7BFB6A4FFFFFFEA8F1C00000FFFFF805001FF5E40201E600018FFE77F7FE80B08231E48A02290BF2D46AA6D5115B375C64A44640EB3F8FFF03866CADD7740289847166EFAFEAAA140EA57240000088B6F7FED4FBFFFFEB557AA00400FFFFFE020005BFFB80D80FC009BFFDDEBB7F41E400409A880C7A3E8F9E97E463;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'h20DA7EFF1876CEAEDC7F6FFE8A3FC5FFB7FB8164921397F7AD7DC1001F57D8810001525BDFFD723BFFEFFEAEBC000000FFFFF403000096EBEC46001C07F93F6BF5FFF90024400428041136E311B69462980119A557818BFBE6BCC7FF9824059A881DD2060C5AF9BFD7DEAA381B5AE8048000891DFFFF9B1DFFF6B9579E500101FFFFFD00430999BFF814815741DFFF5FD77FF7809000045006333AF159A6B2DE6A033BACFCE2002ED9B79BFFF3FE26004033EA412415A2EDAF75A0001C27B90000052A57CFEFF4A87FFBFEAADFB40000FFFFFA00011FFF7DEA50009F216CFFFFEAFF5300A000544107887C266EBEA75DA837FB6BDEDC803A37E4EBFFE5FCEC65;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'h8021F00A0D6EFFBF5FDF56240A5D6900000054FEAFFFED8BFFF2A5578F400000FFFFFC00110BD9EBF80C015F808BDFFFD77F40018A00F0810322CF366786339F94F27E9475E28877F274CEFF1751704720081E4005376B6BAEEAC8001FD7B00040048AAAAFDFE2047FEBFE55F3AB0004FFFFFA000005FCBBEA50002F406DADFFFFFF140018800A08001B115E9EEE12FDB8AFBD7AAFE17F47981F3FFFFDE4E0CC7C031F8480B7BEFF5FB754480685B800000150AFEBFFFA867FFED72ABBE48000FFFFFE000003EFF6FC8A40AFA04B7D3FFFFF8007080038000C3F6AA66BBF91F7085597FFFE4BC3F7611ABFFF9FF3CFF9FDF0B3622B67EBEB4EEDC2001A1F7100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'h00002B555F7FF525BFFBFBD56DEA0000FFFFF8008002EEBDF517002F008BBD96FB1E7300C00C400002AEDDF93FDEB2DD4C0DB5FFAD905ADC1427FBFFFFED80C3E61A06EAB6C7F5775FDA902C0FCAE100000004FFFEAAFA43BFFFF7E55A70A000FFFFE0004003E9DBFC1500BFA02EF41FDF19C89140210006A39FB341161FD9F3F5038D6BE17EA03E1C41E9FDFE9FFF8F441806F56ADFFFDB5AF74A081FEBF002000012AAAAFF7515BFFFDE35572A0000FFFFC00320017EEBFD2A004FC097FE23FFDE843380848013436445CFE61F8FEC0BD63661A9DD559E06043A3AFF7F77BD3AF814DE77EAAAFFBFBAA0582C0ABC00000008FFD55772415FFEFFFAAD515400;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'h00FC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'hFFC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  = (!\vga_ins|ADDR [17] & (\vga_ins|ADDR [16] & !\vga_ins|ADDR [18]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .lut_mask = 16'h0030;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'hC650C739539AFCFFC1C7FE77DC7F895E13FE6B40E1000000200A80F13C800823C6F35F3F1B050000000110804EAFFFFEFFFFFF000083ABEFFDC5400237F00000255EA293D3BFFE7A0F95709C7F798020E7C32F092A9C2EFBF82BF239E03EE466747A0A6C080210001491E07CFA000814A070FCBF215040000000104273F5577EFFFFFE000215FF7FFC5AA005AF8000046175902DB6BEFFEA7B80EC0733FE400C9EA02438A84AB73BFE27FE7EC01DB285E84707D806210800214FB233E800055030F0393FDF0684000000048216BFFDD67FFFE800143BFEF9FC97A002D800000002BDAD57DCFFEFF78403F983E1F7801F1AF2E342CBC29AFFFF3FE77E00F5513F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h98CE01E8C1800000201F497F90800A86B8F80F2BF14A1000000020152DEAABBB7FAA0038000BFF6FFE8A20006004000042FD806BF5BEFFDBF4021E48E3DB7BFB4FFDF439A7EB785FDE3DFB9001D522B043610068B0611800247EADD64240060833F89B35EC55400000001000075FFEFE7FF000001005FFFBFD8B80050068004042B7A13DB4EFF7F05E4003DC7A7EF9E2EA20F3E55853F94F74EFF89A03F805891285000FF618400021F7335921000BE07FF804A3EA4F1000000002142BEAAB5A7FFFCC000013FF57FC55602D06D01544E17D925BEFBFFF000780017F87C7F7F50DCB8FCBEA176499B97FE2E02FFE0E04A1A6C007CB07198027E88DE600000500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h37E0148DEAB500000008100256BFFEFE7FFFFC008007FEFFFA8B80EFBCA0221102FD28C5597FF885FBB408DF60F8DDEC168E1F97DFE7E3370FFB42E4BFF780043B85B000767042203FA07BE9400803002FD03EFFF2AEE8000002008429F555D67FFFE9040003FF6BFC0AA1FEAD40285922F9D22BEFFE88000016F5B7B31E3BBA043AEF8BAAAFE73BEDFE0FF9A85860122A0FDC0D1ED830F81BC1F5B42A0025002F8AB5F3EBDB594000000502121FFF7C7FFFFC008005F5EBFE85DF8056014125E9775097BF7B41840006AA98FF0F84E432A5230FFFEC3EFF7FF00FFEFCF7D00C883F550F07790E1E3F06F4B6810006006CEBEFFFD6B5EC000000008008441596;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h7FFFF8011009FF77FC443801BA801435FEEB21FFF5FFEFEA8019F7C23FB3EC7CF7E57B1F96BA4C3C79E13BFFFFA500040D3F98647A9E02E7141BCF3D8440150029AF1FFFEB4EBA480000001081129F7DFFFFD2000002BFFFFC8000022E26415FFFFF43FD7FFFFFE04012CD1AEFB68F4DE9B2FD0DFDD0BB5FFAC6FFFFFFF1B0780EFBB64B38E581B80069DB3E40001B0033F32DFF5FBD6A8100000001082250C17FFFF8214005BEFFF8002000DB000BBFFFEB1FFEF76FFFFE802155B713DD83EBEB97687757B242DB9DC1FBFFFDFDBCE41B8870A0AC0D9E2DB1FD7FDDE01004001F5CDEFFAAC3D82400000000024109017FFFFC00000AEFEFE80108012D000ADF;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h7FFFC0020009FFFFF90500147D802B62ADD6E55577BA000001572FF8FF8BE8F30003C7FFFF83491FFEEFF8BD4DDEED1BABA7444861E00074D7FFFDF57A475400B500342BAB7BCDB54000004A282000017FFB80048052DFEFFA0840DE178115D42B7D5BABFFF43FB102AAFFF57E4B5CFE0017BFFFFE3FC03FFE3E7FDDBE4C004BD8024F78E6100016E6B5F9DABBA6A0002A210942DEEFBB6AA0000010400000007FFF6006020DFFFFE50164F2BF422FA0968F5AFFBFFFFFF00154BDFAFFB46607D800FFFFFFFFF35FFE745FF8FDFC54D58FDA6978202040BB6FFF7EF510EAD210B550250935BBF7D54000210001F700017FFFA003002D7BFFFA118E80272117C4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h5AF7DDFDB7FF7F2102ABDFF5FC5D5041F2405FFFF1FFFE7FFFAB9DD31CF5113A1E4F7538400401CDADFFFD5D59DB280054420235DEDFFEAAA0020250740024017FFFC002800BDF6FE904B0003DC22B91257FFFA85AFFFFC20555FFE3FBB4A8253E8117FFFBFFFFFFFFBCE438B9B93973766448D8800804F97BFDFEBDD7ED540020A0404C33AFDFEAA000128E800008077FFF50054033FFFFFA500000B6405DA05FFFEF47FF7AEFE4055D7DCFEA69448807BDA9FFFFFFFFFFFCC13FAF9D795A0B836326160020F75C7FFFFD1567AA98000A221015AEDFFBDD2A009AA808800A067FFD8004029CBBFFE2800A046E82679567EFBFFFDFFFBDC106BBFFB7EAB62821;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h5866FD3FFFFFFDCBFE722FD3FA389844D3F0D240000197E653DFFEF557F7754000014A21737FFFF5CB076150A60001086FFFA0022003FFBF4A00900037001BC03FEFFFFFFFEFFFD402AADFCFD740001757BB554BFFFFF7FFFF860F5AFF421A9875E29BC00008B37FD07B7DCF43EDA82000A2842DAD5FFFDAB1703D1200208001712B0004005DBFF84C4194006F00B7A17FBFBFEFFFFAFFE80255B67F1000155AA9AF6A89FFFFFFFFDEE703EE7FE3BB5ADF1F38C0006D201E2A0FF33EC9BB768000008012FBFFFFD756278FBC178810017C0000000013F7C0040B40015E00AFC7FDFFFFFF5FFFF35801AFEFBC0002A0052A5DDA7B7FFFFFFFF578C8064CCAC759;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hC36A024800D6A08ACB4BC45BA5FEDC940021141557FFFFEAB2481550006006017F8000000190BF637220440077005F8FFFFFFEFCDFBFDFAC0057F8000A08049081287B841FFEFFFFFDB621066538D26C029413000639C0E20482A2AE48FFA2A00002A22BEDFFFFBD80A13AAE00080A237FF000012803FFFFD415A0011D002E3FEFFFFA7DFF7FFFEC00BF30304002204D76F56F356BFD7FFFFD949427BC1A411F02821F01F665004062435FF7B2F6ED540015141537FFFFF8B55000060004029D7FFE000040034FBFF204C4006F0072DDBFEFFD3A22BFFFA90088000008288B114C3DAFDAD2FBFFFFE05FF33E00A174C302407840BBC814331C0000E4DC6DDAA8;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h001540554D7FFF57C4228A00400002637FFA000005FFB7BFD415280059006702EF5FEEF5545FFFFA0100000511555142D556F57B761FFFFF91F9D97791A14C448051C805B9F00146C42E907FF0EBB15680100829FBFFF7FFA94D2B58000205A97FEF800A005F7FFFD40444016F8020A29FFEFEFC89217E00000011FBE002242A440FDBCFE8CFFFFE39E37DF79CB4624502020C0117C0011021DC2C7DEEBEFEA8200151B757FC3FBE881DA4A305A0002B7FBF0008005FB7EFE80820001C28F7A4DBFFFFE940042A010017CB415551554511557F77DD60FFF902E5E4DEFD00780422CC135ECE8002040B720436EE3F6B541A020229ABE3FFED20F5FD48120845D9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFC0030801F7FFFA40008017C2D3FCD2FFEFEE00000001B245DCB94422A815052AAD5EEF4D43FE3D7B3E5FF6D98301681585CEEE54000000511185F5FE27AA804109117F49FFFF50A1FAFB4080040057FF50004087EDFBFE8540000400067427ABDFBF800012A9086ADDF2294402A052D55EABF7EFFBF86AE2FE37FBBC4BC17A0117F27D08001080000013CABFA03FC0A810372A3FFFF82C3FF5FE900804A517FF48030013F757FB000280180005F91AFFFFD5800000010015FAB9D42A380B597FFB57EB7FB6041D76FF5FEEBE0BC0D9004C90D4514000640A0123F7DFF4458A079B0138F7FFFEC1FAD79D4AA4000437FFA000800BFBF7FD428D00F01002FC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hB5D5FF3A24001484012ADE60A814340A8AABFFFFFAF540B5AB1FEBFBBDCE3C2C8007251550C2414000060E3EBDFFFEFCA040834FE6F5FFFDE9F6BB32A92A48118FF4003100BEFFFFF800407DFF085F954FBFECF08000014002FD3D5552808140A609FFFFEEBFA8EADF27EFD08FFE780D863EFC50421810042083083FD7F8A3D90A84AC078FABFFD7500B6F7255249281C06A0028027DDE9FA02210FD2A00AF437BF5FDC1805442A002A6FAC20C6A0AAB5CD111BDFFDFB50DEBE7CB3049CBBC0FCBD07B7E271410000014328EDFF8D7F6105082865E7FFFD8E1F3DAF12A18B4A5B8080024113F7FFFC81617F03E489F14AD5FFE0907FFDB5A02FF7D29410540AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hBB014AB7FEACF217DFD770401557FF1BFFF9FEE0228E5000A902802AEBFC63C9582C444F08BFFFDBFF1C2FACD5A404203C00003008BFBFFF600C3F813B005ECAFFEFF84941FFFFF4816E7A902CA01577EE1DA35FFFFEBFF2EFDF88C80272FF1FDFEDB3C5894788000A0138FF77FB8CC001910503F757FFFBFFF7AD582A30A4253F80002001BEFD7FD06640002E00AEA13BFDD20402F7FFFB8150F14AC00AF7FFB6FB7EEAFFDDB75570F271320043BF1DF1F5FFA000042004101E149DF7F261F6CA2544771DEFFFFAFFFECFF4AD0D21241FD00000027DDCFF81000000BA00179476F7405802AF57EEE227D684055BAD5DFFEDDB576FFFD5F47B7F109C026BFF67;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hFF90FFF2FB3FFFE50022AA31DB7BB06DE8F7F83EFAF02E663DC46FFFFDEF910E0BF12D82FA865F90BDE4FD2AA000050018F06F11676D769000000000012A8400FFFFE80900013FFBC42AE00257803FFFEC2F7EAFB2EFFFE980455AABD5BEEC2FEADCF45FAFB62A7ECFE8FFDFF8BF35100DF01769BFEDAC0066F7FF5761B01D007AA0AF0686D7482000000000000440067FFFE80800067FED25170000AF815FFE1FF83926F6FFFFA300455E5327A3FD27C386EBFE7AE4A4BEF93DFFFFE2412E7C872DDD04FD3D1D08F79BFEB2CA40148360097719EFDEF54800008000400280017FFFF2008005FEE8020548009D802FF75F0444B35DFFFF41009AADFC6EAA7BBF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h5538E7EBEBB9337FB3BE3FFFAF74FFE47EFC76C67EFBAAA32A7DFFA96F50920F80280DEE556BA94000000000000000017FFF580A00037FFBF902200047801F4FE020088BEAFFFFB3008558BC2B57CB75CF42667D3D78702FF96FDFFC3DF2D629CF6EE137703645206BFFFFCFF5A8000D6004677BBEB5ED6800000080000000007FFFF40000046FF7F40B48015B800DFD1000812ADEFFFFE8005551F8F3000F90539066D75748003FFEAFF6F8196D5FB47F6A160A13CD7E0CEBFD7FC9FA7002B8004C5D5CF5AF668000000000000000007FFFC0000023FFFFF08B100036422FC1001559553B5FF96E022A91658D6024E3C3C2C89DDCB6216FFEA5EAE276FAB2BF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hCF850B8CA9BC840D3FFFF7A4D5C804E0000926B32E7D891800000002800800007EA8000010007FFFF625A0015BC1A0C22942A5269DFFFFD4022AE000005F00039AF1DE7637DF627FFE87FF7C6D6E2AEA8273362911A10E0EFBFEFFE1FEB5328040805945DA56F44400000000000010007F8400000E6F7FFFF712C800170B07508412B551D77FFFCC03200200006BC8941A53D95BCD78557FFE613E11A91629A9C0D81EC3CCE21822FBFFDD5347D1DEC0304A257A6EEDBA8000000000000410047FF88000004ABFF7FA4502015E03AFE12AA575367DFFBF2C03000002CBFC812B3BC09CEFFB41C45FFFDD3FB5A457E2DF37C45CB7F6630450DBFBF7D67AA67000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h48005C02D5BF6F310000A0000000A4007FFFE8000002EFF7FE8A880434022B6A4B5E9AC5D9BFFF00A00001BF97FF16D11F94191FFEE9BB7FFF4AC72B0D7FBA93045C0ED6CB610022D77FAEB1FF5DC600550001CCBAB7DAEAA8010000080000007FFF80020015FDDFFA252000E00117C0B4FBEFB57FFF7004001499DE6FFD064AA24F447FFF8EC15FFF86DAF49DFFC1237ABB9A09AF800062DBFFF7E4FF779A0055A09E25D77FED550000AD54001000007FFEF0010002DFCFEA150A0685822DE8575CBBDBB9FF922148AB57DC9FD439D85517A1FFFFE3DF3FFE201215393FB9EDFEB46E2192C8006ECABEFF687DDD26004AC043816DEFB66AA000000102000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .lut_mask = 16'h00EE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h01A2038E9C000116DBDEAD150A82A000FFFFFB00102FFECA93EFA02AAA5FF882276FF9D3FFFFEDF55D9220380D35EFBEF928F4CF4FF1D8FF7A63B678B4456400000000000620001FF65900020D5E7FC011A40181B800022D8F79AB0040200A00FFFFFD800015FF776A3C900852A7E01085F4C193D7FF9EBF8FC4607083913B5FAFEEF9CC1AE08CF32140BD73F9997A000000000200080007FD962001180DCFE001821E0080005037F5AF5DA010100020FFFFF6401007BF9C3F5ED5006903F446AB6FFBEFBEFFE5CBB7FFE16A08E203CFD1DFC9D79EF10197E000F962B7C40E000000000000000000FFCCC88D3F8081FC01086BB78002003D5AF4EEDA0A00000A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFC80080DFAFAFCFFEA800647F0822681CFFFFFFFFBFAFC7FD002F84F46E2C471700EED582E64700C4440CBBF14F000000000200000007BFD460537E41E7A0101D1018000012BF7FF5AB740A00000FFFFFA801003E7FFF9EF9FA00085F594BDD17FEFFEFDFCAEFF1E2003E185D0382EEC80233B2CC7BBA010DCBA3F62406200000000000000001FFC40906BF0FC7680860D808000103EAD4AF76EE0040001FFFFFA0000039FEBFFFFD2A01171F041225E3E65FFDFFFBFB680C8046100FFE14F7F30075760693E80084FDBF7E5802E800000000000080017FF70A266FB219D20DA65020000002BF7EDADBAB5008001FFFFFD00100E1487F75EFB500017004A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h702B3CD8EFD47FFE24C0250F607063A92A77B01E370A390FC01E5CB74D62601B200000000002000011EFD4000116ABFFA06A3814001802015AB6A6DDDB500001FFFFFA000049F72FFFFBBD22007C000A0402373BF8A1FBFE9FA65C76E44307CB49F0A1EA3F2156A060194C4B3EBBEC028E80000000208040001EF102100D22CEC8E8514C8000002AF7EF6DB756E40001FFFFFE00000DFEDFFEEFF07F82F203152B71635D14B75FF773F1F7F7E00429CF67C239D6B9821DA8401AD0C96D173722E780000000000140003BFF401022A09DAB589C1C003800142D5DDF5AED814001FFFFFA000C2EFB57FBFFE70A0A85FE808DBA4EEEDCCAA4E7DBFC37034012086B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h4172B70687E4F0A5805EF4083B62FEC00C2000000000000C000D6D00008C25CFE8EC54280028000187FB76EBB6D41401FFFFFE000007FFAFFDDF6BD01128EBA026FF747C432DEFDFC7FF4DD7CC11C10EC0671FC8002D7350461BF00359E97470060A0000000080010003BF70278F37CDA3EC080000D00020F13FDEEEDB410049FFFFE0000009FDF7FF2FEF20AFD7FE008BBF4E11FF71767F9B3FC391A00FA4009A257FED258D49FE401DA21701B47FA403E2A000000030484000EBD45BE2E49BFBE8480002818044445AFFFEB6C84501FFFA00002802FBBFF47EDC0FC0285B00D7766BC7F66F1F7FFEE3B8471072056477E03BDCEFFB23FF71D0F0B642D70CD7;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h57E209007797FFFFE57B80ABC7FFDD183780214BDC0547480C19FD7FFDA281E01A7C5A13FF1294CC81802B8E9BD822000ECA00404FFFBFB324A400004002A0A27FFF800245FE43EFB465FFC32C0B750A0BFC5AE5D00FFFFFFABEAEE7B7FFDFC0F7E3184FC8873686D920BFFF4F3E07CA8D601301FF8687356A409FA2A70060040676C0002BFFFDDD49080000140014547FF6000014FF07FF94E1FFF25375548008FE812D87C7FFFFCC0BFFAFE37FFDD15CF000B7A28A113EB2E8EDEAFBE8071C3CA005107E7060DBE8026D0AB18122003099B3FB01FFFF6B925040000100220B7FF0520447FE41FD9445FF8A0F471608E0BFC1528C97FFF7FFEF7D789E8F7F01;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hC80090C145001FB5FACF8F7FE9B05C40803581603F1C3871FA499FC32C0031A2C0416F61813FBDB649050000004009407FE5DC205FF685FFD7C3FFE913C048033E67F026D36FFD777FFCFFF76E93FF013E90ACA96F80028B0EA312EF86C07052080B606807C90601F6267FFDBC98380BB06115D8D16FBF6F24A000000020042BFFFEB0495FF703F7A9A1FA3AFF90DC00E725FC895A3FF42D9F84FFEE39CDFE90229101986FB005220C69F2FCC703E1E800031AB781FFC584B41CBFFFDBC9E808008364C24087FFDA880AA000000A11447FFD20185FEC07FFC861E1603B80BF0051833FC2DA7FE94A7FAB9D7BFF3ABF0445DB9B064E4D132405D600676807C0E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00006665C0F6B2C194617FC7BE83C048000E3830C007F56FA1100100000040097FFB88477FE081F7D67983F56B2507E0825DC7E43FFFE2E9128FF87FFFFF5906573F2022009E04772E23E0CF407F15400000151880BD5CB448855D7FFDF8585000380EBD7B303FFABC40840000002AA27FFD0123CE6405EBF25587F117D06CFC0087FDFF07FF499A74BF923FEFA77000BFE1C20B395E201FCAA29207017E0B808000275E221EF41D02006A3FBF0D0C10A3F8005FE80C5DDF57244100000000007FFA8058F5E00199393CC380292DD63F003AFA7F27FD2052AD67EF2FFF9E7000ECDDF2064CEE5901D40AC78E81E09E06200003FE08179BE588A9A82F7D400174;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h3E040086645FEDF6F509002000002AA87FFA8080FF48077DC93FA7FCD2C8FF8F8169681FEDFC9C26E097FDFBFF7AF721D5F9425857B3E8808844B8328BC73800032000178281E7014022150FBFC008380C0003B84D3EE3DDABA04000000000027FF6021DEDA05802CD8B8FA119921E637F2DFD03FDE589144BC77F763F3F93807FFDFF20A33FE4D0E2DA96C03F8960000860108BE1E170A7CC104083FEC0001428000C264053C2F75EDA2000000002A87FFB0A63DE40A6FB6887C02303A687F05711B0EE7BF41081C6023FBE5FFE4420F690F6EDEFDF4FEA27B8DA525C21800000180004FF2A5DCFEF108011FB0002000000320710E1FBFDEB6E810000000004;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h016188000000000010003F7DE4FEF93330F5BC0008908020008BABFFABA210207FFF4000000DFFFFFEB6A8B000096D80CDB769707DDF9BD8DFEF7F19C0F23B8389F5E7E0C4F6CFFDE7DD11050A2EEB78800675000000000402004EBD001F4C4045C4F00005000011027DFDFFFC9088947FFFFE802005FABBFC6F8E800450B78856FF715E3ED9FDBFFFF7FFB4C6DD200E0AB15F9BC9253FF57B91F60E786AFF42180119A000000001000003D4D82EA5824ED8E4A8020101002156FFFFFFF842017FFFF5000011FFF7F63428000002FDA0A5BEE89B9FC67DFFFFF4FFF01342018018C8C000A0417F67EEB6B20EEB9FBFD0AE12420000000000004000CD8501BBA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h32F8490000800144502BAFF3FFFA00A5FFFFFC002005FF6DFCB181000200DF006AF7C8B434387AFFCFEFFF902F8601C3789A2209075A7F8F0D7AE18D7B835B29F7843080000000001010003A044955D842A298540200100281557FFFFFEFAA007FFFEF000000FDE7FE0204010121BDC095BF68BFDD387F9FDF7F7F30BFD100210B24D20E10F13633FEB2602F7BF1C38BECC105200000000000860006027632978BBA818001200090242AAFFFDFF7F5117FFFFD004005F6BDF900D00002A4FE0065FFCFFF878751DBFFB37F91FD6000413F8A020453D28C765DFF482C791F57D8B278450840000000210084000FD6887BC25C1000101010010216AADFEFFFFFCB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFE001001FFF7C717A00004095FA050F9FFFFE8EFFE1EFEBEDF307BF00002BC2E1E715E6C937EBFFFF845D95C92E3BC9200620000000008C833061C65BBD0749B8040044000108801AD3FBFDFFFFE7FFFFE80700B7AAFBE6D4000083DBD8092E3FFF75F01FFDD26D65B40FF88000531A8EDBFF897229E66EFED66DEE5E228AE5F00518000000011470F283AB6717BFC18B88224000001021052EBFFFFFE6EFFFFF6000009FFFE14C7800015FFFEC854AB852DEDDB6FCDC1D16D80F6E40805240966459E518151CF1EA1ECD9D7BC7452E30007320000003E3941FC1F8108ABF74130A51144000010A85F6CAFFFFFFEFFFFFF084005FEF25C6D4000025FFF82;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h84084096ACBDE4FE1EF05980C6BCC100F8F78F1F47F9E069A577B9FDDC7117173788402281000000174470702C6A900DA4E3E996B500000004042D13A5FFFFFE7FFFFA000009F5ABFCCF80003FB57D04B6BBD02BFDFEB9F7E8C107001EF170007C947BBBEEA3C3AABC5CFA807ED13C0AFE3F5604204000001D100E111DF818061256DBA92E840000000002EC595FFFFFFFFFF6804007C7FFFD8BA0028AFFC02B9B5EA2A822FFE16FEFF269903FCAC600EE8CE17D4AC0EA0DC4379BEEDE79C5CFD1ED4B81184000001484038012B00044C7EB97C42D5000000004300BF3FAAFFCFFFFFA0020129533FCCF40000FFA080050F9902DBEFFF9F5BC7EF070ADF52B80;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h7FB402ADDA0367FD4AA1F869994CF1DC0FC3BBFBBBFCE21DA1266FF797DE93A00BDF1CB3F832EB733D417C0278560780003480033F8E8707BB8C04805C502C000C28C002505FCAFA9ADB1020000002A87FBA044F54069FF91078B6E2A0F3FE3FE3FF7BFFC8F814B300B1FEFC647F1F0290DF76FC95407BDE23710F41F98810801001A0003FCBC011B0D078253EB0340C28430608BC1BA55FF5564288800000007FD10129005B5FFC841E008E44726DC3BC75EFB573E04B38016C3FFF19FFDE10083DA3BFEB098E6DDB9FEED7C060200000042000173ED00673A692001F30E2B0180680037EDFEAAD2FFB2840000020007F7C038C10811FF8C206000E8807DD81;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFDDE7465F400000607CCFDFE61F7853420F7E72DF8E318DBF15FA4E2080000005011000067F2A002449A44803B361B00004020DDF3E5557D52D0104000000007FB1040000011FF8F50E400198B97B35FFC754405D480004551FA364F9E8E0147C45CF9F0DC41E5F827779A4670010004040108000FFCB002995CBA001EB8165000608783AE05557EBD30A40000000007FA400800402BFE96483C0012B5EB3FFFFC3C4DF77B80522029BEC2C3BEDD9C70883671DC2D80977FCFE699E16000020004048A000FFF32001F64E800225805D480423D3030292ADF6BA90140A0000007D5100001000DFF1F003F8000669DEBBBF770DFB7BED22DB02C0BF502EF18592;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hCC02DEDBF8B241DFEDFF997F6000009000000128001FFCF001F9F28880360000A01502004F4045577FD64081000000007FB04000000DFFF0E900E400FD189DB6EFBDC7FB7F16D76AEE385E4280244E9236374231B5BC021FABFDAD43EC24001200000062040EFF3002C0415A015A000103842200F8001AADDF7A2410400000006300040010075FE8FD0180C7FF00A51DFDFF07FBFF3D2AB5A2980580C2102B0A4A2950FBEB8C181DFCEF1D97D8100260000000008000FFEB02A81C2445F48000500621198802009F7BD48840900000007FAFFEA0080BFFD37550003FFBFC8596BF76BF79FE92EBDE7B074260B2C89379B60C213337E616179328FFE808000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h0000004420087FF3010305DA0DA4200017042281B8000A2DEF6F1285048000007FFFFD00102EBFC2F8C80FFF5AAD2CC0A7EF9C8FF83F257BD3F0C0A17FA069F803C208BFFF9BAB99F79B5FE5751044400000000128000FFCD840081C47DA800005081206DC00044FBDB54000404000007FFFFE80003DFFD17B00025AADEF789249FBDC1BF01F82ACD12834043F0CDBAE3031003FBFFDB71DDD1C07E24410000000000104C30013FF70500C6E532C9400005C4F0B7801020A6F7BF04020080000FFFFFD40005B7F43E80480A95B6FEC6014FE5F15FFEFEAAA1D82BBF8B708CF2C8A326A1EFB563798983914FC1001A00000000040328006FFE40490021C532F00;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'hFEAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [18]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .lut_mask = 16'h000C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'hBDAB8EF6400800014118E9B52040012857FFE16AAF4FA200BBFFFFFE077F02618000002CE4864E00000891C73FFFF0887FFD950B6E90FFBF4FFFBFBFFE1B7BDF7E7E63D5F9013824E6A6FB82718F8077FECE40FE903B00020AEB564A880000EB7FFFF400F547F80AD5FFEFFE07FE20887405D0BF0099C700202BE2FD9FFFC596FFF7CE07C7BC7C7F7BBF3E35FFE71BBBFCA71752B800FD000A27A703DF93C0F7EB005C60AC048000A0007F35240000AA6DFFC0005F87D508F9FFFFFE897F1C00508A8B43E4048828007ABCF9E7FF0058FDFFB591E6A5B6F97FFFFB0F7FEB80FFFFE380F09402A1001CC59094EF4E817D3EF592CDE8154000155B0AE2D0000015;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'h5BFFAA005567B004C5FFFFFA27DF0401879B1057C019508102478DF1FFFFDDF7FFAD6CA43AB6CFFDF3E3FE0EFFFE716FFF70AAA7D83F40185D35587F83D800FF7F0BF7BE0A82C00000038ABC640020147FFFF800AF4FAA003FFFFFFE3ABE0D00521E8767C4E040C00A6D7B6F3FFE0BCEAFFFFEE113D52FDFEBF5F401FFFE28FDABDC4607E63E8051E4D3D47384F4038DFF13527F8A0B20004A9083771000400055FFF4007B3FB4007FFFFFFE25AE14001F7BC0C11018C0040833A87FFFFE07FE7FDBFFDA82B16EABE7BFDF803DFF97FABDFC3C87D42F00468A3937FE60BDDBE03F677FFE090240000044A25DE00008006FFFEB001DDFD80FFFFFFFF8DF3C0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'h37F5ED03100302001C9FB9A7FFE15E7FFFFDF7F58495FC40FF9FDE80877FE7FEFD7E13CF440E84954002ECC2006F5FB0BF93F2672503A84002205077740004027FFFF8016E3FA83FE1FFFFFDF80E14C81273FA010002002056DFEBAFFFE2A9FFFEDFFBFD6934F984BFDDFD71C13FF8FFE1CF2020A067805440073C9A5B93E6603FFBFCE192041400008AA5BCD01401007FFFF50055FFB05C15FFFFFFBC8E014407FFE40200081020A2E7FF67FE00D7FFF73EFFFF905DFE91EFFFFF1D149FFEDFFDEF82EAB6FFD670020CCED61F85F8E17F97725F4440000000048B17764000006DFFEA005EFF8570C1FFFFFB7C5D02C12E4FA05B00188005EE1FFF9FFEC06FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'hFAEFFF9F6053F87FFBF7E5D60F31FFB7FFAEC7897FFAAEA20C1432E815B17C22BEA5FE19A2028A8020402D7DED2800003F7FF5012DFF8111ADFFFFFEFE0D0549E9FB0290082801004CFA5FBFF800BFFBF791DDFFFC27C93CEFFFFDCEA2E2FFFDFF7E145FCBF41F8030DC9AFB5F10FEBB7BEEF16B8AA2404000049DAB169008206BFFEA005BFE800081FFFFFDF81BACC4477A199E0484040F63F1007FFF8979F55FCEE77FFA03B7DBFFFF8218C9D15FFD7EF6BC1DFC713F60B35004BFFED06FEFFEC8F827D5030A880800236EAB5850043FFFF400479D00018BFFFFF3759FF8842FBB9BD809420C1AC768B1FFF1187E7F27BF967FEE1CF8F9972EF25E627977FE;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'hF7248B3148EF1FED2FF707FFF55FF189DC21FFA009FF000147FD1B0087C7E49DFA57D23BE000614160000002000070807FFFFFFA087FA0665108D710BFFD1476D301C35F39375FBFDFFEFF2C9E2809E9FBE1F5F414DFD9E8FFDAF9EF4AE3B803F1C07FFC107F80003CDC1A141F12E4012500FC93F000AC2815000552A803D2687FFFFFFA13BF90DE323DA46BFFCFE19E0003F0089BF620FF7FFFFF70900813477CFFB9A418FCE97FBFFFF467BB88E14DC0680FFD001FC0003A399B5079C3880A202B3C7FC000FB42A220000401226FACFFFFFFD604F7A23FE0768569FEEBF1312281A3734FEF7DFEFFDBFFE1E0C283CC79FFF4212FF5B19ABFFFD85FF2400441;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'h8858677E4007E00001FC9EE1C160311215D5BFF39092AE9408A002A80847077A7FFFFFFA10FE8422E4567A9BFCD7F955D00194AAF567FE59FFAA7FEF824021FC14FFB8437E16CA4B8FBFFE22A3A2AB37004081EF93C3B800007C471AC018F156800B2F9BC1FFB7C14400000544228E96FFFFFFDA287F88BBE0E5D78FFD7F7F5A4A20099102A7FF3FDFE95BBF1E3C2DFEF7F0FD01DF66803F9FF3FDA181C4427E04010261DC02FE0001FDFC8FC062FFF422FD49EF43FF3AD8514900A0120141EAFFFFFFEA035C87F3E043EA1FE6F43FE6164823145BFFFFFFFE85971DF8504F07B970EE18FB70411CFDEFFBF1253D87F815884008F11F7F0001F8709D44030BFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'h0494107B42FF5FB68412000AA15200AA7FFFFFDA197C17FFE8AF033FC13C01F104A00E200BB53FFFF44EA2FEF99F290FF05D7C95F07E561B7FBFD76D9D690EA03B072802BD8F0FC000E000BF4D3CA0418F28B17EC3FFF6DE114080001484A5ECFFFFFD7025B84FF7C99C007FC07FDBFCAC7003CF6D3CD7FFEBECC1FFF7A4CBDFF357AD3F13A7FB0AFFFFFFFE665B9600B0D900E4F74023D00080000F3068530F0170C25F727F6DEBC922400000120D2A7FFFFEE212FFBBF7C21808FFE850D29F62AD0292E8B4ABFFB531DBD7FFB3E26FF9869DF85296698177FFFFFD93D43F03F1BA32383F9878A80100000683E0007DD5C00517D37FDF7D24A000000A090756;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'hFFFFF79405BE6BE7D33003FEE44541A7E54D87003F38DFFFF76E15FE7FEB5D109E84455D5DC748619DF7FDFF30DC740B4E5608D083B211FD0060005901C001F05197764AF57F6AD749000000014253567FFFFDA8007CE5FFD3F027FC381AE39DFCA903D42E241FFF9DED817F7FF69FF407E343FCE8CBAC0F9FFDFBFBA5E1701E3F070728602CC7F280A003F41A4EA3884105D9003D7F7FB912542000000802F4FFFFF70011FFC3BD9662FFF901DF87067F861E0A344CDFFF9BF9C8F9DFFD63BEC7C003E4904558363FFFDFFD590BC0390F01C1CE044A13FE218008AB33E88E1881A68F9ACFFF2D6F490100000005141C7FFFF00104FB09F7D4E0FFE836D5FE13;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'h5FF864FF5DE52BF407D400CEA908ABE0BBE7D29FC6C1405000004BD5B6B400006DFFE9002F7C880343FFFF49F83FC88D1CF7BFC53020205CE6AE9BFF3FEBBA17DB9C6FFDFFC0B7DD332F7AFF194F35FFAF80B81CD014DFF8300447C2B427B6F0BD857F3FAEA2A210000114FEC1EC00003FFFF6025FFFA00315FFFFCFF23BD022F94A2F44241049A000966FFF58CADFEF617F2FEEDD81F770AB1265FC877645FFE9FB000E5434BFC19E000F99E48C44BCFDA1EE7FD55115460020955540B5A800EAFFE9002EFF90066BFFFFF070FFDF984FE367A0600103EB50FDDFFFBA71BF68C34E73E4977D2DFF141D73EBF1A8F6DFFB0E00037A26FE83F1087B00292F592F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'hEDEFB01BEFA3A4A8800824FFE02AF2A07FFFFA007EBFB42497FFFFBF62F59E00AB60DFDA08010E275FE2FFFF66A1AD4F7FCBFBD93CD7F7FC047DEF5F9430E617FF780007D51DEB19F25860102E6EF437FBC2FA3BDEA915414010505AC041A8C86FFFE501E35FD0060FFEB7B5EDF31EDD28B7DECB2300137FFFDCFFFFE3EB7F89DC5BEC7376DFFEFD990698AEFC541B3DFFE40007F0027B8DF1058818657A40D4F963F03FED4A92A4004005452102FE20BABFFC082BDF900BBFF4545EF5FCB5F0CE5C17E900C025FD9FFBEFBFFFBED776333CFDFDEFB0D764D0037FFFFBAB4BED7FF90008F80012F3F60E0010F9D43FE8FC35F03FEF3049544008002BFEC10B54;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'hEFFFF0B404FFB00A2F84E18CE6F91BF04BC9BF804311EFFBDFFFFF1FFF431FF8E5FA0F57F989B2BBB844DEFBDF5295F35FFA40207A04041778780087D61A462C7EEFF03BEBCB1353900005509D8455007BFFE0401BBFA01AFF1D7E18FFBF670402BE95DC10E7CFF6FFFFFDB79E59E3FEA373F2ED854FAF5F857D17FCFFEE207617FF90003C0802BCE06C031F8758BFBD57EFF01FEE1AA414000480254BB07E545FFFD010007FB01C19E19834FC78FB6ABE848BF8C74B7FCE59FFFF01917253FD24ECDB7ED60CFB4D23670DAFBF69896F87FFA4000FA002C7B464027C0B00178A93F7F21BF54911424002029200A800007FFFA40200FF901CB180E03DEFD96C89;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'h757F58F9A0E81FFBE4FFEFC128209EFFD3CFDFB378D7B3F626C5A5BFDFFA220B0BFFEC0003D000F0023621E586113D2206FFF037EB21582940010149401E25547FFFD99614AFB03D2210203DDBD24D24EBA2D1F59429EE77F5FFC73A10502EFBD276E9A6A8679644DC74517BF7FF8E93553FFFC009F4000702F403C100427D07C47EF21BE0008282A8004014210B40007FFFF55A023FA07CCE484097C7CC8374810E47D7E427EAC3FBFFFA98602C02E7E82457EBC1B3F6D321F88AFECDFF4621EF67FC4017F8000035BC1F0001EB984211EFF817D541941404000A895017592A7FFFFFF612FF907BFA003BBC1F9C6368097A015FB9C79DAFEFFFFFFB5C435827;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'h7FFFC220EEE0EC0FFEFBFFFF83FFF5F66B071051FCEC36000151000FB613FF9E2BCFD7FD8FDF1A429FF7D3063C1995401ADFA00216CA211FE279B407CFD9C53097CC000000000055F58754C000113FFF3FFFF0051FABF83C3FAFFFFF87FFFCEFE4542191CEF314000088183A25F1AFFC69A3FFFFA757772FE7FDB50BD0122B4C6E83C0307B304A9E901E380784E7DFC383F1880030000002D792AA9400055FFF7FFFEC016EC1E805FF7BFFFD8BFFF97F48406527F7823000030D8804E93F6DEFEC9EFF7BF1DFFF7FFFFFCD047D79EE203F87402183FC462CC037800FE5F7D78BFDF94000142000557B462AA2020017FF6BFFE000774B50013EDFFBFE8BF7727A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'h113087CFF83C70400A01007CC35EFBEFE00BFFFF56B67F5AFF7FCBF6ADE4458203C2E00280F0A17AB907E00A83EE4F2C05FE4800090000011D095550002087FF7FFFDC004FC08481FF7BFFFD87EFFEF2E1D5181DFC3C4C005C6000E403C8FFCFCB300FF95EAA54D7FFDFF6F9A2DB2F700361C02E0021D0538C7EF02C81FFFC7D96FF94801600000AF6E15152C0880FFF57FFF0053E4029047FEFF7FFC35ADD6ACC94170377FF12803003014E39FF5FFF1F5A8FF1FFAE1B35FFEFFDBDCE1BCD0502BACABC01CD9CF505493CCB01F6F4E2483F86001500000484AEABA8681017FF7FFFEC006E403A045CFFFFFFC18573AD6348A9CF9ACE4020E101876C3FEFFFF8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'hB0EA1DFFEEFBFEF5EFFDFFB1170F325DD1E303E006830F9D471C4F1F01F72BFBFFDEE9802AA0000A5995D554000487FF37FFE2023E01D8047DFFF7F792498EF454609699D74C3089811A00203F30FFF64FE90DBFE77FCDFFDBFF3FF862FC8F8453014BE8042CBF9153FA1BCF03BE7B27BF9CFC80150000114AEA8AAB550005FF6DFFDC007015B500D9EFF7FDD501CEC862C543EC73398E5F1A1F23EBDE7DFFE00ECE63AFB5C5247784FECFF979F9E92F524043F249C03E187DEE02F78960DAFEBC41FF2055700002B517B5540001035E5FFFF000F8616804B9FFEFFBDA02D3B6A886512A2C06A364200275E7F0BFFFC260BF90ABFA9F173A7BEFF3FF4F4DF74C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'h940458F00744046C1ED9CABD1A42FFFA8FEE5FC82AC000042296D554940002DD7BFFEC08F7A5B208D9FFFFFF1727AFC9F8B9B4FA4C105C60828CA461FBCFFE217EDE731F6F9983BD7EF7FCFF908F1F922741DE34470050FF1447598D1FA1677DFE1A50F0126800014A3BDB2A400011292EFFE0009CC5D80069F7F7FE177B0FAF63785B362B940BE01206FEFCE7FFFC90F27D91EFA354A6DFEFABFFBFF5C718FDB5694FF1FA0081C3F6B90C8385807BF5CDE5FEED055400082A4564D5150005D77BFFF8107B85F40CD9FFFFFE13F78932DC3A17D7FC903FA00418EA3FB97FFF02BDFE945CBBC07FEBF7EFFE5FF937BCF574F6BFD8FC4285E144A2EE84E1A3FFF7;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hEC64;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [17] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [18])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .lut_mask = 16'h0002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .lut_mask = 16'hA000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h4395FFEA44100040600741037EB83A00040D8909CFFFAF879FFFD3EB2B39A92B4F50000021FAFFFC700000027D00DEC13BDFFBB4017555614EB9E24016AAD2AFAABFBDDD3BFFF5BBB67C700733D38D7DFB47FFAD8A84E00004883E87EFFFC73A8F7122CE58BFFEFEF9FFEDFED52109414594021C200E7FC02341A00054002F28BFEFFFC012FAAB56AB77D810ADF42D55555497EBFFFFFEACFFDFDC11CF1ACF7C4907FFE4A0583C00001C0173FFFF9CC0018C283157FFFDFFED7FFB6B1D198A494FE80082000DF200405000027C00DD82E5FFFF70157482A815AF80B5D20152AA92696D7EADFFFFAC4BB9708FFD89EEDB91CBFFA909BC6D81408632BF5DFC49FD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h841ACAA5D6BFFE7FFB3FFEFD92294C61475000041C03FFFEA080500078012F87FF5FFFA01AF648012AEA426128AD45556DBFDBEFFDFBFFFF0976BC3F728C139E2B1AEFAAC41E3A00301D3C6EAFF07B806481A0E6FFFBF7DFFEEFFFF30C53C25367C8006004FAAAFF902000005D095E1FB5FFFFE815693554400229A28282AAAAFFFB6D357EC3FFEA423D350EFEF00597D91EFFE322471240201E8E83FFFEEEF203847C3BEBCF34F7FFBFFFDCE76296D305A0019002FDFF7DC0A2A002740478FFFEBFFFE445F6C4951300010458AAAAB5FFFDFFDF817FFFFF51DBBA757EC27391BFE5F7C140210025000E2095FFFF4F7142C00ABB9CBFCFBDFFCDFFF68A1310A3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h0380004001F775FF200B0004DC008582377FFFD04A6519F5FD7048510552A56EBFFF77C2BFFDBFFF153AFFB24BF837C11FFD851F5882000041807007FBFFBB800581282487BF43CF7FF7FFB5387094D1E0A0008002FD9F7E4148A000BA073C10F8BFFFE615DF25AFFEC356A42AAA9DD5D556EC1FFFECFFFF97AE833EAFFFF61407FC3F4C00980394280899A1FBFF9FAB980B03D7DE6FE7F9DFF97FCD94C2DEBB7000012005FBFAFF40000000FD082F4A2D7FEFD22AE5097FFF285102955576BABFBF0FFFE1FED7FFEFAFD5CB5FFFF18835FCE6B7AA448340100004F0E7FBD2F3E7552BB47CF7FFFEEFFFBFFFDEA5555D3000028024FEFBFD414140047813FF21;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hBEBFFF48155435FCABF428E89555ABD7AFD5FFE25EFADBFFD5F672FDDFFFF668813CFB06B60001D10140D25B1EE9FD60989200D89B3AFDFFBBFFDFDF59EA7EA72800021003F7F5FF00000001E01A7F94757FFF500BD05E893F7F45022AA95D6FF8BFF87575FFEFDFFB6FC1BFFAFFF6ACC9AC7BFFD45240C0010928415DFFFDFA07C06867DF5E3E57EDFFEFD71AD72E7F388001000BEEFAFC41474001C0007EA1DFBFDFA40A0163D2A4FBA21496AEEB7D1FFCDFECAF3DEBF7FF3BB0BF7DFFE00A22787FE3A8383840309000C19F5FCEE2DF2E1EEF9DFE2FBFF7FFAFD7BAD739C11800000055FBA7FE801000060004BB9A6EFFFF4009145E78494FE8416AA557CB;
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [17] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [18])))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .lut_mask = 16'h0001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout  = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .lut_mask = 16'h5000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h8000058859F3FFF00B80013FC055FD0AD7E9002AB639568985002D86F3F4006B56A8140000002243111223E1424CFDC0DDD54444ABFDFED1032C870581EA89870060160040AD90110430925040453DF3800002E1F6D6FF8816280035408BFA17CFE41C8576768DA85000B6A317D6A0168C820000000000A24A503A242425BF43FBFC484B0EEF3BBC2AD41F2AE5202E05AAB2A355251453251524A4924B1CFEDF8000005D7BE77FE04C80007F801BFCD5FB13F802D928B7498008BE94FC39A00A71288000000001270919F8B12132576D55F1626A39B5FFAA0533610074128E5DC018010030A6E91144218410416536DB80000046DEF5FFC82450015EC2A4FE0B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFDFFDC01F483DB26A803B4C6AFBE000188AE000000000006AC1AF7EFEFF57271377B2539857F7FC8B0FFFFFFFFF81229EA9C01C0124B91892F79AF14512A904180000026EBAFFFE00400026F800BFD3FEFFF9042B654169550050907FEDFB4020550112800000006055BF7E7E7E87BB006BB3079281AFFA62A5C7FE3F834610D000950004913ACA1329640924344BE9B8000201B15E7FF80A820007D0281FC7DF7F7A445F485FE25000012BB7DF7EB406C8000A00000204E0ED6A6072C0ECE12AFB913BE43B5AFCD40083885480340F5712FDF2B6C2196850D73DE14531920D38001202ADFEEFF600C80005E0043FAFFDFFFD80772536A9C00004A5D5FFFFD00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000067E635335C46664903EC81C1B745DFEA319221E04040F94C99AA3FFAB8496E0925CEB9E82834C368B80001006BC55FF809440027F823ACFFFFDFF7403ED053FE8400022362FFCFFE2000004000000001F8211241033607E4A7E773C1AD36BE7A880871B110007497EBC57FFD98248DA8ABEE3DC19EF2D30C380003817BFFBFF603C8004DE1146DFA5D7FE200D58AACF929000A4EFBDFEDFF4604540820000001B13C0790142A94D084CDB84411A7C9B554B550C10000092754E0ADFDA8B13EC82BDF7AC22874C329280000A255BFFFFA0A70000FE822BC45F17EF500BE155FFE2200015FAFFFFF403808810280000001921E80CF9F0925C24;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h7EBE04B061DF69AAF68FC0200198443AA3504FCD512CF892FEEF99A49FA8A4C38000950BAEE1FF40308008BA00B75525EFFF900DEA2BFB84800129FB6FEFC00EC82540100000001589E020B2B068A756B6BA92289C5BBDAAA88FE48052356AE995072FFC6983D28139F7DA22871D309380031C45579C1F02910004EE072AF637BFF74007F857A46A000012EBFFF700376410000000000020A59C5C59306D2203FFF643541045E6F369BD5EAAAAA2307ED1442FF2C2A4C096FFEFB828B7AC34CB81008017BF761400214401F818BFFD4EEFEEA11BE0FFDA8080002A36FFF0056FD90000000000002488A9890780D8BB53DFD5114A7FEFE4F933187C030CD492FF;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .lut_mask = 16'hA000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFF5FEAB611FEFD7BFFDBDE77DC57B02153726FDAD4AC00000048826DEFFF5B086F3D921F26FD15F5EF57F7DEBDD4A9774440000005F6FBFF414900180A0057C1FFBFFDA16000ABDDB425FE1296BBB07FE8FFFFDAAA5B9F6DFFFF7FBFAF38812C647F19FBD314000600241096D3FF81E090CEE0E5DFF8A4FF77BFD7D7B3D711830C00000013EFE7FC801881F3B1017FA47B7FFF0480155DB6904ABF24F9556FF07E213A3784BA7FFF6FFFCBDFE7CD10083F799A6EF660000C0011E1C982FFC1E7F93A92FFBEDE43BBDEFFDFDE65C43977840000310FDCEDFD028007FFE2047DC9DEFFFE1212521FF6269447C55AF3702B4A4A404D6B547EFCFFFDF3B9F5B6A1A2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hD66937BD28D043A240431BE40159FE97EF56A5E9BFF7854FBBF7FFFFB58E68C1040024192FF77FF68800BFDB7400FFA2FF3FF08D4559FFAAA900A1F2F55FC3DDFF24AAB2F41D587FFFF7C9FFBD6F51256F01DAF7383800C4240020F40697FC6831BCCB99EF51E2A7ECFBFBAF759E595F40000206305FDFF80307FC09F1045FE57FFFCB8015ACADF91482013AE7FC5DE02BD2544ABAAA3FEFF7FFEFFFBFB1B6A79A0F777BDF0682C3004042239F7BF9744E437025B3F0F553AFFFEFADFFAEE08BA0000801C8FFFFA200000002F408BFC9777F00204B52F74C42000073BFCFF7D7FE0D0115001FF7FFF5FFE8AFED9B62AC35855DCDACA828A001080900AFFFFD83;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hBFF9DB57DED57155937EFFBD6FAD75EAB00012001B9FA00000120013E2412FA2BFBC0A8016D4BDF2CC802287FAB6FEFEA5DB7EE82F71FA7DFFBBF3ABDF89A8E112DEF63F056443C0000221060EFEAE083F3D2BDFF7EA3888EFBE9FFF6B4D7FEFA00004000FB5FF0710010007A408DB8A7EF3EF4015E376D928000003F75D6BABE9200055BCCDFAADFFFDF571E3E5DB5DCFBFF5FF5A2220022800105FA77BDFB16CD6810FF3D0DC5463FDBF7BEBFD77AF9000190013EFD7ED04242015E000FEA3FFFFF2200BD6BB6CAD400010ABF7FFFD2490000AAF155F0CFFFFF159FFF6CE8796FF1FEBF3A400012805512BD475AFC1813943D3FCCA0722B3DFDF5EFB5DFBAF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h800054000F5FB7EA09E10007A4013D8BF7FFED4055F16EF9028000003D6FBDF6925000EA05CE87AF4FFBFC7FFEFEF37F7FFFFE9FCC23140657250207907FEFCBD8FF0BA5FB7237943AFFFF5BEF7EFFAF800030005AB6AFF902520015E004EB2FFDFFDE802B97BDEB1A0000002EDD6BAE24901D18AAA0911BFF7EB9EADFC587F1F5FFD175BE92801C080054DA05FBFEE716FC47F2F73949C95BF6FEF6DF5FEBAF8000000007DBFFEA088800075003BDFFDFFFCC002BE0DFBCE000000023FFBFF58A2BC8058A9444F74FBFDF4EFFFF7519FFFFD5DEEA696047A6210144C2FFDD10E07B0EDB7A9C12E48CAFFE9847DAEBAD00000000ADBFFFF404F50023C810E3FD;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hAAE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .lut_mask = 16'h5000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hBF7DF681151575C30000180050FFFABEA51E116AA56D222D26FFFFF6DBF1D414FFFBFEF7DA29A024800400034CFFBC8E9D008375DF2F50625DBEFCB6473AEBEF80000400176F5FF209C8000750022FCBADF7FC0057D2DF5FA20002000A7DD7EBCA802A2AAB9142CE979FFA50BDFEF5517FFE68ED69A55106946000853079FF0E3E0165DF4A578471045FB095D69AFBCD80002080B5BEEFD403C2000DC48301557F7FF500AD457BFF8A00040004FBBD5F1C2B80028B34A957A5FFFED6F57E5AABFF7DF11BBFD51208009000D03717FEAA7E766AFF9687C8BC56DDBEB5149ACB6D8000C0B4255ABFD20908002F582016D35BFDDA805755FFD4D4000180009ED7E9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hF354800124CA310AFEFFFFAA1E1FBABABBFFFA29FA7028800150400A580FBFF8BD7FB033D953E21E1325A9A5E69EFB7D80006439DFFE5FE801C40003A015BBA927EFEC00AB03651A840004400077793DED1141004A5489471EEBFD534FAFFFED5FFBFDEFFA9D140031B401840917DFE883ADDE9FCC28F15E87AC2D253AB2CB5D800160121DD17FA406A8005F803A4E03EBFFFA80AC2D9AB1000000A80001C7DF48AAA00812AA96B437DABFAD9FEFF75D3FFFBFC75FE84C0078D4000000439B637CD7EA4FF7417A9E031DE96CA5BCC35D80008000F37F7FE80524001E07456A265BFD95008042AFF2180000110013FFFFFD01200002050D0161C183830707FF2E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h0CEF5FFDEDF700A23C67F0603E0E3E953883023003047A0E033E6B0D20D0C35D800020019D4EBFB2119400B00001FD096DF75C010902BB553400004D50007DE8552A940005AAA28AE2C49509511DFEE613BF9F052E9ED2095E025520382210403829A91955947D0A2A0141082930C75F000000029B7FFFE8088005A010454625BDFFFC04201055E22000042549003227FE51528580D2004BE850A0A103D7FFD245D7F643FDFA30C00A0C2211CD11E0654482848888C01C6242584A4A25D5D75F80000400B2FD7F800300FC80A02BFD4AE3FBF4280E8DAF544800000AFF60254A8BAD540003280A9FE24AD494878FDF0317FDA212D37BCE249000349E1241C52F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h12546A46226ADE95121252094135D75900000001678F10280A07FFDF4046F52AB6FFC2815A9752C4620000BF00C00A576552A8004C018549A46040C0F88D971523BEE12AAD9BB5850002991CA306489EA102B08B54B0D6212A904238283FF6D980000004BFEBF05C027FDABD4429FA85FFFF80F2BE22BF50A000000A87E004E1144D560400042442312A6A47C09BE4A10FFE950049FEAEE2001848660988221909A81A218215970902149252415FF4D980041402B7FCFF800000001F400AFA2A6BF504055B7D8BAC420001A03A2B001EB352A000000292A294B1207854D9F01493F188A9DFE77B42B84A268354F210762AC54D5495080F45568282114AA4FAF7;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout 
//  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'hDA0004B09FFF6FEAC20000024DDF8050810000001200ACDBA0A4BFFF3BFFFEDD7FFF80277FF00E1FBF885A00ED42210FD61F83E213FD23142859FF1EC52204D2F71186CF9B81CE19F5E3A13BC046773276401800720EFFFE350008007FFED120408000000511576ED9497FFFFDFFFF777FFFF504FFB810FFFFB17402B660BCE6FA85D0E222F3C42E18CAC5C40A9404EBF4C0F1C0E7E847BBE8B110E975015B682C2046B172F9FDFFD1240482F86F4060000000000204B49B6824BFFFEBFFFEDD7FFFA843EBEE596FAFE02801EF288DFC00AFFFCCC3770C2032F0DE0E14975F35F0319D0DFB546AE811DFA133FF20A5FBF728A8D010665FFFE138A00AF82D80A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'h000000000001473EB8527FFFDFDDFFB7FFFFEB177FE7907F7FA47402FF042E7D055DFE99068ED10E847202B209B80681FB04735CE9DFEF9DA01DC797E18F0A461ECD0BAC989685F23283096311DF80500000000000105DDDD024BFFFF8FF7FFB7FFF684AB7C1AB7FAFD05A003DEC1B3513AAFFDA4E8D437004FDD5DE54CF0F7FF1C77B3F357D7FF7E43FE8AC101F3369C6F540F40A1B3DEBF44E8495B236A8A80000000000223776AA155FFFD5BFFFFDFFFFB023FE81D5BFB7E81D0175481C6C0B950ECAB7E2C09237CFC43B475FD3E1F09BE8F7A760FDEFF99FEC4FF89CCCBC5E1E8A3000005BE7D822C0C8705B00400400000000040B9F750A5FFFEECBFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'h7FFA008FBC27C5EFFFD0AC8077077FCC15DA51876541000436BFD996007CBEB5F01FF1FF6B6FFF7EE65F5BCFD14BDC7A6307A0C6803426F66240364123F680102000000000209EE5A8013FFFFD1EFDFF7FB4801B7DD4F75FD7F02D02E2567B06A394A2BEFDC20250B6F6F9994025B97371777BFFF8ABDDC61F2F173FE2D5F3F267A1CC04140C5A9FECA22152126D84340080000000022EDF75425FFFEBA97FFF7FDA4041FFF53BBFDFD0AC00090AFE453DFD414A90064A11843F3EF2010A9FFED3BFFEFFFF2FCFE507825BE67D82100AECC4764BCA8601E63E894211009E901A0200000000001770D40127FFFD72AFDF7FFD001B6BF88F5FABEC1880B00DD5C9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'hBFBA8055B3092B05F9ABDEC000200BFA38DF373FFF4FEFF7F5F20BF90E078C00A1C35B8500402421F467C40808EB490000400000200215FD6AA093FFFEABDBEF7FDA807DB5F70F3BF7FA4E82805FBF5767DFC29CE9338C45C7773ED00002B3F5DC2EAFCFFFF2EFFF7F5E2276D61B5814A5AB8EAB9844402FF5BC6140173E80220000000012000B6A68004DFFFFDCB5FB7FFA20FC7FF2036BDFE80A25C03D1D65C1BF8A3A9141990EAB30F1E00812AFFF75FA64F3FFF8E8EE59BA2905794CF07F038955FE06800123D78FC4300769928400000000200095DE94A8336FFFAB6AFF7FDA879367FB2035F7FA2C903FFEA7F1019F077BB1000E6A20F06FC00403FFBE;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'h7EFCF852CC7FF73DBE0000300001EFDF89F98757FC7FF74BB168C000045247DE44F2806EEA69BF00FE775FFFDEF2400000040008000000519D5050206FFFFFFD7FFF5004B00E200FFFFFFFFD3FFF0F0409FEC0DAD0DFF884F600006002787BD60AEBD673FFDFD1D9C3C0D288480707AD02E2D07874DB8F80DDFE3AFAFC4A8200000002020000080BEAA900001FFFFFFF6FFFA009C10DC00F7FBDFFFF61FF5FC963BD0C13413DF833F80091A1001E28E2DEA8AB7EBC3BFC749B9A1090004C44F2079BC629A57D0BC37CA46EABE7B70480000000400000200AD55440006AFFFFFFFFFFC803A1AFD007FD7FFFFEDFFE5F2C478B5068E4FE708500000108100135C3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'hD5B7F3FDBFFDFFDC2654B608808F80C00C15FBCCA36FE3F3586B1D07E6F0F9200000410001000802FDD52000113FFFFF57FFE00DEE87ED07BFBFFFFFDFFAAF8DCFC8041C9D9FF6AD40002200006A9FD59057FFFF6FFFFFF78F75EECA00AE96E004F8570C0FC82C7FAA2610F4FD8776002400020000000411FEEA88006CDFFFFFFFFFD03FB5CDD0077CFFFFFFD37EBFFA5EFA0104106D5FAC8000080080E15FB31AF6BFFF9DF91FFDFBD4EBF4007127400FB10F0803E111DEC803974B7E16DAA40000048000000105FAAA900012BFFFFF6FFFA1B86F85D443FDBFFFFFF3FFFEF770901188627CFBD20000308081DF0FCFFC3EEFCFEFDB37FB76FA5BFA42702070;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'hEAC01C200310E757C67F0D97FDD834BB1440001020000A42C47540002A5FFFFF3FFFC0A89AC5E913BD7FFFFFE9EFEF91E1022409BE36E3D60000300004BA2DFDE41373FFFF8EF7FFDDF793FC03648070F920543C0A4452ABEB7A02193DFF12EA5104000000000095FAAAA4010545FFFFF7FFC0052F60D48BFFFFFFFFF7FF6B27FB846C228E0678A80000C8040F171F7F9E487DFFFFFBFEFFE7BAE5EA425A4152B810E2D303505203F3FC003F56DBFEEE9880000000000001AF5555000152FFFF7FFF00005ECBFA03FFBF7FDFCBFF0E83BC989A63150BF8A00001C00014FA6BF378DB75F7FFFFFDDFFDFF3D7E21C49AC03801C778C316F7C0FDD8010C5B48CFD3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'hC748000000000056CEA554000127FFFF5FFEC809AD92EA4BF7AFFFFF83FEE3DF7730781C2FB4F120000C00005E693EF6F9FB7FF7F7BFDFEFF97BFA6BAC5F11E01A00D789E007DF892F7005DFE2FF473B38D4000000000006B45AAA408A4AFFFF7FFFA4016EC0F801BC2FF7BFDFFF985D9305573EBF713B8000180000C19A7DF30FFF3FFFFDCFF8BDFF4F5F9BBEB3E6D10E017622C2014D50DBD81907858F9CAFF4C8000000000017DB2555200129BFFF7FFFF0055752F500FFFDFFFD1BFFC71B650C840DFED13A0000300302DF07E1FF67FF5FF1FDFB8F277FDFEDDCFE02B896801CE8631D21D1EFCAF47D03A5FC398CBF2880002000000BDE955510000A5FFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hE5E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [14]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'h00000000CD7777707FFFFBD57F7AFAAC7FFC800000001BAF7F42C80BD5147FF484CB00069003E4BE801EE0FE56B77E6D442F2C7F8C3B57C4073E572028BF3BB62279F5F39BC296FEFEE9084036BAD4880000000012DEEFD037FFFEAFFBD55EA87FFC024000003FFEFFC3C003C8015F36009C00BFE813E54F9EB49BFF7D457F894510CE3E705DFDF1166AF1FCFC0DDEDB2B82BFAFC040EB569B758104041F7364000000018D557BAA1BFFFDFFBDEABB547FF6400005001DEF3F20B00AE40CB7180510001E7800670B94CD09F913FDD595F107F33EB3FE54D86EFCA8CB2F2FD72BC20E03BD34402CCAEDDA4082257FF1800100000056AAAFF60FFFFE6AFFBD5DD4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'h7FFC803920001FFEDF814003EA082F10127020FF9400CF55190247FF693FF60FDE10389F2DFDEFF065EB543018E471F75801BFB2DDB01017156501000F15B1600000000104557DEC0BFFFF957FEEAB5B7FFE02F944003D6EBFA1500BA006B480B8C06F5BE4C9315C3C260EACFD0D1D0D7FBB010E9E5027F20FF7B95203E37C1990051FFAF6BC0536AAAD0002155FE1C20000000041AAD7BA07FFFF7AFF7B5EB47FFEC20980001FFAFF80E003744A73005380F956F8203946009062F73C13BDFFDEE690861B93BFF677FD53BF12339B1340908F9FFEBBF1CAAD768004739FA0600000000182557BF6037FFF895FFD956AFFFE070DF2800F7F3FC15808E2051E19;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'hA68173DFBA4D542180E0A07C949EBFEEBDEBD83F1FDBBEFE97FFD8B2215F9EE7905492FFFF7EE8C102D20102365FF09200000000012ABDDA017FFFF7FFFBEBDF7FFE3057E8001BFEDFA0A005B404501F4341C79FE039DAA208686A001535FEF7D0F69C696B94ED7D2FFF518A7C0DCDB2001986EFFDFDB060040200007D3FC0E00000000004AAB7B7009FFFED7FFEA9767FFC020FFD002FFBFF01A801F00571223645907BFD2BB96C7CA1EA602EBA7F9EB3006DFFB4EF7F41FFFFFA800C9544AD80D04553FFDFE90E00AC000219BFD0010000000009555FDA0127FFFFFBFFEEB57FFC2055FE400FBFAFC1411FC0100100DF131CF87C9FEE50580081F804CFFA6F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'hD086FF772319FFCEF7FFC100C281548BA3100FFBF5FFBF4380A20004755FE0C40000000024AAAF6D4053FFF55FFFBB3E7FFFC00DFF002DFF7F0015E8034AA093EC04073E18164F60A4A682D000B34872DA10BCDD9073A7067DC2BD03E0F019FE9340000BBFCFFFF820000002172FC030000080000A55AADFA2ABFFFEDFFFEEEB7FFF30466D800BFEF8100BFF803D91E5E20E11B8841B98409983F7694A5EA0B9D7808637DBC6FB37FF011804984829EFE400117E7E7FF3B4A80000006947C04400010000059457B54012BFFDBF5FFBB67FFFE014BFF01BEBC0052007B120878BE6550F9845346D03220FEFCA04920D37EF109CBEBBEAFD9FFF41831C9F987CF8;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h57FF6B7CFFFDBBDF8176FFFB62C4A9E7CFC7436F9DA00324FFF7EB4411BE42010000000010002A7A6A000DBFFFFF9AFFFFFA070BFFFA381FFBEC0618AB7C9FC607EF93B2EF06205F7D7F2E001A47FF8493FF740F3FFF2E5BD183F7F366C000E00BEC87DF02202343BD775F990117014800000000000055AFA8AA80ABFFF7DF4B7FFD0006FBF83A0BFFFA180E93DF7DED07BFE5D11C162040E6AF5E0004E3FF8167FFDBC3E7FF90A624005B65E07A50FC0FCDF91AC840010CFE5ED7A282155A03010100002000157E95000ABFFFFFBF957FE80015BDF02406FFF685E982FF0FD842BFBFA338832611E3CE6400024FF813FFFFF39AFDFFFCF73C01FF03801542F7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h8A554A6BF0000110BEFAF36DE06A22008000000000002ACDA85542A5FFFFFBEB7FED000BFFF85FA3FF8000C30F1EFF6000860F2E30F4880E4CFE4000001FF00DBFFFFCDB9F7FFF87D50187F3020005FFDA0021F1D820C0D1CFCDEB97680802424008000000001533E500A05EFFFFDDFDFFC0A044AF7065C0F843398BFFA9FF40820AB5DEC5A00843867FE0000077D16CEF5FFF3E679FFF3FFF904096929C3F07E345F0B8BA064020FF8FFDEF5A071A810000000000000592B89541A7FFFFEEBD7FFF400BBFF82997EE761B3F7E1CAFC804096DFD891437332186C00010DF8B8B6621FFCF9BCFFF95EFC0017001456A0EC373E7181AE40019E73FB793C4800790;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h420000000000216DD22128297FFFF5FF7FFCD0017BF0657FFFF9023F5E2E17AE060092CA05246F8EA15E0000A07FA8ED057D5FF3E6F3FF2F7F340010078DD8248619E33A33E60010ECF9BFFCF100090000200000000002C9A84A4855FFFFEB6B7FF72812ABF071FEFDFE0EDFFE3F87BD900F7A4E1418F59F9D960000387E1DFB8EFB9FFEFDBCFCCDBEBC1228B912708F16C5F86413F80004FFFFFCBFE95006808A0400000000103675009402FFFFBFD577FD8008FD7828F1FAFB367FECBF59CF408BDFC83A63BBEFBECC0003BB7C02DDFD0E67FFBE6FFFD1FF5D10302409C33CE3F348E63DF70010FDF3F7FDC5A0028000020000000002B2AAB455197FFFFD5B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h7FFEE0035AFCFFC7FBFE713FE0BFCE35C0152E217404F7FFF220000388763FDFD1121D7FDFD1C1F3B6CE0200181A81395D88506F1C1F82801CDFE7CF2B090100A00000000000000D9A8502A27FFFFFEF6FFD400AF7B07687BEFE9ED90CDFAE8FFC1D88434183DFF7FDF00008A0F715B790A8867FF3F4FFD68BD80000122BC06363BE71046C5FE6600EEF17FFE1F20080000000000000027AAD482400FFFFFED57FFFC802BD101A4DFF7FBFD04DFC1581FFF8EBC2902BB6F7E2C0001C40AE213DBFFDA79FFBFCBFE3EE5DA0001685407FC8986A3FEB57FB808EEC9F4B850CA00000000000000001462AA280127FFFFFFBABFEA8215E04838F7BBEFFBBE9FED7D0;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout 
// ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hE6C4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4])

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18 .lut_mask = 16'h5050;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~17_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19 .lut_mask = 16'h3230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  = (!\vga_ins|ADDR [17] & (!\vga_ins|ADDR [16] & \vga_ins|ADDR [18]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [18]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .lut_mask = 16'h0300;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = 2048'hC0A2AAAABFDF755154002AB2EAEAAA1955A556955400F0F0400544D7FFDDFF3FF382F4000AAAAAA088AAAAAAAAAA59655555555455110000000000000000000000000000471104013330033334CC333330CCCCF3333CCC238888FBFBFFFFEFBB8AAAEAAAAAAAAAAAAA99999AA9AAAAAAA2800000000001110004CFBFFFFECC0459DEFF3375577FFFFFFAFAEEAAAAA300030033754405DC40000FE3D555555555000C30FD965EBBFFC3014403FFEEC3026EED55455553D5540232C0A28F2BEFFFEFBEA650000000000000080AAA2AA9B6A5E7656755D5555454544501101414400000011565599999955766699D96A666B767B7DDDEF777FCFBBFDFFFBFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = 2048'hFFEFBEFAFBAAEAAEAAAAAAAAAAAA88880800000000114410DF33FBB30C119BBBCFD55DFFFEE11A255DDDFFFFFF000F0030C3CCCC00F3FFFFDF55555555555555000F0CFF5566EFFCF2001040BC3FFC003BFF15545554F55500FCA0AA98FABECEEEEFA95500002000000000822288AAAE7A5A69D755555555451111140041011110400001566555555965599AD769E9DAEA79A9BADDDF7DDF3CCCFBEFFFEFFFFFFFFFFBEFAEEEABAAAAAAAAAAAAAAAAA880000000000401040CFEFEFEC0046ECF3F3177DFFFF8A8895557FFFFFFCCC30CCC3CCCF0033F3FF77755555555555556000000CF765A7EFF3C0110402FC0CCC09EEFF55511953C154000F826A10EABBF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = 2048'hFFBFAA550000000000000000A8AA2AAB9B966765D555555551445111111044444414400459565966555AA6A7666E9669B79EDE7DB7B7DF77FBBFFFFFFFFFFFFFFFFBBEFBEEBBBAEAAAAAAAAAAAAA8A2220000000004110414DCFEFBA33045BB8F3DD55FFFFB91AA955DC7FFFFFC0C0C0033FF3300033FFFFF5D55555555555550000CC3FDD659BFFF300110002F0803008BFF45555554C5550C3220AA236BEFBFBFAFA954400000000000022222AAABA6DB5B65D65D555555514444440410111144100005599659556A666755D9A79AE6A79BAE6DEDDEDBFEC8B7FFBFBFFFFFFFFFFFFEECFBAAAAAAAAAAAAAAAAAA888800000000010410C733EFEEFC001A6EC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = 2048'hCCC45F7BFFECA8867555F7FFFFF030C0300F3CCF000F3FF77FD555555555555500003033D695EFFFCC000411022F2A000BBEFF55556513F55F00C80EA80DABEEFBBBAA951000000000000000A8A88AA9B69B56659D55555555511111110404040044101115559659AA9A9997A6A597B9A7AADB9FB7BB7BFB7EFFFBBFFFFFFFFFFFFF3BBEEEEBBBBAAAAAAAAAAAAA8A880000000000044410C7FFF8A020159E333FF55D3FFFB91A19555D537FFFF3CC000333F33000F3FFFFF5555555555555560000033FF566BBFFF0C00514122382A006EFFFD5555550CD670C02B2AA73ABBFFFFFBAA550000000000000000A8AAAAAA9E6D9D7575D55555555051144444040;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3] = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = 2048'hAA80B6D52AA90480C5355EEBF7FFF7FFF7FDD40000000000000009356966A094ABFDD3D4FFFFFE2028AA02FFFFFFFFFE0043CFEFE41100A512FDFFFDD900010AECA3E00000000000492B5FFFFFD4A8440940590AD07C878060DBB53BD5F55F7FFFAD6AA0000000000000155ABFB0076AB7F7F1917FFFFD6004D90A7FFFFFFFFE0F4BF4B7E810003045F6EFDAF4810287DBA1B0000000000016D5F7FFFFEB57B352103CA105A019249626AFD5F7DFFFFFFEFAC9090000080000000490EFEB40925BFDFEA9FFFFFF240ACA05BFFFFFFFFF6F473FFFFA1200D808FF37FF6E8001C564D0E000800000000C9B5FFFFFFEAC2ED5444D4A5D402208114975FFEDD5B6FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = 2048'hFFF55A20000000000000094B57D805A49BF7F5555EFFFF86057082DFFFFFFFFF42FEE7F3780B000C0E7FBDFF8F400043BB70FC602220000003F57EFFFFFFD3D22A801620A401582004944A28F7FF7FFFFFDFA2908000420000001266FFF29312CBF6FBC1FBEFFFC5005A05BFFFFFFFFD901178784404004D02FD976FE7801058ED607041122B86A2623D27CD3F5FA0DC9F4EEF151280000042500C6E9A0BC30FF0055E0A0248000080000A315D8840A977EBFD3AAEF5FFCD046882DFFFFFFFFF000AEFBF0846001A47FF5FFFE2C0042139E86C22201F86540266572B1D2FBD42E5B89740A412A00000A6AC911E1547BFF206A44089080005000025AFFF750A91;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = 2048'h2FF2FE2BFFFFFFFB017A22EFFFFFFFFF04067F73F718C02687FDFBFFF1E002B0F6B4316021A10042407ECFF9F4CFE19EB14D279508040000041244A6807EF13EA305D03000080010000008557EC000A0FDE7FC22AFFFFFBC8068803FFFFFFFFF2001FFB2FC40401700FF7DFBF8E005085E5C0170D1B30046466333C9F5CFF9660D906BC020520000804A00D984D5403FF0EAA142080000818000136FFF5082092BF9F683FFDFFFF840B241FFFFFFFFFE00043FD57E00800741BFD77F7C7006182B54197117E000C6421A81BF37CFD80E6208115480280000110200A4C07B8536FA0351524020001000004AAD7B680128ABD5FD0557FDFFFAA024205FFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = 2048'h0000DDB3BF02282B80377AFFFE1C828A16BC0D5EF9CA80A2412B486ED70FDDE6BFFE37E102800000020228D241EFCA2FFD4D201082480105800024BFFE8008514BFBFF4BFDFFFFDBB0AD4097FFFFFFFF2002BFF57D009B03A2DFF3DF5F1400442BAC0E24529180D446A59BAB77EFFF7DFC4A49F014000000084A0884E3F5C23D41024C4410102108800095ADFF50020097C1FDFAABF7FFBEA030007BFFFFFFFE8002DED2FF4063F9512FFDFFBF8E002625D30265400F006C63005C3C3E3FFCE0FCDE62F2A00000000004402A51EE400FA829A8084100008080004EB7FA4001542BBBFF47FFFDFFFE305AA0AFFFFFFFFE00802FED6F21B8C7808BBE7FFBC60106;
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h5000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hA0C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = 2048'h92DD0344654880006000E2AEBFDFFFFFFFBF6D78000000000203A792ADF7A6F6D81494010800001B000125FFFBA0000297D5FEEEAAF5FFFF500A806FFFFFFFFE80017EFABF80F031D067FFD7B76300110AF687FF79DFE40000001D7FFFFFFFC493689AFC00000000004048495FE967AD52B2228440400000000296BFFA80002417FBFF4BFFFEBFFF5C2B081EFFFFFFFF0400AFF5BFA0208C000DEFFDDBE001010D4D8000000000001000000000500000000004BC00000000001194A2BFFFFEDAADA454289200000000042DEFFA000088AFD7FFABAADBFFFFA0460037FFFFFFFFC200B75CDF00C0070027FBFFAFE88000C172DFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = 2048'hFFFFFF7E0000000000004A155FF4892EB2510A80080000000002AEBFED0000225BBBFEDDFF6A7FFDB617502FFFFFFFFDA8401FF66FC000018011EDBFFDFC010046AABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABF00000000000A2448AFFFE9F10900201000000000000137FFEE0000012F51FFB32877FFFFD001082FFFFFFFFF80006FFDBFD0680142037CFFF6FC0052A172FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2F00000000000062975A78EAAF0A5244802040C000000D69FFF20000082FDFFFEAAF8CFFFFE423800FFFFFFFFF94005FFFD7A008017013FCFFEF37200852ADBD0FB0BD000001DFFFE7FFFFFFFFFFFFF3BF8000000000009020BCFC1200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = 2048'h280108001121010201115FFFE60000005FABFFB7663FFFFFFE0A901DFFFFFFFF80060950FFC06001305AF5DBFFDF0010135CFC7FB6B48C0000000097FFFFFFFFFFFFFF5780000000000001492878058D00010200110102010066FFFF680000023FEBFFDD9B57FFFF7113402FFFFFFFFE8102267FFFB01200BA0B7EFFEECF800A28AB7C3ADBDFC40000000007FFFFFFFFFFFFFFFFC0000000000010A9D4FA00C42A0840209100002900293FFFD4008008AFBFFFB75D42FEFFF805800FFFFFFFFF00000FD5E000290010877B56FBD3E00208B77D1FB6B4670000000007FFFFFFFFFFFFF7EBE0000000100000099CF1914124490400100500809297FFFD50002000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = 2048'h5FB7FFED2D71EFFFFA852005FFFFFFFE80001FFF7C2012005D07FE1FFF2AC010144DDC1D6DEF610000000047FFFFFFFFFFFFFFFFD0000000000081292478150008C901901122008484AAFFFFB40001003FCFFFF624C3FFFFFD08400B7FFFFFFF80800BF5F78204013C87FF27F5F4F0009617DE07F6BAB98000000027FFFFFFFFFFFFF7FBF000002080400089547404002A012900911110C092ADFFFB000000004FB7FFDBAE01FDBF58020013FFFFFFFF802209FFBFF080004D04BF56FED61011592AFC059FEFC44790000007FFFFFFFFFFFFFFFFF4000000002100080CFE858120A98040910800848CF7FFFE600002003F53FFF753D5FFFFFC0A500AFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = 2048'h27E05FFFEA8400FFFD4142005BFFFFFF8041156CFE00007400911B721FF7F970281E3D341FCBFBBFFD3FFD07800E9F5BDBAFF56FFF68000891621935520295AAB40A02AB0B67FE79FFFFD400001209401FD56FFFB700A8BFFFC200009BFFFFFF8002001FE3E1091802E00BFD4FF5EE7205411FEC5FF3F9BFFC7FFE07821F8AEFEECFFEB555E400254AA6848EC6217C5402204800B467FCF9FD7EFC05001A55E017EABFFFFA842A5FF90820802DFFFFFE0002802FFFBE120001788578ABFEBE280004BE47BFD3FAFFE11FFE0FC01F812FD76FF3DFFEB80022A0524A8005111007FF9061FFC7D001F1F7FF5001802842A00BE8F7FFEF82154FF9C0090017FFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = 2048'h80029007F57FC0000062287D25F4FD0056455FDDFF83FB6F681340076D1FF73FE29FF5AAAFE400084AA5453FFA63492C00484A00FC7D24FBED7FA00E003E0D6017F5AFFFFB602A0FFF4050204DFFFFFE80028047FF5FC18F517484FF0FBF5F9200009FCFFF93F9DDFD03F007FFFFFFFFFD9FF37FFB680152902D058824C51548FE52567CE9DDFFE1DBDF402080643AC00BEA57FFECD1545FFD004000177FFFFF8010402FF57FD021BC58223FC6FDDF8080D27FCFFFA3FB6B96000007FFFFFFFFFEBFF6ABACAA00085546C4B76931A461BF6440F6DCFFEFB76F7A400405B4234017F4AFFFF740412BFF90200026FFFFFE00014033FF7FE00477FA046DF3FEEFE8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = 2048'h0805BEFFFEA3FB7D5AA0000FFFFFFFFFF2FFF37DD3790047029A1340142A3C11495870D66CFC07C1ED7F840501DB15A00BF557FFFDC828B7FD8012000B3FFFFF0001A005FDAFE8281CF941BEFEDFAF3220013F6FFA43FEFBD6000007FFFFFFFFF7FFFEAF141600115D21D2A01310004000404CBEDCFC6566F6EA015203727AE00BE57FFFFF56155FFF00440012FFFFFE0001101BBB3FB0000702045FFFFF5F7802043EAFE42183BECD280007FFFFFFFFFFFFF5DCB56C000A804B8057A41D202C006E4256FC3C8687D4B6028402E5A5A017FA97FFFD840C5BFD003C0005DFFFFE4000D00ABD9FE82100C0113FEDFFCBBD0021BEAD802AF8DF6390000FFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = 2048'hFFFFF7624A9700485490F381304C3F86CF8848FEF47EE55D2ACC12C407AA38C00BF4AFFFFECA02ADFF100200335FFFFE2000201BDEDFD40001204097E3FFFED640103E5EE80001FFBDC40007FFFFFFFFFFFFF195256340050254595248025D2015086C76BC3E4717ADF4036A02C50C0005D556FFFF8500A3FF00121001AFFFFE00008005FD9BFA16005A00BEE3BFAF7B40403E56C408004EEB40000FFFFFFFFFFFFFF262AA95801288A35D3B16CEFE43FFD056DE7C1E420C57E54AA00193FB100BF417FFFFF80A1FFF0006000D37FFFE0000A817BFBFD415009582ADD5EFF28E20081F3FF80000AFDF428007FFFFFFFFFFFFFC8D542A000571042CC86C01C098;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3] = (!\vga_ins|ADDR [15] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = 2048'h8004077EFBDA00801A416F83FD5618000215FC078DFA60F194472E07FD0FE63FE6FFF7FFF800000090820020347284102801024091040488B35BFFF58000A4000FD7FFFD45017F7FEE010005FFFFFFFF84400CFBADF400F02EA21F15FFF7082802997D1FF7FFFA4FF87E7E07F84FDEEFFF7FF7FF740000010022510000B0000022010004992220840CFFFFFD200100007FA7FFF6CB50FFFFFF245008FFFFFFFF800206FFFEFA023386494FC1FFB3C0100187FF2FFCBFFA3FFC3FFF07F9FEEBF7DFFFF7FFFA000004200001800058000010002024910A10C8D75FFFEA800008007F4BFFFBA4A8FFFFFE811002FFFFFFFF80600676A3FD04C6F70137F0775BE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = 2048'h24417FAFFE7FFB7FFC3FFF07FEAEFFABDFFFF7FFFE0000008A038A3DD3FF7D1FE82000184281C727BAFFFD7A008084003FE3FFF6E215BEFFEAC854057FFFFFFF800002FFFDFD0281CF40DF3CDFBBC0005AA2DDBFFF3FFB7FF87F7F07FB7FBFFDFBDFF7FFFD000002200240A75EDECB0012A200029020402D75FFFFD4800000003FABFFFD02A21FFFFD028002BFFFFFFF820902FBCAFA060060102BFFBF75F20021C2BD9FFFFBF9FF107EFF87FACFF2EDDFFFFFFFFA4000100A84926CD1BFA4A440000000020515452FFFFEB400834C007FE7FFFF92541FDFEB5404046FFFFFFF8000827F7DFD01501C0037FFFFDEFC0060E17F7B7F93FA7E94FE3F47FB4FDCFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = 2048'hF6DFF7FF7F0000088141240216EFFC082A880000909000FAFFFFFDCA080160005793FFFD740857FFFB0110035FFFFFFF8020051FEAFC84000A00D7FBFFEBFF001128BFF83F8BFB3FB03F3F47FA4FF2B7FFDFF7DFFAA0004022909219D5A7D6132000002000002AEBFFFFFFA00000A8005FD3FFFEA8201B7FEE842000AFFFFFFF000A013FBD7D415003084AB4FFBD6B220050FEF01FF7F93FE0FFFF07FC9FFD2FF57FF5B55F80000040B02945351BA8224A000005556A4317FFFFFD500001020017A87FFFD00056FFFBAA8A012FFFFFFF800A417FEBFE81140B214DF177AAB70100341FE06FDBFBE7F47FFF87FD2FC999FFDFF76FFEA0010488200282A807F480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = 2048'h000000000002BAFFFFFBFFA0000008003FD2FFFD7800D9BFF2800200DFFFFFFF8001003FFD7E40A001C00BEA3BEF5F28001CFC303FD7FAF9FCFEFA07F89F2FEBF7DFF5B557400400208E00C82802580000545454AD6E2B49FFFEFC80000600802FA87FFFEC0446FFF745418277FFFFFF800003DD07FD00A804C09DFC9DF2E7C061241ED83FCBFB47F83E380FD00F9FF5DAAFF2DFFFA800231425007548006C0000000000000FF7007F7FF7000001044017D5FFFBB600A077F6C400001BFFFFFF80003A017FFF415005E835793EBFF1E2000A3FF03FF3FBFFF87FB107815E6569CD5FFFB555D000044A808E4013FF3C77B57C1D5F3F4D6E14FFFEEE00000A41A0;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3] = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [15]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = 2048'h00566E6EFC9D1391A45685A80369BE2005FAD5FFFF7402D37E001C8000EFFFFE4000D0015E9FF607005F0157FAFDCFC786243D6FB404006F70F0400FFFFFFFFFFFFFF252AA81400A8C9C865C109500E000685CFEFC1C183A5BA5176403ABEB0005FA4F5FFFDB012DFF000200022BFFFE20002809FFD7FB10000EC0EFD15BFFE148329D37DA00001DAD520007FFFFFFFFFFFFF1294120A00BF24AD46859AB3C50FF547E7EFC5FB52D2AF0F51012157DD004FD37FFFFE080B5FF80058003BFFFFE0012A81D8C0FF602805D90A7FDFFDDD0A1093D9BE404012FBFF0A00FFFFFFFFFFFFFF2D41444000F9F1D8A79A2033CF1957E7C7E7C018128DF83CAF002AE7D00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = 2048'h03FADFFFFFDC012FFF800208012BFFFE2008006849FFE280202D806EC0B9FBF010049D577E8000B5EAA90007FFFFFFFFFFFFF042AA90A00FB537B477A01D98B8FE3C7C54F86A44513A17D7800A68EE900DFEE5FFFFE2807DFF000880007DFFFE4000033557F101008026D427E8DFB6F809603D8BFD00005BFFFC100FFFFFFFFFFFFFF6A92A4010068BF3E83BD32780F800007E007824A285CD4ADD400317BB400DFD57FFFF7E002EFEC000800296FFFF2000001FCC7C0209201B4057F05FDFEC00043DFFB0000002BFFFEA07FFFFFFFFFFFFF54455100803EAFFFEB8D43FEFF5F45FFFA0F80410A175AAEBA00A88F8E005FEBBFFFFFB242FFFC008A0015D7FFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = 2048'h000004018EC5E100402FC0A57F6FF6FBC4003E00014000D00000000FFFFFFFFFFFFFF2AA80401003F5F7FE87619FFFEAA347FFFEF895200ABF51F6801227BD8805FFD7FDFFFD810AFE8002000006BFFF0005688B6FCEF8827015822FFE5FFBFFE0221FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55412800001F5FDFF92CACFFFFFFF62FFFE74905554FCAFE980274F7C50035EABFFFFFB480FFF600051009D7FFE80000400FF67FE8C1D87F803EFF7EDBBD40ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00008000002FFFF7F8FCEA3FFFFFE7FFFFC7C0950098241DE001047FBA00DFFF6FFFFFDA5977FA0080080471FFE08002A0ABFB6FE00873FA525FFFDF56F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = 2048'hEA041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFBFC01BF800000000000000600301757DEA43CB117D5002FD5BFFBFFEE00BFFF002580013FFFE690004006FE7DA8581E1E009FCFFEFABC0024356EFA8000587EB44800000000000000000000000007FFFEFFFFF3FFFCC95E27EFF7008C011C143BB80113FFE8405FFF6DFFFFD5403FFB000004045BFFE400030055F4F7E41003000A3773FF773E80038AFFFA000023FDEFD00000000004200000000000000BFFFFFF20EFFFF87FDFFFFFFC0C22502B7DFC401EB7DF81006FF5EFFFFFEB105BF48042C00137FFE6A002A046FE5FD04501E0015FFBFFF7872081056D6F40005DF6B570000000002;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hF0AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .lut_mask = 16'h0A00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hB4C8195A14D7E485B9F7B924E7092083860880E76A2FC18960000BC1B74BF4DBCFEF801702E2B5090000542FFE00085AFA40000000000048D084919929348120FF9125D36AEE4AF7B7A882A99061097FE1414802204EA9A5FBEF5CA8E25C74D28984A055DFBFF8280007FC0008D7FE2D7FE6802C2817E0C0200046FFF8047F0FFE8000000280006244D081E105CE8902FB2910A1C44260729C068304E524ACFDB86A2D450A4601077DEFB224B75D20838E0972AEDFFFF40017FFE000036BF96FAFFF40040295751600015A5F802B54C37F500000400000284A4A4F8091E26587CB6C8A4041492194E88E1151C09245BEF23144319152E924FBDF7100CF1C74D2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h90A1B01FBA57FB01007FFFF80557FC0EB7EF4080952DCA408000B5FC05FEBFA0D7E40002000000252040E8D484CA30DBD5F8D10E4A2216195A1625826A1917EFF152124CC43A414AF7EFAA242FBF79C39504A0AFDEFFF802A00023EA08AFF13DEFF90A07F0AB90940001AFD03BD5E5003DFA003A800000202523E249486483E4ACD2410524A418A9BA214A8C21482E7F7208A10E4924470DFDCF7028D75C75EEE806A09B7FDFFE09400001F815B3FA9BFFB84057A416C64800027E076EFF12A0177D02B002000035303C286442D1ECD42FD9630C22105A07D3C5A0709425423FF54D118974AACA4BFBBFA925C71D71C62D22E84FBEEFFA04D41013EC0495E95F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFB2D22FF2CF52800005F23F5FABE95005BFC0185128000890F125226894B146D3C43E0A91598D55FF5094621A86223FC02648B022254209F7DE94517E9C75E69202B33DEFFFFA01700007F8093FBA0EFFC8003B4A16C818000E0BFFAF3E440400A004028440400C3FB03024A2C96220F5A0F3D8181E0401FF0AC1F548534C5FBA8A92FD251CCA5FFBEF5165473D79D6240082BFD6FFF40B8A002DD016EDE0BBBE900867D2E99540001FFBDF7ED4AAA800005804208A9000FFFFFF313441A4BE0F5321103CFE9695E89446102481815FC8512450201F9292FFFF7209FF5C73C6C8018B7FBF0FF80380000FF0005FB62FF74F005EA0DEA81000AFD7FDAEBE1100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h0000720180204A0983A3C7D41101421DAFFC5D5E3FBE0543F2C2DFFFFFFF922FBFFFFE92857C8217FFDFB0428F1D79D64820A9D377C3EC13D4002BD8226FD31FFFFC80BFD32F8A00047F6F7DF6D7488000017D24509000560810007292011157E7788EA0080956BFE05093816FFF011F847FBFF0103CA49AF7FF9256EE9C75C691008D3FDF70680620404FF1155FF47FAFF7105EA45550B001929FFEA4B2900000001F0945000148000800781F239A1AD7492E200400B5FFF56452C5F4622097DBEFC6E292389003FFFF5443AF3D71F7240072DFF6B8801584800FA029BFD2FDFFFA003D85AF92400025FAFFFBF0220000000FC150150274040408287E442864;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .lut_mask = 16'h0500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h000000000079500FF061E0E0226062001BF0C5000D040000A9C070380E025FA039040E0C4AED9861861830BE6F5EFCEE80001FFEF7FD1C004000AE8253FF627AFF83495A92B79600009A03CD2800000000000000002D4BEADFDFDFDFAC7FFD200FFFC008220600040FFFFFFFFFFE2DDFEFFFFFFFF77E78EBA71EBABF7FFE7BF70002BEFAD3FE01509009FC0015FE8BAFFE2C02BA55EFB540017427BA0000000000000000000D77599FEA94603000202010002200D10400022429B5BA8B1035000BFFDF7EFEFFFBFBFFFFFFF7BDD7BCFA00001DDF6CFC88102001F50277FA1555FA82057A8579290006E2FA10A0000000000000000003F2BFE70D0910E0002090;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h304E400F4945000031B7BB4D41221F80ABFFB79DF6EFBFFD7BDCDFFFFFAFFFF70002BFDD7479000890035C002DFD4B63E81A42F0556C96001B8F8F4A40000000000000000000512C4E6D6A922020105110212004A8A000010A50DF2EA80A554057FF4F7EFFFFFDFF7EFF2FFFEFDAFFFE00003BEABE1C00C04011EC02ABFEA57FE563056D05AC2B00295FF565000000000000000000000A93E38792F410101C0C0802905287122000096D6DD705000EE025FF5FBDF6FF7DFDFFFBFBFFFFBF6DA7000AEF7E9F4A00854002BA441BFC0BFBF7D805C84ADB5480F8FFFF00000000000000000000000FEFD69130A8101018280850A0072BEA00000A6ACF6FD1150BA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0DFFD77DFFDFFDFF7BEFEA97FFFFEF7C00007FF4CF900000FE07E80A27F61FEFFFF20BDAB3B6110003DFFD25000000000000000008001EBDA3EA8974180809A40001420534D200003ED436DB829042E012FFBFBAF7FFFFFCF7ABFFEDD7DFBEEB022ADFBE47E801423FFFF81553F9BDFFFF840BC90968B8000C7FF5800000000000000000002004F6F202924B0C08079E040088038332A00004B74D5FE8C017520AFF9F7DEFDFF9FF7FFF7FF5DE7FFFFE00017FF643F000008F411C082FAFFFBCFBDC02E84BB5E80003DFFA54000000000000000007C0031DBD284B254C040281420001006B291000035A2775AA2141F000FDDFFBEEFE7FFDFFFFBFFFF7BFFDFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h004AE6BF01F2009201E00021683FDDF5FFCC01CD15678000057FF480000000000000000017400177E08120D8A8041D1E12010002160C800020A14AFBEA416BF8037FEFFDFDB777FEFDFEFADFF5EB5FFF0039D7DF0070810440380240B7FF9AADDF1C03B22BBC0A000BFFE1290000000000000000D48000EEB7A06533560244A7320120112E1B700001DD16FED52855F0803E7BDDFDFE6FFFFF7F5FFFFFAF9F7B004BFFFF05288805004F8075093F05F7FF4802C8ABF7680006FEF4100000000000000002A020003BD89032F350068308800800819D1C08002130A37FF4B541F0013FB6FF6FFEF5FEFFF9FEB7FFFD5EDF811BDEFB8AC82104800AB029FFFD2B75;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .lut_mask = 16'h0500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFB802A427FC020013FFA60000000000000000150008001D7000A861AD8A020650202092D88EC008100611FFF69C25B9815E7BFFDDBE7FFEFFE6DDFBB7FBBEED8227BBBECB4021A9001FE0225DF08BEBFE400550B7B8900004FFE82000000000000000EA0A210007C01850D856FF0104CA0090A445CD3C08404CC4977AAB5078405DBFFBFFFCEDFE7FFDBFBFF7FF7BB5006FFFF2D5A0093200575055BFE1158FF4B01A42DA4520002DFFD8000000000000000590000A00012078807979268002898000099BC7E80414C2087CBD7C422821397DFFFFFD7FFFF5FF76BBFF53FFFE0515FB7FC6100049011DC0227FE94BB9FD4025856DA82400027F480000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h000036400AA5800000A83C04726BA128312040EA47C4BD440029227FDFA51A1450387FFFFD7DFBFEFDF7EDFD777FFFFE00DF7FFAEA480420002FE0179FB137C7FEA00627895408004D7FA0000000000000015800000AA004027C4458E9640095FA1041445FE7DE1200552156DD7F80502930BDFFFFFDFF7FFCFFF6D7FBDFDEBB091EEDADE504000E02BD40ACFF9C96ABFF800200B709800012FF0000000000000006E0000151583008143034007B628A8B9A0028EFE3F982000A9C1ABDD6AA842A100FD7FF7DFBFEFBE7FF8DDFF6F73E057DFD6AF5001067803FE854BFFEA7D7FF6000014950500057FE000000000000000800800A0AA5401228343006359406;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h76C02043B7A3F742001199256D7FA1149828DFFEDFF9FFFEFDEBDFFAEFFFDE7210BFDFFFFB802051706AA107FFA09DCFFF840020B70A840015F80020000000000270000000A05FA004021E005646B2D489780099E3F1FCB0800A4DEE17FF59801401CFFFFFFFFFFEFDF5E7FFD5DFDFBE02BDF76EFB421020DE3FE080BF62AFABFE040B409AA2920093E000000000000005800155511527C002100A00133B5D6AFC96115E93F8FC5580010A0AAE57A8CA1A24CFFFEFBBBF7EFDFBF7FFFBBFFF7E257BFEB5FA900A4473FD40ABF7E05F17F01154096E4804012700400000000000480008000440BBA8000A08011456B133455008A7B1F8FCD4200085524FD5F540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h9C018FFFFFFFFBFEFDFBF3FFDFE9FFFE0AF7EFBFFDD052881C2B0105FFA55DBFE2202D105A914100580C8000000000019000002AAAAF7B44000510220F8BCC847B4C149A79E8586B0821439297FDDA8408000FEFEFFF3F7FFBFBFBE7FFF71F7E0AFFFDABFD4004500701B02BFF805F8FE802AD413F401401897E00000000000440000000001F64B00000000D0A8EDF278DFBD85F38BC7E3480000068A7FFE9629409CFF5FFFFBFBEFCFBF7C6FFFBBBEEC0007FFFFE400600023F80DFFF07FF7000003FABFFEF002780000000000002EF02AABFFFFF82FFEFE8002000000041EF65573B60000000008E380C065FFFFFE0EE9C363C82278E18000402C78F3E4110;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout  = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .lut_mask = 16'h0A00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hF08C424000004ADFD8A37011B916012BFECBE8F510FB04BDAFFB3143CF5C73EF8800005FBFDF3047100017F006DF63FF3FF4002ED05B414000035FFF4EA55000000003F02FD2AA0C0004040D8D228D1353A52DA80000263EA2124142D6008045FFA6E200535D2439FFFF1455CF5D79E620800A5FDF3FC5654A805F50027FCFDFBFF8002F6A6FBC000002B7FDC752000000000078A01A3502060406CE044244B00092980001001881211F30D07B00803BF1F0E815107D04BBFFDE2243FFBCF5F7080025AEF7DFC202100097A016BBFB773FFC005D489F60800010FDE9DD0800000000003D125E5A3DFDFDFE6CA49E94402D223C8000000134B438AEABAAD5C03D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFF7FFE1088F1253A59571043FF5D79CB8200095FFFFFD08200001F40825B848C5FFC8054A777A7000000FFFB4A5000000000000F5F26A5C6858538C2140E2640D24B52000000015198CC8601C07060C300C0303938F90411C30C654BEFBF7BF70000153ED77FA020B4013F803CDC8AF7EFFE00AF10DFEC000091FFEED500000000000007949E9A290B420F42400692404B21340000000122C884294AC2B100915554928892A129228249124BF75EFBEEA4001ABFFDFF90485DFFF803832FD03DBFFE005E82FFD980000EBFF67000000000000000849D6E11212B73132C1343C08F15380000400D680F4291A0491400090862104A51B208A09228A04EFF3D7DF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h000042DDACFFA01704FA002AFBFFA5CA5FFE00BEADFB92400025FFDCC00000000000000005555BA489018529481D071031A0B000000000801C9224952249919492A4BA8891A24024A2091579AFDEFAEE04001576FF1EA05F101F8009957F8135FFFE00B82BBEA90000177FFA800000000000000032A556C8908F8001001999A46084A20021200556A62949822488E820C431082915EA09288A48105BEF9D7DFB00004FEF7F874014A4027D009AFF24D4FFF6017056EF41000065FFA800000000000000002B5AA8A288F095A8B801E1880E90E500008000036281A448925D17945114A94495724804A208A57FDFFEFBE6900027F7F9C3410020002681117DD25A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h7FEA02A5017FAA800006FFE002800000000000800744AB1041C08884803393011443880020800088C35492651907A5A2689A0C8817EC0960124A2063AF1E79F700008FFFBBF400095402EF82AEFF09B0EFFE84004AAF4280009BFC00040000000000020001FFA5AA4CD2D2D08018C500056C45000AC00030D500C4A048AB5894A2095524B17A4A048288921FD7FEFFFE00012EFFDEFA00200000DD5109FA336FBF78801A83772920006FE000200000000000000000F7FA00F844444270B149400071C80036900002209549128D0222C134A8044D37F098699229347EEF9F3FF30000B7FFEDFCA0005402FC028EFF0AD8FFF000FC29DF4A800297804A54000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  
// & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hACF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h0A0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h0054;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~19_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20 .lut_mask = 16'hF0FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h003FEEF8A006AE0FF060E0E07FC063FFEBF07FFFE2FBFFFFD9C070380E10D8E4380D2E1C40109861861830801200020000001F3EB7FD00000117EE809FFB40040003695FFFFFFFFFFF60000000000000107FF7FE0002B7EADFDFDFDFBFA063FFFB10FFB7D5F9FFFF77E5701C070169DFEF4E060CC000571458E14500020080010002BE3AF3FE4000006FFC0537FE8010002C02ADFFEFFFFFFE8008000000000007FEBD5FF400880000054B9FDFFFFFFFEFFFFFFFAAFBFFFFFFFFFFFBF6EF55602906020000001061820830408024010400001FBF5CFD8000054FF500FFFA00201A82057FFFFFFFFFF900000000000002BFDFEBFFF100000000C286DFBFFFDF6F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFF0B2BAFFFFFFFFFFFDFFDFBBB0AA0608000014404102080040804000010002BC3D7C79400000BFDC054FFD0090281A42DFFFFFFFFFE400200000000000FEEABEB7FC0000130102856CDFFFEFBFFEFFFFFF555FFFFFFFFFFFFFFEF5A5785606200000040041060C2041922110400000391ABE1E8000055FEC003BFE0000E023057EFFFFFFFFD0A000000000001FF7BFD7FFFD00024400404507FFEFF3F7FFFFFFAD78EDDFFFFFEFFFFFFF7FBEF825060000080090418618104082408209000AEC8E9F4A2007E13FBA015FFC0003691A05FFFFFFFFFF070000000000007FC4EAFFFFFFAB80100002468FE7EFF7CBFFFFFFFAD415BFFFEFFFFFFFFF3AD1BC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h0D02280001241041020C2000800400000000794CCF914001FFEFE800B7F6002000620B7DFFFFFFFFFC200000000001FC08DFFFFFF7FF814248004103EFFFFE13FFF7FDF8CA2C7FFFFFF7FFFFFFBFAEDC12030044010010408608304089204125022ACC4647E880007FFFF8005BF80040030403FEFFFFFFFFF780000000001FF0A27FFFFFFFDE0009102108A0F3F7F5E5FBDFF7FD7C415FFFFFFFFDFFFFDFFD5E0AC3000000281041061C30608004102000017B0A43F000001F411C02FFA00040049C027FFFFFFFFFFC21000000007F4A117FFFFFF83E8002400000D2B3FFFB7ABFFFFEFE9402AFFFFFFFFFFFBFBFF6DE00D10400000190418608306081440A21;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h004AFB4301F8000003E0403FE800020000CC01F7FFFFFFFFFA8000000005F510A5FFFFFFE8FF0000150601215BFBF2E5EDFFFFFD69035FFFFFFFFEFFFFCFFFB6032304100040B080040C1040800008210039CC290070000016B80BE200000040005C035FFFFFFFFFF4000000000F82250FAFFFFF2BFF800000041088ABFFFD5ACFFFFFEE50048FFFF7FFFFFFDFEFFF6F803200020009A0410608102081040885004BF201053A0000097F83FCA10A0200050800F7FFF7FFFFF9000000007D10105AFFFFFD5FFFC00002A40000A9FA7EF57FFFFF7E2003D7FFFFFEFF7FFFF7BBBF011B0120020132C006083020C1000801011BD1048A8800002CFEB02FFFFC0080;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00B800FFFFFFFFFFEC80000001D000886F3FFFEAFFF7F100008000885069FFFAAEDFFFED00012FFFFBFFFFFFFFFFFFEE814E08008049A04286041020810209218227AC45C3050080017FE00B5DF080000000056FF7FFFFFFFB00000036000A22B8FFFF15FFDEF60002020220281DFEFA357F7F1B8202C3F7FFFEFFFFFFFBF9FFC1550824820B22C0060C1020C1020801006FA00FC1800100177F5001FFE10200023008FFDBFFFFFFD2000000C0004047F1FFFA6FFFF5FCC00201000404087EFCF6BFFFB6140017FFFFFFFFFFFFFFFFFEA0311800800AA081840C1020410208300515D4894602004055FDC00EFFE80040035025FD7FFFFFFFFD0000168000152A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h9FFFC9BFF75F7F00A00000000014DF57485FFF55080142BFFFFFFFFFFFF5FEFF90381820808A24408404002041020C1000DFA003E240002C0AFFE045BFB100000020034FFFFFFFFFB28000C00000009FBFFEA7FFFFFFDFFB01010100001A7F6A25AFFE98800021EFFFFF7FDFFFFFFEEF69301800040A2041840C100041820411091E5A5EE420003E2BFD4406FF94011003800CDFFFFFFEFFED00020000052A357FF91FFFFEAFAFCF0180808042C41D351425FFE30000827DFFFFDFFFFFFFFEFF6B104841001224C08304180040820410057C9295F400000FCAFFE80DFFFA00000560BFFFFFFFFFFFA8000800000040EFFFF7FF7FF5FFDABD00800080880A2BB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h295FFF8CE00008BDFFFFFFFFFFFFFF7BD8A81840240E2080850818206183041010BF6017F80820037DFAA0B7FF800200028576FFFFFFFFFFEA00000000002ABFFD9FFFFFFF7FE05E0080808281110D0C1687FF420000014EFFFFFFEFFFFFFFFF75818841041020C0050400304083041882BD08B3F8000001DFFFE02DFF600000040783BFFFFFFFFF6C000000000241DFFA7FFFFFAEEAD03FC0C04058002402C14349FEA9600008AA7FFFDFFFFFFFFFFF7AA48841040C2040850A103060810608A57A814FF800000073FD400BF7E00080003D577FFFFFFFFED80000000000957FB7FFFFFFFBBF445FF040406040090EA48AAFFF504000002B5FFFFFF3FFFDFF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hAD818841041064C08408103000C104188AF5105BFC0010017C2B0057FFA40200022025FFFFFFFFFFA00000000015EFFE6FFFFFD5555004BFF84041804004000B84A3E76980001414B7FFEFFFFFFFFFBF7B0400C104080043030A1820608146088AE8424FFF0004005F21A2D7FE800000E802AFBFFFFFFFFE600000000003FDFBBFFFFFFFFFE09B4FFA60366020210008421C77A0C000000B3FFFFFF9FFFFFF7DAF81C8C104002080840A140020C18208BFFFFFE800E60FFFFD80080000F800700000002BFFFFFFFC60000046FFFFFD08FD5540000000000017FFFFF070703E101848C566030180C0EBEFFF57FFFFFFE0E020063C82278E18000002C78F3E4110;
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hFD8C0FFFFFFFFFFFF023F7FFF29661280200001010830400110070460000000188007FABC07F21000026FFF052FF600000040027FFFFFFFFFFFEA000000000080000000FD02D45F7FFFFFF8D8DFC0C3FFF840FFFFFFFFFFFC012F7FFF740B0440140001011050430410410402000000020803DA1E0FFC0000009FF502BFF00000008002FFFFFFF5FFFFD490000000060000000075FE52AFFFD6BF98E03F2043FAA0217FFFEFFFEFFE01EFBAED1A0283A01000830110904040020A0400002000108003ED5FAFFD0000022FFA043F8000800180057F7FFEAFFFFEF02040000120000080002EDA0A5C20202016C07FA047FFF020FFFFFFFFBFFF03828AA2A95F80D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h014031900905042F6DF610480000002582001EF078BFD0020005FF401B40000200148057FFF7FFFFFFFF04000000400000008000A0015AC787873FC200FE063FFF031FBBFFFFFFFF98CC0701C0704CC300C030181A090411C30C20400000800100001EF936FFA400B5DFFF80F8000008001A00A6FFDFFFFFFF6E000000000000000020006A01658103020F0207FE023FFD012FEFFFFFFFFF88840100C0306C4100401008100908208208104800000000A4001FF80DFFD8005DFFF80BA80ED000000E005BFEFFFFFFFFF340000000000000009000102291010103730307F30377FF011FFFFFBFFFFF8F02018040100E0100601008120A08208208205000000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h000047EE54FFA40006FA20ABFFFFA015003A00AFFDFBFFFFFFDE008000000000000024000AAAA500810181010FF1077FFF80BFFFFFFFFFF79C0200802008D70080201808140A00208208106050000000040017EF071EA80005FF8019DD7E8008003600BFEFFFFFFFFFE88000080000000000382C0D5AA980808F80010FE9997FF880DFFFDEDFFFFF2601008020082B80C0300808100A0820820810701020000000004DF7838764000017FD002FFF20210022016F7FEFFFFFFFBA00000000000000000FFE04A5560080F081808FE1E0FFF880FFFFFF7FFFFBE2018040100C128040100804141A08008208205000000000900026FFC7C350000129F6804BFDC001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0032029DFFFFFFFFFFF900000000000000800F7A00BB560041C080808FE3817FFC439FFFDF7FFBFDC30080601807258060180C081C040860020820685040040100008EFFA6F428000057EF800FFF0005045E87FFFFFFFFFFFF6400000000000000007DE800005B004CC0C0C09FF8C0FDF06C3FFFF43FFFFE8100C02008035B8020080404300E0800820810400000000000012E7FDDFA00000157FD405DFA00100030AFEFFFFFFFFFFFB80000000000000207FDF200080400F84040405FF041FFE8707FFFD56FFFF7E08040100C03E2C03008040C3002186182083000002040090000B77F6FFC0000002FFC003FFF002600505AEBFFDFFFFFFD68000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h40C0180880CC208500000020C00100000609CCBDD5F7C0000000BFC1F7EFF4802003C015FBFFFFFFFFFFAAD00000000015BFFFFFFFFFFF40C080819901FDE100FFF101BF9F3FBF8B3C08820190600982044008088044418700000020E4000410098DE66AA05FF800000FFD84C25FFE02000C802FEFFFFFFFFFFFB90000000000017FFFFFFD7FFFC040C081E1017FC101FFE900BEC0406070FE068300E0200C0148600C0D0048A10480000420E00000000E0F54BD60AFF40017FFE800092FE8000005001BFFFFFFFFFFFEA5A00000000000AFFFFFBFFFFFC040404F8081FFC187FF78807C404021916C0E0101C010064088300410805061040000000080000010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h10AAAF1345FFFF40007FFFF8005FFC010007C0FFFFFFFFFFFFFF4A0000000000001BFFFDFFFFFFE02040E8C0807FE0D9FFF0C1FC402016187816018260180600D810021FC028010C00000820800000009503BFA9E1AFF900000F6FEA02FFF10200150BBAFFFFFFFFFFFE5000000000000005FFC17FFFFFC02023E04040FF83E7BFC041F820201809FE21008C200804005008011C4020430C02000820480000006807FF9AF97FFE4000007FF800B7DA0000006A53FFFFFFFFFFFD8000000000000002FD4FFDFFFF60303C2060407FACC1FFF062BC20105804FBC1807010040400000C01AA6000C20800400821800000002D21B7CE7FBFFAA00002BFEC12FDE800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h0012D22FFFFFFFFFFFFA000AA000000000003FE7AED7FFF010F02020607F7043FFC03FFC10198C05F300806018060A00100600942029C202400000410000000012035EFD5FFFFA000004BFF801BFBA010048003BFFFFFFFFFFF100000000000000001BFD7BBFBFF83FB0302020FF602FFF80F1F0181E0403F700C1F008030C40380200F82000C218040080600000000024017FDE2EFFF54000017FD0007FE0040290086FFFFFFFFFFFE0042800000000000007FBDF756FFEFF3838B030FF203FEFB321F7C301F9F9F88046100401A95028010014204082110104300100000000480177ED430FFA8000157FF02D7FB000054F005FFFFFFFFFFF50280000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h006005FE7FDFB5F7FFFFFFB010FE0017FFFC1FFFFFBFFDBBE8C0DFBC2F01B2203E03811800018200412410420000000048207FFE88C3EC000000BFD809FFD2003E1D80AFFFFFFFFFFB8090A200000000078002DBAF6FFFBBFFEFFEF012FE1007FF380BFFF7FFFFFFE04033E2930001180A7E3F981000841409043040000000001100FFCC20F06A8000157FF0017FF4018006105FFFFFFFFFFE6D6000000000003F8000F6BAFFFE37FFF7FFD81CFF181FF7C80BFFFBFFFFFFE0615F7FF7E2E0900200028010808020410050420000000124005FA6892880000005FFA002FFD004001A002FFFFFFFFFFFDA054200000002C000003EAFEAFFCFFFFFFFC87FFC083F;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = 2048'hFFFFFC00000000053FFFBDF55120000000000007FFFFFFFFFFFC387FF3FFFF7FFEF594F12ABF0079C20000237FFA17EA8005FFFF55053FFF500A806FFD40000180017D87FF900079D0BFC00830A329A97FFFF800000000006AFFEAA80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF6A84414000040880001EFFFC0BF40017FFEE000AABFF482B081EFE8000000400AF2AFFA8005D817FE002180019D57FFFE0AD5D57FFFFEFFFFFFFFFAFFFFDB6DB4003FFFFFFFFFFFFFFFFFFFFFFFFFFB554A89200080091280105FFF41FEC8027FFFE552177FFA0460037FD4000004200B7E37F00002F503FF8000E3884F8FFFFE000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = 2048'h00000001FFFFFFFFFFFFFFFFFFFFFFFFFFDFAAC5480000404800001FFFFC0FF2400FFFFF008A1BFDA217502FFEA00002A8401E09FFE80013BD5FEC00050C063E7FFFE00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFD6830000004092400022BFFF42FE90039FFFFD5050FFFD001082FFF50000000006FA27FD2000DCFFFFC000294836C3FFFE1FBFBFDAFFFFF6DFFF00000000000000000FFFFFFFFFFFFBFF0FC7E3FFEFEFFD7CAF0C1C1824929007FFFD81FB80007FFFF8050DAFFE423800FFFA4000094005D407FE8000BF37FFC08010D21165FFFE0000402FFFFF5FFFFE000000000000018007FFFFFFFFFFF77F6FBFFF77E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = 2048'hFFFFADD172E2C8FC908001AFFFB05F64001FFFFF9180957FFA0A901DFF5000000006F6FFFFC00015F1BFF48000D600DB1FFFE1800000000020FFFFF800000000000000007FFFFFFFFFFF7FF6FFFFFFF7FFFFF1EA70E0E5FE2A20027FFFE83FEA0023FFFF60A84BFF5113402FFFA80001810379FFFFBA0006FA63FE01004B1065AFFFE5C000000000151FFFF000000000000000003FFFFFFDFFFFFFF6FFFEDBFBFEFE5FC4E9F2D3974108016FFFB01F5C0057FFFFA03C2A4FE805800FFF50000100000F2FE000000B70B07A400012E465CBFFE1E800000000007AFFF000000000000010001FFFFF7FEFFFFFF6FBFE07DCFFFEE7FAF2FDEB571A0003DFFFC85FE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = 2048'h0027FFFF628A05FFDA052005FFEC800080001FE0FC000002FD4C3E00600A842AD7FFE1E0000000000697FFF000000000000000002FFEFFFFFFFFF7F6FFFFF7BFFFFFDFF575FEEB2F20800ABFFF50BFB80017FFFFD034493FF408400B7FE8000100800BAA1F8000057C9B0F201004D21977FFE3F8000000000031FFF000000000000000000FFFFF557FBFFFF6FBFFFBFFFFFEF7FEEBCFF7674A0027FFFF805F40001FFFFF315E05AF58020013FFAA0001802209F05FF00002FD0F83500C02110CA9FFE5FBE0002801010047F000000300000010000BFFE9DFFFDDFBF6FFFCBF6FFF9EFFF2F4EFDB37A080137DFF417FF80023FFFF1C2A22BFFC0A500AFFF88001;
// synopsys translate_on

// Location: M9K_X51_Y1_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = 2048'hB539BD695360E3F18529680568D8FFAA000195FFFFF6BD045E001C8000EFFF744000D001717FF602037F1EFFF20400458E1B65FFFFFBFF900000000000000000000015AD577EBF82840069A7EBFA7EFFFFBDBDC90B20685A505AE8035C75FFA8000087FFFFFFD4537F000200022BFDEC20002809E82FFB0000BEC60FC00200204C2F057FFFFFFFEA000000000000000000000ED7BEDF5E8BB00103172F57FBFEFCBDB575622074ED010F080AB5E1FDD400000BFFFFFF7B017F80058003BFFFDA0012A81DF3FFFE4002DF84C7F4038010A312A5FFFFFBFED40000000000000000000015ABEBBBFF86820037C15CFD7BFEFEBFBD01833140A8407C301B5D477F48;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = 2048'h00006BFFFFFFAE51BF800208012BFF7C20080077BFFFE28000BD81E0C000E000030B457FFFFFFF4A000000000000000000000FFF556FDF05B400008D57E643FF01C3BDA94230479105E82106D5BAFEB2000042FFFFFFFD827F000880007DFFFA400003CABFF10000017EC0F00000300009E5E19FFFFFFFA40000000000000000000003F6D5FFEFC648A015A43AD9FFFFFFFFADFF031CA10410B52015AC4FFF490000057FFFFFEEC07EC000800296FFDF2000001FF3FC0000009F423E00001C0800A6C5FFFFFEEBF54000000000000000000017FBABFFF741A21000438BD8F1FC01DFFD83020813A00A551152B565FEE8000031FFFFFFFB50BFC008A0015D7FEE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = 2048'h00000401A93BE000017FC0DF01000601C469440FFEAAAA000000000000000000000007FF7FFFEFA174A051F8B8A7FFFFFEAFF8A10319230800AE002B4C97FDA80000027DFFFFF6E46E8002000006BFFF0005680B7A37F800F15F80BFC0000387E03B8000000000000000000000000000000017FFEDFFFFC1D10898F0353425FFFEFFF801020C570003501012D825FF50000000F7FFFFFDD05F600051009D7FFA80000400F89BFE801DFFF07FE000018154146000000000000000000000000000000007FFF7FFFFF0AE64607FD9D9FD2A809000018306AC005DBE01476E97FBE00000017BFFFFFD683FA0080080471FFE08002A0ABA4FFEA0073FA07FFC000061;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = 2048'hEA0B695C000000202001240089248100000497FFFFFFFFC8F731A25FEE97FFFFFFFFFFFFFE67FD000A820022B44BFD500000013EFFFFFFB45FF002580013FFFE690004006A1BFFC001E1E07FF80000288105B557FFFFFFFA30000000020127FEFF7FFFFFFFFFF7D06F88AC3102DFFFFEFFF572000008C0023EBC0057EC97FFE4000000FBFFFFFDEC0FB000004045BFFE400030055837FE6000F7823FF5000012E082D3AFFFFFFFFDC2000000000A077FA1EFFFFFFFFFFFE03FD3188F51DBFFD7FDFFB50000C225004820000B502FFD50000000BFDFFFFF5A3F48042C00137FFA6A002A046D1BFD9000BEF63FFC820008324969D6FFFFFFFA20000000000051AD;
// synopsys translate_on

// Location: M9K_X15_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = 2048'h000407690FFA0081BA51E0800400188672FFE1F7A8808411841901F000905C602800080007EBDF2B6F7DFD868BFE9F70FF06EFFD75FFF75712002EFFFD845FA8001FFFFF4AF6856BEA010005FFF4000104400CE45FFD00F37E81F01403000C675AFF61E000220000000002F003A8EB2808C008000BFEF57EFFDFEE7FEFFFFFFFFFFFFF7EFAC7EF57040025DFF940FFD00013FFFFD4AD0ADFFD045008FFEB1001000206F807FA4033FE41FC0001804033A9FFE3E00312006000000170037974A40200180005B55AD3DFFFEF7FEBFBFFFFFFFFFFFDFADFDBAFD200BEFFFE04FFE8000FFFFF9F57056BFC811002FFFC88010060067D57FD8006FF02FE0008406231;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = 2048'hDC7FE7E001820800000000F001C09F541020080001CBAB7A75FA72A00C7FCBFEFCFFFFFEBFF6B552880297FFF2127FD00013FFFFF5EA44BDEA8854057FEA8001000002FA07FD2003CF44FF0000380014B0BFE1F000D200400000003001F860A82500180002ED56D5DFFDBF7DABFFF6FFFFFFFFAFB7ED6DA850017FFFFC0CFFE8000FFFFFEB5DE26BFD028002BFFD8001020902FC37FE9000E090FFC00014220A4DDFE1C0008600C1340000B001A889564000000005AD4962F57B6FDB7EFFFFDFFFFFFFFAF6BFFA55040AD5FFF028BFC8000FFFFFEEAB46DEEA0404046FF244010000827C87FD4000DD627FE0000E14065E6FE3DC002608408800007001E813B1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = 2048'h0100080080F20E957ABEDBFFEB5FEBF7FFFFFFFDD9DD568250057F7FD014DFF40003FFFFFBF6A12BF90110035FFD20010020051E17FE90002EE87FF000030B83AE2FC3EF803600801000007001E0034904001820055A530AD56F6DF6BF7FFDFDFFFFFFFFFFF7D96A0811A77FF8AF5FD8000BFFFFFD5BA12DEE842000AFF6A001000A013E43FD40005F7E3FB4000143619757E5FFC00A0060080000B001F81ABB02800A4AA078AC6A9B4FD6BFEAFFFFDFBFFFFFFFFFD56510A02DFFFFD01ABFE0000A7FFFFFEEA053BAAA8A012FFB5401000A417E17FE90005B8FFFF10000A220CFB3E1FFA0160030040001F003E8767701000890015DA88A249BF57D5FFFFF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = 2048'hFFFFFFFFFFFBDAD5008B6AFFE0D7FFC80006FFFFFF5D2096F0000200DFFEA8010001003F03FE40006FC7BFEA00005B38E59FE1FFC02A080C0000404007F8181602001A4AA8BE51508B70FFB7F7FD3FFFFFA92000002C2349817AAB7FD53DBFE0001A7FFFFFEB802AF745418277FD6401000003E2FFFFA80017D1CFFC800024D052C5E3FFD016000C04007AB017E1E0AA2D500DA000576A044982FFCAB7FFFFFFFFFFFFFFFFF7D4FF000D5DFFC0DEFFF400057FFFFFB94015768000001BFF8A8100003FFFFFFF40002DE861F9200010EE3BEBE3FFE00E0040000004701FF8DCDC3AA0104AAA2F8051147F51BFE400FF884A83E2A0C0982FEE89DEBBFD81B59FE8;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = 2048'h0002FFFFFFEBD06BFD4142005BFFFB01000117D3FE00000016D0507200400972356EE1FFF0360000004000A05FE8F6B425500AB000978004229A66AABDFDBEDD5BFDFFFEF6DFEB1292F7AFFF036DFF4000054FFFFF5B400B7F4200009BFFCA018002001F1FE000002BE42E1D402006738BB161FFC06E0A00006000003FF87FD01B70014AAA1BC01094713B6EDBDF7EEFFFFDFFFF5B18032E8D3F2BF805E5BFE80007EFFFFFE9D412B90820802DFDB6100002802FC1FE000017F80700801C0228C35CC7D0002E0000003000A0B7E81ED02D801CA00147C000453525FFF2EFBBFFFFFDFEAAF7DFFE0422DBAFFC06D7BEAA0000DFFFFFFCC20B7980090017FFEA81;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = 2048'h000290078AFFC0000B7206C02004010014E961D5003E00CF101B4A0060C00AE02D600B55501BC000114AB2C005DD7EF3FFBDBFFF2E7524174D64DFE003C1FF700001FFFFFFED9404BF4050204DFFD65000028047A0FFD00F4DF40FF00003009263F4A1C0006E02378007E0906000000003C00C800497E0002212FA77DBDBBEFF01BDDB0373D5401C929ABFD8159BBEE400027FFFFFDEA105FD004000177FFAC10010402F8AFFD801BFF807F80001C000B92667E001DE0000000000400000000007601B545355E0000AA90F48964FFAFEFEBDBD755F28001F6B65BF60124BFF720002E7FFFFFE94107F90200026FFEA900001403380BFF28077FA12FC0000E028;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = 2048'h14F8A1E0025E0080000000000000000007800DA32C86F8000145C8B6CBD5FFFEFEBDFD2D2B22D61DED147BB01624FFA8000D7DFFFFFFC2017D8012000B3FFDA90001A005E27FE8001CF907FE000028222E5D23F003BE054000000000000000000C00175AEBE9F000021A3B5A5DDFBEFFFF9DBDF957CF781EE6B5FE81548DBEF200004FFFFFF7A8A46F00440012FFFF440001101BC4DFF1000F2012DFC0001C1A052AE5F02FDC8040000000000000000000000EA34A93FC0000A05EA8DAE2AEFBFFBFAF5537A318135009FD202D18FFA400039FFFFFFF61057D003C0005DFF6884000D00AD27FE80013DD03FFA0000B2D83B6A1E20FD49F000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = 2048'h000001BDB568FA00004C0D7FEDF3E1FC87BDBDED63819C352A53EC025C54BFD5000277FFFFFBD452EF000200335FFED62000201BE12FD50005E7F0FFC0000684414BE7FFFFFFFE00000000000000000000001EEADA9CBC0100222FA7B7FDBEFFFFDDB5753FC17367AD0BFC052538FFE40001DFFFFFFF7A083F00121001AFFF6000008005EA7FFA00035BFB7EC000017360ADA7FFFFF7FFA00000000000000000000005DD556A7A0280148246A9F57FFF4075BFD9C2C3E0BC501AB402DE6CFFD400003FFFFFFED0A27F0006000D37FDDA0000A817E057F48004FD77EFC4000084305EC7FFFFFFFF50000000000000000000000372BBD5FE05200107BF17EE9FFB;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .lut_mask = 16'h00E4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = 2048'h0000092AD556FB7F7FEEEBBFF7FFFFFFF7FFFFFFFFFFFEEA800000006BFFA47EA827FF89107FFE2028AA02FFB80000010043F03FF4002BEF87FC0005210AF9FFFFFC000000009CBFB6D4A80000000000000006F52F83797FBFB77FEDFFFFFFFFFFBDFFFFFFFFFF2A00000002B7FE809AB65FFFC4891FFD6004D90A7FF00000018F760B7FE80005F3FFF4000280857AFFFFFE000000000BEBFDAA4A80000000000000035EFA5FE6FBEDFDDAFF77FFFFFFFEFFEFFFDFFFFFEA000200004FEF41765827FFD6005FFF2002CA05BFDD000000EDFAFFFFFA000AF8DFFE000174833CBFFFFF000000002F5FFB7DAA5000000000000002B5A2BFDDFFFFFFBFB7FFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = 2048'hFFF77FBBFFFFFE900000000A57FF0274905FFDAAA017FF86057082DFF0000000C2FF1FF37800037C27FE040082419E7FFFFF0000000000E3FDEA910000000000000001DF5BFEA7DFFF7FF7DFFFFFFFFFFFFFFADEFFFFF75000000004DFF680FAC823FFFE000DFFC5005A05BFDA000002101167F8000005FD18FD01006280CB57EFFF8061330B81A3DA2624033350C2E10C09C0EAED7FFFFFFFEFF37FEFFFBAFFFFF75FFBDFFEDA87000000005FFF4B79541FFDD15125FFCD046882DEED000000000AF85F000004FA4C3F00802000EB2FFFFF840210811AA73B6C3AEE39218081003120BF5BED5FFFFFFFFB7FF1BFDFFFFEFEEBFEBDF7B54700080005BFFD0079;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = 2048'h2813FFE4010AFFFB017A22EFF90000000406709FF400037E831D904000E4653FFFFFC0002080055DBCC9A227381002103225206AF7FBFFFFFFFFBB7FBFFFFCFFEDB5DFBDEAEF6A17000000107FFD0B68D00BFFE95055FFBC0068803FF60000002001FC4FFC0000BF058740300820368FFFFFF000018000A0BA1FB4870B1005103838803FDFADFFFFFFFFFF7FFBFFFFFFFFFEA7DE3EFED47F80000023BFDA85F9280DFFE4000B7FF840B241FFDA00000100043E2BFE00815F46C1C00C00521D5FFFFFE02110A100D1BCC66D23D81019220E08402B7FD7FFFFFFFFFF7FDBFFFFFFF1FF575DD5FF52FF014000017FFE00FCA00DFFFAA9017FF8A024205FFE000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = 2048'h0000DF4FFF502ABF81F0500602159B6BF6FFFE0A55AA022939CDCDA300D019897830301EFD7FFFFFFFFFDF7FFFFEFFFFF7F5AFBCA7F755C70002000F7FFD07F9400FFFFC020EBFDBB0AD4097F50000002002BC8BFD001BFFA07C200301048EA5FFFFF22013310045BE3E5C042A08021C1005100FEBFFFFFFFFFFF7FFEEFFBFFFFFFA6FFC99FEA1FF81000000FFF80DF8800BFFD95440FFBE0030007BFD0000018002DF2FFF400BFF50FE0001808E4757FFFFFC2A21000060E84C99BA85F402080242300D5FFFFFFFFFFBFF7FEFFBFFFFFFFFA9F641FE00FF04400007FFFE27F4200FFFFC00096FFE205AA0AFFA80000100802D12FF2000C781FF8000E04622EA;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .lut_mask = 16'h000E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h480DE9208C000000098C761A60003903EF9DBD482CFBF9D7FB41FD7FFCAF187E00BE7A13FF607CCC917FEF8ED81BD3E01CBFC1FC26C07FFFFEF5554D00000001004B8002458043DFA5C70007A283540A0207BAA59E500000090941040E00322FC91CD7A00F75DE7EF2993FFF4D9D79FA5E639A11FF9A3F3568BF97C6E70E005EBDED71FDD1B83FFF7FAD50100000000100960000100107AF84070007110500800881FF6A71E0001039A000F08F00074641895C484267E8CDFE018DEAF754EF737F22051C7E748EDBEBFE5FF2318D2610C69D7FFAFD747FFFFEDB49502000000102F05204420A41EF85C7000B40B7800860A03EF04460000C003800A159D000BE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h219E2FD0512672E1FFDA177FFDC31FCB5875A2E43F1D43F1D5B97FFD9D0221B7CDCDFDDD54FB3FFFFB2D6550040000010FE5DC20590685AFC643040780184001366C07DC2020034F8016440C82B400FE99570FF5E51FDE8DF16C4EEF39146FED1B9370AB47C95AC96DC5FFFFE1F828DC33F3FF845C8FBFFFFDF6AAA850000001FFFAB049151703EFAA230C4140081C00072103F752000036A06882103EC7006D45DF935CB68F7EFDFEB8017D52ADFBDC26DDDAA6F1FFD79647DFFFFFFBA9EA94E89D5FA0FF73FFFFFEABAA900000000176A92018400C07CFCBA13F8081043F004082407DDA8003529C78A6A4F8FBA0FE266E643B1DFFFF3BE17E6003E653A594;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h5BC0E669B0FFB3EDF7FFFFFFF783C6495D3C96F9FCC8F7FFFFDD55440050000128538846296081EF17906005930007E08055501BFC00003B5A811BE7E49F7FFDA9C94FFB29F1E17F95FCE943E9EFFCA37F7DA558A0FD5CED67FFFFFFFE984F562CB186FFA140DFFFFF6BD5511501000101280120D06405DA02A08403082000FC00020203FC00501ABC206E7FD3D767FC40587C52BF659A66FBBEF60763351026B38BEB3E2C1EE41B07FFFFFFFFC46C11A3FB8AFFE5D78DFFFFBD5554804080010052805C81E00178234524E0201A003F001ADF00F801A403918838CFE6CE8FF716D49CF9FD71BFFF1FBA5F8710F9510FF46EB4FE0A53BBE6B8FFFFFFFFE0A524;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h3E65037EC3FDD1FFFFEBEAAA2A80000124A88082274806FDC1410C819840000F81692F500407DC00D2A8063BA41A05FF5581BDAC0C7E796DFFFCF830BBF3B57BFB357DF78200E701B93FFF7FFFE6682F1D595F1734DFBDFFFFFD54AA80108001015602542DA047FEC1B449CAEB1022037F2C042C0E0B800017E28098C5F8407F11052438498D80BF866BD0FB27D757FFE66EBFA7616B789BE417F99FFFF8681D2DF838247C7E4EFFFFFEFBD5554440010AA10A701E40D9476898068773A6000057118E87840F4601932D20706FB930EE1502162CE79096F8D8BAC3FF1F30437FB119AF92FF0A5D716B13F0DFFFF4362D03F9F3267E53CFFFFFFFF56AAC212801;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'hFEDA00D898000116FFFFFFFFFEF7FB578136FB20102FD9B78000006BAEFFED957FBFA1CC7F3FC0409F6DF8701FBB83809072820605CAEF74722765A232C5640000000006B73B5DC00999BC7A0C7FFFFFEE0501B0B800022D8FFFFFFFFFABFFE9804BFF800015CD8F0000000857FFEAB63FE5CF9DD5BF898013BBFFFDA5C7E14772DE900E29EFD1DBE101C781191D7E0000000003240FFD3002462F278F1FFFFFFF7DCE50C0005037F7FFFFFFFFF7AAFF802DFE401007C47C3E000000697FF511BF001033EAB2E9307FFFFFFF8875FC6F1D63D418431A77EB001136CD82C08E00000000004511ECE60010EFFFDF87FFFFFED7A1B98002003D5AFFFFFFFFFD955F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h8037FE80080DB5FAFC80000006F7F42DF000100FEDC498447DFFFFF2300F390B11C2FE0618CF2B9AE21000ACA3BF34F00000000019027DC8840672FC77ED7FFDFEFE78200000012BF7FFFFFFFFFFEAB5814DFA8010039FFFF900000000AFF47CC511705BFDBA5D28FE7FFFC7A583FFC7CA90249C0222F524901057A19F604062000000000EA11FBEA00314757FF2FFFF7FF9DE018000103EAD4FFFFFFFFFFAAB8077FE0000037FFFFE40000015FFF3EB4ABE1102442DD8FFB1EFFFFFE301F8DEC9080F7031808D3928184C667FD6C02E82800000032E2EF7A000CF9C4EFBDBFFDF666F820000002BF7EFFFFFFFFFFFEB812BFD00100DFF7FF5000000027F1FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h7C6707C19F6FE7563C17FFFD38706D51D19C56D96299AB0766114755DF24901BB140000000EE405FFC1039832F9E8FFFFF5B7ED0000002015ABFAFFFFFFFFFFE824FFE00007608BFFF40000000FEEFA0AE7C2D35FFFCD4557CCFFFFD845B0E36F03F54EB701DEF850013AC4BDA3F6C02882000000020926BD9A10E738FED03FFF7BCDFC40010002AF7EFFFFFFFFFFFFF80BBFE000173A92FFE80000003EF12407F790D1D934F37C7511FFFFDA05C2B819E77D0BFFC1F2A81400196490F5270A2F7E00000000229DE76C4013C6FFBE0FFFF9DBE14000400142D5FFFFFFFFFFFFE816FFE000DEEF0BFFA4000000EE7FE229FF24F66007FA8E102EAFFFD80720178;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hFD76273F7402CAB1B05BD4090C5EAF410F3C00000000902FBB3292EF0FFE1B9FFF3EDC200002000187FFFFFFFFFFFFFF851FFE800007F05FFF80000039BFEB05B6FF8D6D12D7F3CD95993FAA4751C526BF1A90CFDF450252040190891519613A06FEC00000002C41D5CC4012EFFFDFC7FE3D6E24290C0020F13FFFFFFFFFFFFE807FE4000009F61FFF000003EFD7FE8A3FFF1300765049AF1DC013EF238FA405A5D76226EFDDC9FC000C9E15A5D2FEC513F7A000000039587F33140A53FFF49F7E0FDA2801100044445FFFFFFFFFFFFF87FA40002802EC5FF400001FC03FFB4AB7F6227C46501AE49DBDE4F85FD205643858FADF7E7FA24F509D28F4607B945B;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h41652800000002C114FE808106FFBD3FFF17EE00206E0120008BFFFFFFFFFFFF5FFF4C00000DF417FE0000FC00BBEDA45FF749CD75982F2AF75A309F37D23B83AC7DB799B9BA8CEDD5CC51093B4A62721A576500000000A4D35AD142C73FFF7FFE29BEAA01838111027DFFFFFFFFFFFF7FFFFE802005F55FFC000FC0145FF681B7FF7012517C835FC29FA8687EDD200E01D89CF1FE8C2CB4C3882608B1CC7E985801DEE8000000750847482921A7FFE5EB3FCA01503200002156FFFFFFFFFFFE0ADFF5000011F40FF4003A0000AFFD849DFEA80C704702BFF3AF5801B14200001058C1B181EF4B630E387208435FEE69AE1253000000001D1451FD303913FFF1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'hFF1212525AE58044502BAFFFFFFFFFFE80AFFC002005EAABFC01D000026FFF08ABF7C8001B5482513B31BF8B6F8603C3F8F9CFE613B1BD8AFC42A1C9C82207AB9EC4349300000001901EABC5CBD6FFFFF5C85600ABC9680281557FFFFFFFFFFF025FEF000000F21FFE0A000109F7FDC2DDFE680023780C1032BAD532BFD10D21893AFB7C103DB62E06171029613F5B5EEC8925A800000006608756B8549AFD6DCFF7A2914DE48090242AAFFFFFFFFFFE096FFD004005F157F80000000AADFE0857FF800208C09C17E178C6D3BA7AB2E10DAEDBDFB5C5F47BBE1C282E645BCE0993E64F6A000000013D00AEAE4FA2DF9B6BFFC76AABF640010216AADFFFFFFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h801FFE001001F017C000000015FBFFA29AF8000003186F3E1D0F3F387A904B52B4298B07E5A8893F5C7A186B4D8CE51986E5407F100000000BC0335617CFA6D197FD4AD957ED00108801AD3FBFFFFFFF0AFBFE80700B7157800000004BFFFD84AFC00008A00FE7CB1DE7ED16FC0900C50DF0803C1F68CC4B86DEDD42652FC971F35C6855A2000000014D0F2C27F8862BB7FF45B7B7FF2001021052EBFFFFFFFF815FFE000009F03E00000000BDFFFEC1BE0000000019CDF81B399716F480082526D4171A83E5FE68AF17ACE97F57F8B7FDC1042739800000003941FC5C6AC8A9ADFFD7FFFFEE900010A85F6CAFFFFFFF8837FF084005F9F25C80000357FFFF83;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h80284001500311650EBDA39344BC618C9C5D30FF99B0068221D7B9F92F3BB7EFCD004322B46000000004407DC1708045FF7DF1FFFFFEC40004042D13A5FFFFFF00DFFA000009EFABFC800014BFFD7D0C3FFBD00002006707E903C18370F1410020B76C59F730B22A9C50925FAA8F3E3FF8315E942C0C00000000021C07C02814EFB9F5FBBFFFD800000002EC595FFFFE8ABFF68040073FFDFD400097EFFFC17FDB7EA00090003B53E4003C1C0BCAC207E4C035DE1A365C2801379DF0C57A97E9ED215B155A50800000000080529000007D94FF003FFFF4000004300BF3FAAFFFA35FFA00201DFFDFFE8000157FFA0FCD75F9900040009215B381F042ADF52A80;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00140208DA029D0340AE0059FFBCD1000FC3AE1B205D4F1D70BF980C9F602C1CCD710B8B02334C3BE8DBC5A5FE211FEF7474D234338CC6A85F8C44B7FFFB4D110F2BC042EF7FFAFFFFFFFFB5510A000102900403540ADFA7107F412DE8DDFA0103FFC43B477E20370A3191039480193FDD00315B8309D27105E3FF21F92590B53D91BDFD3DC3306241F8782FFFE22D46887F265BB30FD55FFFFFFFCAAAA0500308810009007B5E13801FFF137DE1ECC000758833BB7F80081008C040E71063EF9D8B3AC6EA42D699FF4BFEA3A2D668FEA64426EC6A3CE11E8FA7970FFFED3E6A1284FA4D6D3E2AAFFFFFFFF5555508010238030C00811FE7C03E2D87C7F3BD81;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h400A184A24BFFF7A4801DC1009ED03AD986A4A9734839FA847625D5FFD4302B000D13325D18F1203B759A44FFFE65F080287933C1A7D5557FFFFDFD5555485550501040000011B47F00E4087D9EF7F30030261610504AFFFD14022AB05452FD87D0FDCFD5F236420B0DBFBE8680E1DA8004598EFB275CC40D7DFCBFCDFE37FE115AF8AF020405557FFFFEFEB55540001888000800402BE87E00BC09C7B5FE27E0003C4439D014A944BE006B3000E575CF22250F1BDE27C984BF7FC3F0B83BF010000D8BB5C39F7B227F672980FF7FFF4C285275F018292AFFFFFFDD4AAAAAA95000100001000CF4FF007F8D9C66F3ADB804183839D00540051CB025D8D9B7E60;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h86D03269B571B7381E0F52ADD803FC2000053DADFF22157D8BF9EAC9E3FFFFFF0311D61F87404557FFFFFFBBAAAA804180904080000D7F2FE801E546FF9BE62AE0086407916000003AB880D1ECDBB810B3C01D300B0DF010AC6FEABC7E27F11000014B62ED8141F901F059FBE27FFFFE1B80E2E4E0001AAFFFFFFFD56AA955150300060010075D57FC3B8EC7FF8150AEFC1004136704C00063FC30071B37E68E7F078D6DF5A3C3ED63760CDCD317D0000000589DD2B2120457F9DC95CD7FFFFFD815E199F002009FFFFFFFEEDB56AAA17FAFFEA0080BFC6FF418603FFFFCD007DF0038421EB040117BF9400BA0F7E1409AE1DD0AC7687F9FFF261F7816364000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h000004E439FCA04B813B075A7BFFFFFFF519A2D970000A2FFFFFFFF5B6A4AA4B7FDFFF00102EBFBFF8080FFFDFFC2CADFFE010C058610808D10F210DD85281800961FE1B3C2D0EFFFB86DFCF0314C400000001FD2EB3A0032C5E1CDF1FFFFFFFFAF77206BC00044FFFFFFFFF6B5F55A11467FE80003DF12FF82002DAFFFFFA04F4F81A15B20C7004C3D7D402F5EB588C140A3F160AA56DF3F665CA63C3F820000000017EC3EFFA001853FE6FC7FFFFFFFE764CF86001020AFFFFFFFFFDABD4A9809BFF40005B6EBFE80000ADDB7FECE5BEBE171FFFFE4400AFFD7FF01EEF7020048F66818029B9FF5E20FD902683A80000000052BE953D001A05FCF219FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 .lut_mask = 16'h00E4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h91180C481BD43CE0214FFFF556DFAD8730206B4AE1822000000000107C002003AE21F98017BFDC00000110804EAFFFFF897FFF0000FC541FFD00003EFFF2EF010F7EA0002000024B074F70907B79802158F90F34F0901F0BFC017E29442C1A5E10008F7A085388000000204DF80008008FA16F80037FE8000000104273F5577F82BFFE0007EAD0B3FCC00035BFBF790555F5900248000D7737E1DD6603FE40059E108F3A04ED2D03FE23CCA64111AA51B0014FF9C621234000000233C00021101F8455A0077FDE000000048216BFFDD72BFFF80017BBF10FFCC0002FF9E980426BBFA800200012F265C3FFD881F7801F787BD335002D7007FB37FD9420755D9E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h088071E0598108400000097736000084170A778003FF75C0000020152DEAABBEFFFB2400000BC0B3FE00002BE75000AA1EFD800000000B890902CD8E03C37BFE37F2638600701F459E1DD3B001C523A1030004EF3021798000022C9E790020800C087D8404FFDAB800001000075FFEFF7FF0200010057813FDC0000F0948407B2BB7A00040100170139E9C2F607CF9FD1DE123D8003E1EC30077481E03F80021028142383B5848800000325BECC0000025E932E206FFB754000002142BEAAB5F4FFFEC000013E0A7FDC0003D06901996957D900010000300197FF9B2E407F7E950492414001EB72800F9E3F02FFE044039A0C150F7231B800000A945FAB02000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h3D30D58800FFEAEA0008100256BFFEFF12BFFC008007D10BFAA000EFFC20223DABFD2802A0007885FBEC0A4E4080DDA1805C3028001B988B0FFA06E43FF78100AB8060202BF8022000004B3FD76004000CB9E00203FFFD540002008429F555D703FFE9040003E0B7FC8003FEFD4018FBFEF9D00000068800000754D793003A40B0C02F70000EA3CB5BFF2FF9AFB060821A07D889273A00F800413A7FF0BC00000478CE0001FFF9FA00000502121FFF7D557FFC008004DA17FFC01FF5FE00456FFB775000027B408400024A95738A040350416270000641A5B9F0087EFFFFC4288817141678A3421E0104C5BFB65789002753903800FFFC140000008008441597;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h0BFFF8011009A087FC803C0BFE8017BFFFEB2000358C12C280184ED53C92043AE080FBE0001A534FF7A925FFFFFF5080003FD82160E000270412383FE9AAC00028EA780003FFFA480000801081129F7C867FF2000002F017FD80000AFE225D7FFFFF4001080003404010A75B2F56894B80007DE0001EEDD71DC487C4BFECC53808FBC641694E45080048401FFB5FA00039DFB8000AFFEA8100010801082250C011FFF8214005C10FF800000BFF01ABFFFFFB0000000005EE802144552EC4832A00006780000F5D54EE69FBF97DF544E01B8D9901E46F4201B167005FF5B550000FFC5C0003FFF825500180000241090A0ABFFC00000BD013E8000005FD017FFF;
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h15FFC002000B202FFB0000147F82AF4002281000802200000157AFFBF7DFFF8DFFFC00000048516001F8130F2B9E371BB5CDD9BF61E00074F40000007A03D50108400E3FFFFBEDB5555400FE282000042BFB8004805760BFFA8000DF7F805DD01400000001741D9102AA5FD7CFFDFFF1FFFF0000032896D003E4041D4FE16BE3BBA8A5F826102016C01A0000BB26BB8140802CFFFFEFFB6AAAA90018C40580065FFF6006020F001FED0004FEFF40AFA0003000001FC415F00155BFEFFBFFFFF8EFFF00000120072001AF0898DFF8FBD01A51F7B62020003B4400800010EBD6D10002137BBFBFF7D55556D72021F7000667FFA003002F841FFF010E92FF205FC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00002005A00081A102AB5FFEAFFBFFFF8DFFE000108004000003C0541FF95C2E3E7F430B4004006D88200020C3FF6B74010158BDFFFFFEAAAAA95F02740024025FFFC002800E209FEB00B004FFC0AF90020000A8000002820557FF7F7FFFFFFFC6FFFC001E000040012CBBB03DC1301E536210DAC0080C31490A0003CFFFDD8A0A1016EF3FAFDFEAAAAAF01F80000C0657FF50054036801FFA000015FE417DA000002B40000515E4055D7EFCFFBFFFFFEC7DAA0080000000000110444E36301103C1A71F0028FF401BC0A02D47FEEA4440802D5DFFFFFBDD2AABC07E28800A077FFD8004029F441FE0000005FE81EF900807AC002000448106B9FEFFBFEDFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'hFB3EFDE1E00003000202EB86170B2C00875112A7E414ACE06148003B17FFF5CA004021F7777FFFF5CB2F0039F600010A7FFFA002000E405F40000025FF007FC0006FF0009400115402AAFFF5FDBFFFF757C77FFD00000C0001983F4B040E2582FD649B000000F1BF1024A0F403FFF8340000306DBFFFFFDAB5F000460520AB0171AB0004005E40F80000000AFF00B7A001B8401600052EE80255FDFFFFFF957BFFF8FFFE0000200000E00F260407FE032F5EBB808045CCBC2A010B4009FF768A0140295AFFFFFFF75F000FFE17D8168C7D180000001C0FC0040000257E00AFC0080012256AC045D001AFFFF3FFC6FFFFFFFE3FFFC000C00000780FC3703B2EC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h432F03E8041FB0FBCB48010005FFDE94000040B5F7FFFFEAF8001544006406041F96000001FFFF637A000015FF005F8000000A659F28268C0053FFFFCEBFFFFFFFFF87FF2001000001B603027F3A185524D413A0245FC1FE0C82B60000FFABA000200B6BFDFFFFBF80007FFE000A07B07FF880013FFFFFFFD6000005FD007E00100000A8D53A0B6C00BFEFED7FFFFFFFFFFFFBFF7E0000000580B843BD183B8E13021D21405D7047E241EC0002FEFDD4880041B577FFFFF80008102E000406BC7FFE00006FFCB47FF200002BFF00F0000000081C223D1DB900AFEAFFFFFFF5FFFFFFFE7FDF5000000600971EF242AE410042BFE03A612DF3BE008001006FDBBD;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h0000115DEDFFFF4000038B02C00007347FFA000005FF487FDC00000AFD00C000000018B5545FDBFA03B7FFFFFFFFFFFFFFFFFFC7FF38000018018069FE7B880319FA69249F87FD76EC0C906000EBF5560020A2ABFBFFF000010D2B783002852C7FFF800A005FC17FF4000025FF8202A0000004FE892174A01BFFFFFFFFFFFFFFFFFFFFD3EFFE0003040603FF6FCD725FEA05EC205F21831C07D02C7400BEFEEA800804B7D7FC0000021FF4AB05A105787FBF0008005F483FFC00000BFC29FFA0000014E940042A016FFFDDFFBFFFFFFFFFFFFFFE3FFF800D013C0136FFFC84172DCE537CECF0E38403C20436803FFB5D5120AAABFFE000000005FF4ABAAA4D7A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFC0030801EC07FEC000055FCED7FC8100000600000001FF14F7FFFFFFFFFFFFFFFFFFF1DDC4033DE7E10AE2FF42AD48F5E42FDE36850400511185F00027FEA544A055FF400000020000FB6A9AAC20E7FF50004087FA0FFE9000015C4C177400000017800016F9086ADFFFFFFFFFFFFFFFFFFFFF1FFBCFEFEAE109BD374AEF62D8D00A7CB7EB5D90000013CA00003FFAF007FF200000000C3FF00FD55D46A707FF48030013E8ABFB80000579000DF901000101800157A100157FDFAFFFFFFFFFFFFFFFFF8FBFF7FFFFE1041AB983E5B10052EFB38EB7BB678A0121F18000009FFFBFA00000000000FFFF81CAA5748427FFA000800BF40DFF400001F01017FC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h0000017A257FD484010AF7FFFFFFDFFFFFFFFFFFFF8FDFBFFBFE0F07F14C337B0420451D7E35CD5C0006022680000000002120000000000001F6FF06AB6AE8508FF4003000BF817FF80000FDFF015F9410000078ABF2014000F5EFFFFFFFFFFFFFEDFFFFFFC7FFFEFF740C3FFC74207BB631FDB7DD6B960C2081083FC00000000008000000000010001F7FE35526B7A0D06A0028027E23FFA80001FFFA00EF42000000C1BFD442A002A5DFFFF7FFFFFFFFDFFFFFFFF8FF9FFFFC07F7776946AC8BD2AF1FFDB5D3060414328E180000004202040040000050E003DAF1AA38FEF439A80024113D817FE80017FBFE41BF0400002A0DD7D7DB5A00FFF7FFFFFFFFFA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hBBFFFFFFFFFF8F9FFFFD001FFAEDE3979FA11707FFFE91C3E902800A000000000080140000800003FF006FACD5A4B7BD3C82003008BEC2BF74043FC5FB00DEC80000084940FFAFA4814FDFFFFFFFFD77EFFFFFFFFFFFC7FFFFFC5903A79FBD1DC1A67407EFFFE855AA0130C304000C0001C44E0003060003FFF03DDC6B34ED6C3FA0002001BD03FFD006C037FE01BEA00400520402FDFD7F0157BFBF7FFFF7FFFFFFFFFFFFFFFCFFFFFC9D4203806D1D71C7E00BF7EBDFFF701C188DE0020000E00F907000080000FFFE0FF42DAD773D7FD00000027F237F80000045FA015F940807405802BFFFDBE0AEFFFFFFDFAFFFFFFFFFFFFFFFF63FFFFE1080000D8765;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'hFF900005000000B10022AB7DFDC5B40000006F00001F31FFF3C46EF7FDE7610A03D34D9BA8C5E010298C002FFAEEE80007323E0023FFF692AA008000012A842182FFE8090001D027C0000006FF82BFFFE8000000480001C180455B37C60625AC0200A1000013F7C03D28FFEBF8FF811009FC7F02ED6393C004900017F7B5A80012A42F002FFFD8255551000000044107157FE8080007C01D0000000DFF827FFE00002001000001230045571947E9CC24404AB00000066BC00339FF9FE2038208822CDCE7DC00201818400017FE6B760140045F50AFFFF54AAAA80000000284000AFFF200800581E802800003FF81BFE00000400480001305009AAEDB9E7F3590;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h5CD210000018F4800AFD3C3F89054CE43CABF9665F044BAAA700000BFFDDA90110247FFADFFFABC555550000000018A2057F580A0003CFFBFB00000AFF80DF0000000000100000F300845EBF27FF74B94830410000107F50077FDDFC2E7E5222842E83BDF839052E0200000FF5AAD70800012FFFDFFFED6855540020000057A13AFFF400000FFFFFF4800005FF817C00000000052000036200555DFCF9DFF27F8420E0000002A04000B972F8212D4FA1A9609CDADAFC7E0C28000009FB776D2000406BFDFFEFE6800AAA01404001BC017FFFC00000DFFB8FF180000ABF41E00100000000800003CE022ABD7F759F8EB2C002E400000ECE9001ADBAE26AFBC2DE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hFA9D381C3E28840F24000004F5EABA8400045FFFFFFF891801540000000D40017FA8800037FF8027F680000D7FC380000000000140000344022A7FFFE2FCFEFFF000E000000F9380000377BBB9FDCA0FFE5BE6155FA20E0ED0010000FEBF62100080777FFFDFF44400020000000F10013F8460001FEF8007F7000002FF1EAF50000000040000058C032AEDFFFFEFFFFF1809E0000000AF9001C3C3E9F9C4461E5F8E3248F34A1822D00002036FF5880000405FFFFFFFBA82800000000064128529F98000004BD01FFAC000057E7FEFE00000000100005E8C037FCFFC7EB77FFEA8C9C0000001DC20019612E577175D5EF54EDCA000230440F80000047ABF2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h10008BBFFDBFEFB15000000003D3FF410BFFE8000003901FFF8000057772BF680000650220001500BDFFF7FBFD6FFDFF43F340000001838001A3B7E0747FB5BE23F39BF81C2D0022F0000101FF7D84002001775FFEFFFAEAAAA052000D3F40F114FF80020017024FFA000005E48457C00004104A80008007F745EBDEF7B7D1FFFFF880000004F92001E8F3F8319FC2EBFCE8C22B76000063F0000000FFE4A800020054ADFFFFEF55055400281AF0001D4FFFF0010007A03FEF00000E8580BF68008140044000122148AB57F5FAFFF8E7FFFC00000004E3C001CE12539C27831FE08A9EE972CB006EE00100807F91EE00A0212ABFFDEFBEEAAAA80507A680000B;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .lut_mask = 16'h00E4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 .lut_mask = 16'h00FC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~34_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~33_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 .lut_mask = 16'hFFA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'hDFCB480C1CAFFEEDF7C7DCE4086200624040001D000010950C001447F2AFFFFA00000000000003FFFDC145348000000107FFC000BFEF02FF50002DF8F001A8050000020127DEBFBDFE12200042FB7813D495C0360509B147D6DA211FC410080200202033D000015082000084EE5FFF7D00000000000003FFFFE809A80020000012BFE000040FC47FE40013F40E40011000000042396FA567F8A4000806E758BCB383685C49015AA7DDB4B4ACE00CA0000000087F680011550C00242FE927FFF840000000000001FFFFB2866A8000000085FFA000001B88FFB00016F213E00002800104002F9AF897F44400041CAB5008E100C853A0E81D67FF87C3D280477010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'h00008007600421B0900040D6466FFFDA00000000000003FFFF6405D20000000112FFC0040027C23FE0001DF80DFC000000006002A9DFF1BFE4022402174541686C0000A7F3B8F504FFB463FBF514FC800000009FA00014AA8800182DEEB7FF7880000000000001DFFFB28AED80000000837F8002001F613FF00003760BFF80000005088006F9E45FC44C14006FFD02CCF80018424FDE1107FFE639DFFC8070D0000142CFC0000364240002129337FFF400000000000000FDFFD8037AC08000010AFEA005000BC45FCA000DEE0FFF0000000162300877FAFF81C220008E185A83EA0009E092578501FFFC10228611140A8002041F70002291A4000095F56BFFF2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'h400000000000007FFFB5039C9100000191F29008800FC09FD8000AFE09FF000280051C8E117C4FFE265C500AB1801C0C2E31B1CA8AE8C9827FCFECBBC4200650020401CFC00043A30800242F5DAFFFFC80000000000000BFFF6E047FA000000001FBA0060017CA2FE8000B7D02FF000020014243E12C9EFE01904C04FD0004F10C2A6104C5E020243FE6E123BD2803D849BC043FE000A0C0AC000095D257FFF800000000000000BFFFB402AF5000000087DFF0010007E107E80005FF81FF000034057901C13FFFFCA124000DCE120090C000F20076351A017FEB3D1B84A30075248042B7A40012505000015AE957FFFA000000000000017FFFDE005FC8000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h0FFFD0040017E457FC000B7F03FF800007E1A641BD72DFF14BB80011A980204A8827B0403AC8170CFFEBC654D101F828282850FF410004812C000AABEE5BFFFC000000000000007FFFDC0037940000003FFFE0088007C887C10006FD427F8001003D75817EE3EFE0C0848C320BC0215FD46DA100240C00C2FFF7E148428CBF1D4BCAF8EBC40015295000505FE1AFFFF400000000000001BDFFF2805FA60000017ADFD0040005E25FF800057F83FFC00000630C4CDFFFFD15F50A05C0F28211DC5C1A422301500050BFFFFFDE7119C3070082703FC20044C46800089BFA57FFFC800000000000018FFFF8012DF1000000246FF8034003F91FE00007FF42FFE000;
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h800FAD0050037A47FC8002DF909FFC80A00B7BB5BCDD7C024A3F040083000FAB7A234FE8513307409A0F3AD7A4974FA9B812590206880808C00015FFE29FFFF30000000000000003FFFF921354BE0021803FFE808002B48BFD0002BFA08FF4000085DCE5FA62CDF0921A5C14DE000BE8B3F7C829E4DCBD180A756A9801173FCFFDFA46625E30015080028AFFC47FFFAD00000000000000005FFF8066A978550180BFFF0090017321FE4001FF8077FC0001E7FC5DB5D8EF00817D758011C00BFA1CCFC6283E8840C606FE1A05C25F6D5DFD9C3FEE8A107400C00035FFFABFFFF880000000000000017FFFB400AA7FC08180FFFD0100057897FF00005FA09DF400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h014BC983C677703142D8260017A05BF6DD03CC1F3D290022805F6A8800BDCC7FADD80EFA5F6256A1001295FFDD7FFF6600000000000000045FFFEA22557FAA2183F57E00A0017425FE8001FF90A7EC40208BF226827D5E4666BBFC008E0527F26E27A837F906001914CE2B6042C0BAFFCAA857FE7854A800440025FFEABFFFDC8000000000000000FFFFC082AADFD0818C27FD8018003944FE0017FC006FFE00063F45B068820F3A06E004002B67BBF5FE0FEC2CBC0800001E4448DD1B27F5FF1FC3BFFFFFB0549280055BFFD55FFFB1000000000000000137FFF6206AAFE521A009FF008002FC1FE4007DC3FFDFFE600C47FF01F805660401C000007C9FF63F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'hFE9BE51E76140000349093F509DFE4FFDF280A3FA2AAB040440825F7ED7FFFD48000000000000000BFFFFD10157FFA8B0025FF00400039FE000003FC3F40000019DFAF8FF20F01C85F800000510DAFAFFCEFBBEBB4990000F5151E6D03BFFDFB9CFF62EEF5EB4522000155FBF27FFFF240000000000000003DFFFF381A97FAA10012BFA01000FFFFDE1000AF057D0000579379782405D440FBC00000280FEF7BAFB7CFF91140000142818B8045EFF94FB9081F71ADD5A9C080090BF7E5FFFFB480000000000000003FFFFFE8A56AFD750025FF004003BFFFFF4000BFD07FE000C77F770B252B1809C30000007916E7A52F4EBFCD60D4001AC2101100787FFC87;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'hA17854CE55752801000227EFCA7FFF6900000000000000005FFFFB54057DFE91003ABF80100DB982FE00016F440EFC0087EB6420044C8691B5200100376A085386645DFC43CC00FB80C03CB30EBFE05749F83CE1BBD2D1C08000ABF7E5FFFFD4A0000000000000006FFFFF3B0156FFFF0048BEA0405FF8AAFF50003FE86BBB052F7DF180122E0109372000003B3C3E5DBF601E86C27FEBD980000B184385C9F752A6E84E958B584200120BBBF5BFFD7C0000000000000000B5FFFED502595FE70014298001721A42FF80005FC006FF26DFFBD40100504D95A96A00033288FF077F9E43E445C71C588025408820E1415BEBD9D006F26AA4C08000B3F7ED7FFFF6;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .lut_mask = 16'h00D8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'h00183718CFFFF372E80007BD4730094942014300C3284D3C1FCFDFBC3EFFA401C0000E8B880006A028000555ED57FFEE000000000000006FFFFF0097FC80080001BFE000C007E2FF0001FDFA037FA00000001137FEFDEBF6F502B34D6C4041E4902C05F560003A0E95C7DFF82FA7D7C87000507B920004885800029DD9AFFFF880000000000000CFFFF0015FF1C00000827FF805001FCFE40011E61AD6FFF80000008002FCE7DE95EC40805E1B8003C8561F34629C23DE22843FC7783FFFF0B234800289840299105000107BF15FFFFB000000000000007BFFFA94ABFEA0040080AFFE0200067FFB80000FC5FABFF8014000009DE9EF6A07F1A182D6C600126C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'h4E365300401C1084C5BFCFFC13FFFCFFCE0400649004480850002AAFEAAFFFF9000000000000013BFFF84155FE0000008077F483001FFFFFEC0000BC5E002C000000017CEFF7D447F880175CF4000D9D00750E1AB0060A3DA07EC7FC1BB9F57D772200060C00064028011177E4AFFFB4800000000000005DFFFE06AAFF500100801DFD0043F66657F900037F41F00000000086F7877BD829F94047C61F000D6391F20002100380CC9846D3FC7467E3E79F2C004100001D12500004BFEB5FFFFC200000000000002A7FFC81557FB4000080BFFA0007FFE887EA0002FF203C0000000024FF79FFB4BE48502F36BB0000E2D6C41C90269F2273934231FCC1F82BE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'hBFCE000A04010040A000256BF5AFFFBC000000000000004BFFFD2AA8FFC00001802FFE00150BE613F80005FF81FFC00000002BFC6FDEF85EDC145D8333000F686E3F484A01E7805581C09CFD07913F252FFBE00000001494500018BFE2AFFFDA4000000000000006FFFC01AA2FEB00058017FA000005F34BEA00027F403FAC0000204B7C0FFFFEA6F1047F4195000EC7C73182855565E2C7807483FEFDC07DBBAB3B600400000100A00002E7F85FFFEC20000000000000167FFD28D556E48001802FFE000003F813FC8001BFA0FFFC00D1F0BFFECDBBBD7412DBF8D18500052DF640B800069BC05FE13867FE87838E86B1FE8C8000081414B002057FE5AFFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h0000000000000005BFFE542A9BFA0001804EFC008002F143F500017F00BFFC811B5007E1CFFAC2ABC551BB00F6004993F102F400DE90021F202C57FEF3AD07FB3DF5A10000100A88A0002AFBF2BFFFEE000000000000000BBFFC801AA7F8A001802BE4004003FE2FFC0002BFA0FFF400031D2FCFFFA4AB49500866102D803257F883750080FE00061C43C1FCFF5C7FF53DF6F50000000024A008157FE15FFFDF0000000000000005BFFE21CAADFA00018007E60320016115FD00017FC0BFFE0001DC0AD7FF314384B093820001000380FCC20C81A93C01822C14E17A22F85AF9DCEB6D2000055500400142F7D75FFFE800000000000000055FFFA80553F15401;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'hED80002CA28010500000229FC52FFFBA000000000000A7FFEE437E40000000004BD7000882AE16FD00003FF08FE0004000406004DFD7FFC84386910086804BFA00C71FF5FA8C8D4B27400BFFFFFFFFFFDF000237EB00080401018B27E8D7FFDE000000000001ABFFF5019F2A020004013EDD8021017F437ED0004FE813F800000028000373F7FD6F831E00000E8217EC4411C6D008916BB0B7D00CFFFFFFFFFFEA0801E995000510000031B6E357FF6A00000000000093FFFFA2FF81000001013FFF6008015E1EFE800037C023FE0000000900139DF5FFB97A1E000005078FC5031072CC42FD0D41D285133FFDFBFFFFDC010057A20008442000CA27F557FFF6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'h00000000000097FFFA88AFD2400000217FFF8028003EA5FEE8002FE817FD800000571000C7FDEF45B8FC0A000307FF8A06F81CD31178EB11C4EB007FBFF7FFFF54000579C5000011000012EF69AFFFFE00000000000007FFFC914F84800003407DFEC011011F16FE000097D05BFF0010004B452AB3FDD11CD30020000C2FFEBB432006189C7CD50C1F23C03BFFFFFAFFF60401B7D400104400014107EFAFFFDD00000000000083FFFE40B6525000009D7FFF4014005F87FFA0004FE80BFF800E00218182B8FF6D3733E5300001EAFC602940058451FD081E100D002DFFFFFFBE982022C5FE00051000002ABAF457FEEA000000000000D3FFFE2A3F8900000147;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'h15FFC000429F957FE0001BE213FFA003804B48A84F7FDBFC95C000000661F9F83170806B057EFF840FA500066F7FF77F700481BF4A00082404008947CAAFFFFF00000000000003FFFE81C712500000102FFF0014003787FF000026EC0FFE1000702EE051575FFD3FAA6090800003D77563A00022C51FFC3F8DA1AE00957FDFFCF0004155520102088000129D745FFFEE0000000000000BFFFF282B44000000230BBFE004015F2FF80000BFF607FEA0101E14421C5BEFDFFA6BCE004000CFD0C9B9300008101FFB68044AFD80F5AE777F501020BF4200001204004125F357FFF480000000000003FFFD825DB2A100000116FF900A801FBF90000FFFE40BFF9008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h04E6900D25E9FFFD03000000123FF295D4654003A43FF945C27774006CB49DA8A00003B5A400204102200296D557FFFA00000000000003FFFFA9471800000003A17FE01400F9FFA0000770000FFFA000810DC203FFF2DFEEBE000200003F4FEC3AC07007A1BFFF50DB1E7C20865012FBD00822581C00009284001116F2A7FDEC000000000000057FFF820775512000040DFF4048077FFFFFC8007F3CFFFF94120061A84533D59F14FC80088400F407C406A8A80274BEFAABF5DF7758198002940010403CF4000120000084A54E5FFFBC80000000000003FFFF543ADA0000000016FFE000397A55FF80001BE3F57F000000000400DCF96E4FFFA4000201BAE639;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .lut_mask = 16'h00EE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h000000000003FFFFB417F4C8008900013FDD82A001B911FE8001AF823FE000000088C087F7FFFB7FFFFE0BE388E0FF80000FDDFF9EFEC0883F7F25669FFFFFF7FF6C00033C1004000016ADF7EB77FFF4000000000007FFFFF09FFA10002040017FF60414057C5FFA80007F813FF80000004042AFFDEFEFFFEF5D07F792F9FF82801F4098FB33E807478F8A7BA5DFFFFDFEB41002EEC000000012FF5FC057FFE9000000000001FFFFD44BF4C200002000BFDE002000FC17FD40012FE09FFC80000051405E7DF7FF7ED4B8B8F484697F84001FB8F728DB215181E6E956D7FFFBF7BFA902463CA00000001AABF7F7F7FFBC0000000000027FFFEA2BAA2000090001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'h6FEE8049037C7FF0000037A23FFC00800000812BFEFDFFEB9B7E0DCE0560FF17801F78F798687084217975F5FEFFFDFFFEF814043D0000000002F6AFE736FFF4000000000001FFFFFE05D488800000015FF5405000FEFF0000005FE03FB40030001C4014EF9FFFFF73E42F0603017F09DC1CBC73215CEDA0387F2AEFFDBFFBFFBD1000013EE02000000A8D7FCADBFFFC00000000000097FFF509E911000080007FF500C2277FF02000AB7FA21FDF0006001E11423FFF7FFDABC6D8100583DF26FE1EFE4785247E980E3FFFBEFFFFEFFBFFE000857AA000000022FF57E5AFFFDC000000000001BFFFF825D468000060015FFE826039DFFFE0003F7FE12D6D2087;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'h8009462BDFDFFFFFD784E5300781FF51FF9CFD734C0F263A9117EFFCFFFFF7FFFAB00006FDC00000000145EFF7D7FFFC000000000001A7FFFA93F6140000010037F70001EF7C3FFAC007C0E87FFF4000E043C50BD7EFFFF5EE09A20002C2FF2BEFF6BEF03DA4510D406EFFEBFFFFFFFFFDE0008E7A80000000049EB7E5ABFFD42000000000008BFFFC25F8B4000050092FFB400472BD5AFA0000F63FFFFD80205C10C3A3EFFFFFEF5817A00007A7DF07EEBC8FFD1AEC9B4514207BF7FFFFDFFFFB400015F5800020000122AFCAAFFFEC400000000001D7FFEAC9F508000005413FFD00000ADE0FFDA000AF1CBFFEA000048941967BFFFFFE6923980005C1FF4F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'hEDADDFFE10010FAB62180DF97FFFFFFFEEC00014FF4000000000556F66D7FFBC000000000000FFFFFE43FAA40000528137FF000402FFABFAC0003FE7D17F900004A5E0557EFFFFDB81E4D18806E7FF3FC2CF7FFF2168F621310106B7FFFFFFFBF5800035E58020080000A297E2ABFFFC000000000000A7FFD7047390002005012BFA0010815E0EFD500057F0F807804001034036BF7FFFFF0B71CC8006C0607D181ABFFF754C0E5E54418FFAFF7F7BBFF700022BFB0001020001156668D7FFD48000000000005FFFEA35FD2A000000813FF80020007EADFD40002BF31E0090000000440BBF7FF7EF97E79800058001F7F53EE7FF5C7BD7BE9E0023BDFFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h21C326F7BDFFFFFFE9440000000DB981C80356D8000A8848801EFFFFFFF77BFFFFAA0B000A07800400021DFEA24FF784000000006DFFFFF591F2800880014D3A640002802BA4FFA2003B800FFEE0000008C1CB7CDF7FFFFFF6A0000000C6C803F4309FF0000A0114101DBFFFFFFEECBFF5256600000500008000B7FEA23BFFF00000000015F7FFFF22DE0002B400106E012006003FC9FFC40007BA0DFFE000000248A5BEFFBFFEFFF54800000081A89D576061EED0008480400F6FFFFFF5DF77EF555A00240FC00000016FFC44D7F7AA000000006B7FFFFAC5F110000800239E8D0001600BC45FD0001FEFFEFFB00600224478DF7FFFFFFFFAA8000003970277;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'hFA00507BA80008020005B7FFFFFEED7FF4A56C00143A801080043BF7A47FFFF4000000002DDFFF7D82FC8009A800042A7EA026801FA2DFEA0005F2FFFFC0008001802D67FADFFEFFF56A0000072D77BEDB40067FFD0024A000075FFBFFEBE53FEF656600841F800000068FF8C2ABFFB400000000326FFFFEA0EE0000CC000256FEA001400B801FD0000BFCD3FFF000C00C411EF39FFFFFFFFB65000004B28A9DF8A3053FFE0001000407F5FFFFDF3EFFD59BBC00A80A801100053FFF22FFFFE9000000001EBBFFFDC479800226000846FF80028017EAAFD200077A383FB0011008080B5BFF7FFFFFFCDA40003882B78FF9DA40DFFE0002000007ABFFFF75ABFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'hBA557404082C0000000037F540AFFFD80000000019BFFFFB52F60000580002B8FE50034007800FEA000DFC0701F0040A040806FBEDFBFFFFFF36800023C1A39FFFF800277F800000000BDDFFFBDFBFFFEDEE9800A83E800000055FFCAAFFFEB40000000006EFFFFEB06B04042C000044FF80004017E547D40006FE02E03800078804097CFFFFFFFFFFA810014D9B443FFFD3B01117E000000002EADFFF6FA5FFB2576808005B0000000AAFEB605FFFEC000000000B57FFFBD2DD80005580012AFFD0128005D05BED000BFE05F8000001602102BD76FFFFFFFFAB80035CAB33B7D856E70707F440000000F7B7EBFE7FFFDCFA380103D6000000003FFE22FFFFF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h0000000002FFFFEEA5EB4A0102800064FF9A109007C29FE88006FE437E0001009825C4DBDFFFFFFFFFECA002E7FFD10B60130800C3FE00000000ED0FDEAD57FF6AB7A81049F300000002BFD564AFFFB8000000000AAFFFFD407680000880008AFF80028055B047FE00057E45FF800000026052A7BF7FFFFFFFD10804FB2FF5AB142BB300E1FFD000000172D5EB7FD7FEDB5C60010FE0010200097FFECABFFDF00000000001FFFFFF93CB800105000024FFC8014007CFF7800013FE807FE0000013843853CFDFFFFFFFFC811DA77783404037FC2018FFE0000000752BF5B9EFFFAB6EA02007F2000800047FD564AFF7E800000000046FFFFA88D5600016800012;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .lut_mask = 16'h00E4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h003FFFFFFFFF57F83FE7E9C8053FFFFAFFFB5800042000002A98017DF447FFC8000000EEFFFFFFE807F800844005FFFE700195057F5FFE88004F9FBFFE4000001C24BDEFFFFFFFFD6400000000010A100009FFFFFFFFFFEA1FFFC5F61ABFFFFDFFFF4C80009040004B4400AEA0ABFBC0000000B75FFFFFB837A800104009AFFE54000A002F05FF600037CEFFF48080000E114EF5BFFFFFFF10000000000061A00003FFFFFFFFAAF80FFFD1512F7FFFFBFFFFF2000041C0049CBA00FFE047FFF00000005DFDFFFFE88FE800240000BBFE72001440BE2BFEC4002FE38FFD102000030C67B7FFFFFFFEA140000000116A242000BDFFFFDDFFF20FFFBFF63A7FFD7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'hFDFEA1000802A0002BA407BF4415FEC40000001B5F7FFFF907DE008500057FFEA8001B02968FFF500037D161FC000C000A0A53D3BFFFFFFF88000000000008024AB05FFFBF776B7807FF7E2B457FFFBFFFAB000000800004BA5842DFC2A7FDD000000049FFFFFFF00BE8000A000877FE750001007F6BFF60001BE0B83F500300481739DDFFFFFFFFA540000000004C313F2C0FFFFFBFB1BC03FFFFBF3ABFFEEFEFF54000100820012B480AFEA057FF680000000C6FFFFFE84FF6000940015DFEDA000A012ECFFF88002FF036062001C0B203F8EEBFFFFFFFD800000000003685417E04BDA5EBEA5A03FFFFD4F5FFFF3FFF4E0000011100005C90039FCB0DFDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'h00000012DFFFFFFA8FD8000440013BFE78800A003F0FFEA40017E85B814000F00281D6FB7FFFFFFFD92000000000267F33C400882B5ED0DD01FFFFF3BCFFAEDDBEF8A8000140300575015D7EA057FAE400000001777FFFD206F88000C000DFFEFE000501DFFFFA82002DF11FE000002878405375FFFFFBFFA84000000000E4BFD46D0002A1F79A0401FFFFFDFF7FFEF7FFAA20002A040000900007BEE4A3FF50000000013BFFFFFA07EC4001200006FE7280000CBFFE00000017F85FF800081A0C415DDF7BFFFF7FF480000000000EFCA906800014BEA15280FFFFFFFFFF5FF7FF55010001006005A802B5754455FEA800000000ABFFFFCE93F400114000D3BE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'hEE00007F57FFC000000BF897FC00020A300036C4DFFFFBFFEA240000000A1BC270837680A1702A05007FFFFFFFFEFEEFFAACC6201400800200001BFFC2A7FEAC000000002DFFFFD507FC000520002DFE78000002FF0BFE002017F51EFF000000031857E7BFFFFFFFF5000000000C3134E071EA000BC28052407FFFFFFFFFBDDFFFA8810022004000200156FFA617FF400000000055FFFFFE117940008001536EF700000037A4FF9017FFF84FFFC0000130050B7E5FFFFFFFCA80000000031E0A6038FFA000905101403FFFFFFFFEF3CFFA54B400148AA0410000BBFF44ABFFB0000000009BFFFFEA077C0001700008FEF80005011F827FC800F4FD01FFB00000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = 2048'hFFD000B01DFFC00000057E04FFB0000001000D09F7FFFFFF7FF1D217958FAE80ACD5FDE096FDB62000003A56AEF42FFE7EFD600267F4000000A2BFFECAEFFFE00000000001BFFFF7A3CEC88001000000FFA800036FFFFC000002FF407FE8000006008E4DFC77FFFFFFEE24DDABB8DFB0882423C1D57E7D80000058A9F5AEFFF9F1B2C10017E8040200027FD5A4DDFFD800000000061FFFFE84FDAA0022000014FFE0000F9AC7FFC001FFFD047FF8000003400646FEFFFFFFFFFA80AC00107FE0753DB452B9CF9FFC20001D3E7AE37FFFEECF800047F2000000017FFEF56FFFE82000000001B7FFFB52FFE08001000000FFE0000312F04FF600367C807FF80000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = 2048'h07D0434FBF7FFFFFFFFD55790E429FF036AB8161A063DBFA80002A8BBF5FBFFEBCFAC0000FD00000000A375542ADF75200000000049BFFFFC8BD5800428000007FE0000407E913E5000712047FD8006000C002ADFEFFDFFFFFDACB7875003FE0D0822ABDCA10E7EF30001E7AFEB53FFDD5F7408087F800000004BDFFD4EFFFB80000000002AFFFFF297FF140002000007F8001400AF267FA8002EFD87FF40010008000DFE797FFFFFFEDBBF0B404FFC1F2478579D8023DFFC1000F2ADFDF7FFB6FAA81091FD000000001FF55416FFFF400000000014DFFFEC27FEA00048000007F20002003F137E900017CFFFFF8008A00E08526FBDFFFFFFFEF76C14809FFE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = 2048'hDF664082FF80FFFFFC005723E1F9FFF7FFF500841FB800000004EFFFE56FFFE9000000000297FFFF68BFB450002000017A44013801F8B3FE0002BE8D7FDC0001C01820ABFDFBEFFFFFFFBDE09C81FFC10014872B7C00277FFF002BC7BDDFFFEBB3FD02403FD00000000ABF75E2BFFFF680000000014ABFFFA22FDE2000100000701001400370A9FA80017F1783F90040F8AF2A0CFBFEFFFFFFFF778C3891FF820008E68D1FD0120BDE801389CE7BFFFEFFEB00889F5000000010EFD7D4B7FFD80000000000B7FFFF609FF5000444000076E9003202F123FA0000FEC1C03A80000C0F1AAA7EFFF7FFFFFFBC9AB401BF88000612A1978D0403FF2015D3FCBFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = 2048'hBF5C01009ED0000000157B7FC36FFFF680000000002B6FFFE25FAA10010800007FF40090037089F50000BF44380000001503860F3FBFFFFFFFFFE8310940FF80000BF0D133600383FCC827EC1FFFFFFFF7AA04001F40040000103DFFE6BDFFE8000000000005BFFFB04FD484002400017FEA804004B445FA80017F023F000000095347279FDFF5FFFFFD973E0C487F808001FA8882EC00C1FEF00BEBEFFFFF5EFFFE0121B81000000018DF6FE36FFFEC000000000026EFFFD12FFA08001200007FEE001011FC99F920015F403FC00000024763DFEDB7FFFFFFEF897C8211FF82000CCCA8F5F08070DFFE11FC4FD7FFBBBFB808017E800000001076DFE357FFDA;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .lut_mask = 16'hFEAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~35_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36 .lut_mask = 16'hA088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000788DF0D7FF2800005FFC105FD012009002A9FFFFFFFFFFFD001054BFFFFFFFFFFFFFFFFFFFE101023E0404FFFC0D7FFC041FFFFFFDDEFEC070181E0099100600600400C81010430821042410510000003E1F92BFF8C0000A5FD402FFA0000E41C853BFFFFFFFFFF400EA8395FFFFFFFFFFFFFFFFFFC08103A20203FFE43FFFF8043EFFFFFFDFFC41F00C5200E118030030020048301042084104210C618000000BD2C1EFFF000001BFF814FFC800313B800DEFFFFFFFFF7116A12865FFFFFFFFFBFFFFFFFFE0819F830203FDD6D4FFF606F7FFFFFEBF7C3610074100E11C01801003006430104218410406106180000407FF50BFFC800014BFEC00EFE00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h1C029C01FFFFFFFFFFFC4BBD54517FFFFFFFF3FFFFFFFFFC0C12F7EFEFDFFE700FFFA03FDFFFFFDFFBD7F1C07C1012001563FE3FD003818100865090442080800002003D3C56FFE5000017FF815BFD00C003C0421BFFFFFFFFFAF7F0A1045BFFFFFFFFFFFFFFFFF2057FFFFFFFFFF9B01FFE3077FFFFFFFFFFCC001C07C0612100095040680288813292401044408E180000601FEA1DFFA8000055FD002DFC00000B0445FFFFFFFFBFFFED668A4096BFFFFEFFFFFFFFFFFE0ED7F7FFFFEFDA100FFE13AFEFFFFFFFFEFFF8E7D80340E80128DF0B0C01048150000090400100100001E029E017FF60000117FE011FF8000002C8075FFFFFFDFFFFB7B221004BFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hF5B7FFFFFFFFFFFA7E3FFBFFFFFF68107FFF1C1FFFFFFFFFFF7FFE770C07808000A07F8AA40208820000008088400608801030077FABFF940000ABFF809BC00002037403FBFFFFFAFFFFDDCD9090005DFFFFFFFFFFFFFFF7827FFFF7FFEDFC087FF53C0FFBFFFFFEFEBFAB2D000B004000443FC98202108280000110C821000000012816CFFFFF60000017FE001E0002000D200D77FFFFFFFFFF5FB1420000029DFFFFFFFFFFFFFB037FFFFDFFFFF4083FFF843BFFFDFFFF7B7FDDEC04008072000A1FC2C3000882000011208000020000001625F7FFFFA80002B7FE80F800008813100AFFFFFFFFFFFFEA0D044000007FFFFFFFFFFFFFF9017FFEF9F7FBFC04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFC041FFFDFFFFFF7BFFBDC03B0409900500FC1010410820000042088A0900000009B0BD1E1FF6000000FFA03E054020002900DFFFBFFFFFFFEDEA69100000137FFFFFFFFFFFFF181DFDF4D5FFDF606FFBE021FFD7FFFFFBF7D7D065390600800030FF0418600810000002090000010000397CFE87C1F90000297FE0F07F60000050006FFD7FFFFFFFFEF14080000009BFFFFFFFFFFEFE0819FFFFEC7FFE2037FF6033FFBFFFFFF7F8540A8A8003005037BEAA80084108700000220B0A004000123CDF660BE140000002FF83DFFFD01000CA11BFEFFFFFFFFFFD5495000000026FFFFFFFFFFFFC08081810781FFE303FFFD017F7FFFFFE87F187C030CC01106;
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFDE0FFFFCE82FDFFF9FFFFFFF7E7DC0C8826BA03C18000F00B80706050405E857C7CE39C42D666440000005F90DFF400000780A00FEC0000018A177FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF7FC7FFFBE827FFFFBFFFFFBFB976C064509591C20000801C60E01F80A406743FC7C731C719824C80000013D83BFDA00007FBB1057FA004001706FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF82FFF7FFFFFFFFF0FDC5033F088C2000007E03E02F03E804381DE1D47CE61C679668D0000330FB337FD400017FFE2017D4020002E1B8AFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFEADFFF82F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hD7F93FFFEFDBDFD270731B6401060007E07F07E03FE00541BA03E7CE318E69C42400241FFFD8ABF78000BFFFF402FFA00000B0FD453FFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF80D6FC1FFFFFFBFEFE83D4C20A402800040003C43810F5002A0EC8AE38E718E594E41000207CFA83FFC0007FE5FF1017DE000004B8014DFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFC7DFA0FFB0FF7FFFF47FFF71BC04223814001700E10700583F005502F87628C738E71CAB4000801F7FFFFA0002402AFF422FF40000300204B7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F6C3DB8BFFFFFFFFFFFFEEF0C0900B0640180;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h3F81D817C09501541342E39C638C71CFB00012001C7FA00000000457E2056EA0403C028016BFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFBFBFFFFFFFFBFFFC7B84DE3FFFFFFFFFDFBFDF6022186013850043F01A81FF06A00080FA2829C630C73CEA00004000FCBFF00000001FFA422DB8000F37B4005DFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFEEDFFFFFFFFFFFFFFF9FDCD9FFFFDFFFFFBFDFDAB81145AA43800010C10810FF000805403E1A318E39C738E9800190013B03FED00001417E00AFCA00FC0A6200AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77F067EFFFFFFFFFCFD7EA8C5D12B54444001803843C3FC02002282D1C31CE31CF38E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'hA00054000EE05FFA8000016FA405BD803000C94055BFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFCFE1FFFFFEFFFEFF7EFD17A5A20590020003C0FE0BA1FB02001002A14718E71CF38E8000300059C977FB4000045FE08DEB000000BE802AFBFFFFFFFFFFFFFFFFFFFFFFFFFF5DFFFEFFFFFFFFFFEFDFDFB917FFFFFFFFFFFE8775A8E774DA0501000700FC07F0F700000943F0C430C71CE38E5000000005645FEB000012BF5003BC000000C4002BBFFFFFF27FFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFF5FFFFFFCCFFFFFFFFFFFFD7FFF56D91164C280820000780E587A80100400A146184718E38C00000000A6C0AFFE00000ABFC888E000;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h4002528115FFFFFFFFFFE7FFFFFFFFFFFFFF5BFFFFFFFEFFFFFFFFFFFFFFDF7FFFFFFFFFFFBBBFFEFBFC08075881A0001C0083741F20000041B084304738E38EA00004001590FFF6000002BF502780005008B40057EFFFFFFFFFFDFFFFFFFFFFFFF57FFFFFFFFFFEFFFFFBF7FFFFFFDF7FFFFFFFFFFFDFCFEBB80485204130003E0161DF0A50000100518011C618E38C80002080BE41BFD40000157FC41E005000006500A5FFFFFFFFFFFBFFFFFFFFFFFD6FFFFFFFFFBFFFFDFFFFF7FFFFFFEFFFFFFFFFFFDFFFEFFE9C00F0251608147E0628FF8680000050D18E310418C30C8000C0D427E57FFA000002FF58701680A0029A8055FFFFFFFFFFFE7FFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'hFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFBBFFFFFFFFFFFFEFF7FF56438A500800003C07A033C150000000218821C618E31C00006437DA81BFE94000127FA08FBBA00010B400A2FF7FFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFBFFFFFFFFFFFFFFEFFFFFF7F1FFA71D84091006080021DE1FC020000000A00C210A30C31C8001601DF72EFFEC000005FF877E4E0014005A80AFFDFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFDFFEFFFFFFFFFFFFF7FFFFFFFFFFFFFBFF81DFD5E0800040020300F1EA0FF0400000000188608438C31C800080037C81DFFC8000157E1F75EA00A002C5009F6FFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFF4BE9C183830703FFEE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h0DFFEFFD7FFFFFFFFEE1F0603E0E3F0118030030030C001E031C630C20D0C31C00002001EFF17FBA000005F0C82BFD0010082C0175FFFFFFFFFFFFB7AFFF7FFFFFFFFFFFFFFFFFEFC0C08101011DFFC605FFCF04FFFFF7FFFFFE40203802104038018018018200420200410821B0451C00000002A7FFFFFA00001FA41015C60040007C05DFFFFFFFFFFFFBDAF6FFFFFFFFFFFFFFFFFF7FFFE040808103DBFF0201FFC603FDFFBFFE7F7C2011CC01E0400400800800C10042021842082151C71C00000400BDFD7F800000FC80A00BFD401004D43FF7FFFFFFFFFFFFF5009FFFFFFFFFFFFFFFFFDFFF6040C0808787FF8307FDC203FFFFFFFFFFFC301E0201C020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h4200600600600001021042084131C518000000015C7F10000007FFFF4097F500400082ED5F7FFFFFFFFFFF4A003FFFFFFFFFFFFFFEBFFFFFA06040C0F88FFF0107FFE100FFFFFFFFFED0181C03064010810030030030C881021042182131C61080002004A917F040037FFFFD400BFA80000081F2AFFFFFFFFFFFFFF4021FFFFFFFFFFFFFFFFFFFFF30206047C087FE8107FEE101FFFFFFFF9BF80866018820018180180180108101021082104151C41880041402BC03FF80000055FF40A7FA00800D040557FFFFFFFFFFFE0021D4FFFFFFFFFFFFFFFFFFFE1030207840CFFE8097FF8083FFFFFFDFFFF0068300F0106080C00C00800800010600821042208214;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h4399801BB7E3FD786007410371400000002F8801E00000001FFFC3EB3B3DAD7C4F50000021FD01FC00000117FD02FEC0001FF3B4013FFFFFBEBFBFFFFEABFFFFFFFFFFFFFFFFFFC7FFFF8000901D697D9876000DAAF96E0C0C883E840800003807E47600408000FE01FFE1FE95295B6A4794021EFFF9FFC0000000ABF402BF2001E8028012DFFFFDF63DFFFEAFFFFFFFFFFFFFFFFFFFFFFDFFDFE042007180ECD9F60006BCB7BB06041C011006001C0003DCB830078001FFE07FF86B9F19CB5C5FE800837FFFF20000000017FC01DD8004000DD0157FFFFFFFAF7FB5FFFFFFFFFFFFFFFFFFFFFFAC7BFFFC100306E1B3F63E000F3FD6EE87578622670D800801;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h801980F00606007FF83FFC7D9A2B5C6A575000041FFFFFFEA4000055F801BF8000000B201ADBFFFFFFF7FA7FFFFFFFFFFFFFFFFFFFFFFFFFC5FFBD40887C1F765EAA001FFF7FFBD3B09D184EA0000000F03F90E0E038001FFE0FFE3B0C53CAD277C8006004EF57FF9000000BFD017E0048000DA8157FFFFFFFFDAFFFFFFFFFFFFFFFFFFFFFFFFFFBD3FFFFE690000353F49E000FFFFFFFAEE01E9E82F00000F003CEFC03E0001407FF87FF1DC672D6D60DA0019002FA0AFDD0000057F401F800000006C445FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFF77FFFFFC40203C7E01C001FCFFEFFD5600E20903000007006C02E0380004781FFC1FF969A3392B2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h5F80004001FC8FFF60000097FC03C00008000AD04A7FFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC7FFFFF80007EF6000003FFFDEFFF8518070041800380005C2F820078043C07FF0FF9D1C729CD2F8E0008002F275FED0000117FA07001004000FE614EFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E7FFE000076CF80000FFF7FFFF84380898400B201C03801B01F01E0007F81FF87FCF9CC39CF27400012005EC0FFF60000057FD1D0F4812001B522ABFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE37EFE800012E7F0217F7FBFFDF580816042027801003E07503F00C0407FE0FFE3FCF9CE53CF27AA0028024F505FDC0000017F873FF20;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000B08147FF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFDFF9FFFDE000667FFC01FFEBFFBEFDF0FC0D24B18D00060803F40C0801A01FF83FF1FCF18E33CE67800020003E81BFF200001A7E15B7F8008001ED00BAFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFB800C2FFFFB9FFFFFFFFFC6AF090841402001F807806C07C0560055E1FF8FC718C73CE67C8001000BD917FCC000002FCF827EA020002B240BE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF7FD03007BFFA1FFFFEFEEFBF619000C0000000E01F805E0F801E203F50FF8FC738C739E47940000055E45BFF8000052E6401BB90100017400EBFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h80844E73CCA0EAC02F00001881F3BCE63C01DF13FB00B0D8B8D727000083C7FEE7BB67F60089E0970098DDDE9FFA40000054A90952900000000000506FFFFFFE0000003A48000BB005BF91FCF800E0C3B27A8D8B9C0035F04A0000270044FE2C9404FF36FE20243CD21108580002C0254EBDFBF10D03D8C5006121787C7286808021031210010000000000153FFFFFFE1000000A00F0C142857F2F7F0800001418E6931305C03639100091E72311B4000B067FF7FFCC090D7B874564000CC0DB3BB5D839C7025C1C03FADDB2E633018040485642A80400000000000A6EFFFFFE000000340650C02407FFD7FFC000A003B9FE3B60BB980F06DC0011B180868E90;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h1C53FFFDAFFE03402E43876C8000C059096DFAEAA713F60407FCE373E7F2FDE000A141109190000000800000913FFFFE280040121150E82A417F0FFFD004500230046C3877C12C16C0082339994AF0F80003FFFFFBFD80981F726981800B167C93FEF5D601C5D10015D98D0E6D83BE6000242A0A8A2A0000004000026EDFFFFE000000204A32500883FFFFBFD8014001EAF1D387EFBB9813000025CFC477BCB3160DF7FFF9FDA0343BD418C00050A7753B617DBB0EA2EEA037DC2CAE6F075E8C000004963450000000000000B6BFFFFE10000182107AD45202FF1FFFFC02080016C3F11B97FB842A000033D94CC80F18109AFFF5F8DEF80C06FA4F9880100075;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'hE5427FB0DFD020687BC0D21A1C1CF8B500105414A0A28000002000002ADFFFFE400000BF2538681843FEFF9FFC0010203DAF251D23A71CE00000392215C9C3C629C27FEFFF9FFE034137834440008036FD2C6ECE1D6760280D810D46B873DCCBD000016AA7578000000000012565FFFE08004017D08E140800FF1E1FF80094980F99AA66A9C227D000007E62208C04F460D3FFF9FF5FFE80D0DAE0CDD03061831236D7F78959CCBB06028E80ECD37A7EC800549D52A940000200000095DAFFFE0003000F21307A0D01FC7E9FD000D16C4C3A945BCCE003A04001C70C858498FC8BCB9FFDFFFFFFE034273D38701411B01E01FFFEEA17C0DE80074A43A700C793;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'hD400000AB556D000000000004327FFFE200EC01ED26C2A180BA0FFBF8801142AB4707A15AEC9AE00200C77704022C2B71FF5FFFF7BCFFF00070DFA02096600010D6EFAA9DA06634E900E9A00123707791C4000154555A00000000000AADAFFFE003F000F913B780A7C2F7FBFC800679462D573BFF160CD00001E7A640845C00DA00FFFBD4F6BC79C0163DF9BBC25A01009A6ED476F03B89F940680787A8F1C6BE780000AD57CF00000000000052DBFFE00000016A8A8350FFFFFFFBF902838C916A487831CF1C30000139A8A49207F60F000BF2FEB0BF2A78060ADC4C202500009DDB276BAA5981C4F03003C0B783FDEB9E000212ABA580000000000128A5FFE;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'hCF0000D2D244E802513BDEFDB77FFFF4852000000000000000ADBFFFEC0001236013002520000FFFBF880007FD437ECFCE00700509A98505EB9630EB9ABF7B2E0BFBA15F247E3FBFFE219195D6C0771EF080078C5FE38B4AF7D5F5FF8AAFFFAA508000000000000001497FFFD30000890005750540001FFFFFB4000BF651AFF11E822D4556190A0F1BDFFAD9DC4FCF960D7F21EAE1F7FC9C7855F0B38FE05B6FCDF002B1636F47BE0DFCB97D453FFFF600100000000000000426BFFFEC808123000B88410006E790FFE00015FF6DEFFF0040002004203C20329F33F96347E2EC0C5FA58D79FF97FFF833F46401D045FB6DF000D06B7D0A81F75BDBFD157FFFAC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h0A4000000000000001527FFFF122004980056B1640146FC0DFA40016FF9FAE7F00A200C0EFC4B914159F0C81FD4DF7F80E9F1E698EBA1077F837D4081AC04A6C3DFE0BAC90BA7D4237E756BCCB7FFFD25010000000000000002DBFFFEF808005000B6848004EEBA07FD0000B7CD7DB3F0055020435E921461209E2CD9391DF2009DE88FE43C4801E98FFB012A74231A805FF00D6428B782F5E7BF9FB4C9FFFFD008000000000000000955FFFF744000300201022A089D5D07FEC0015F96F1C0C006AF08002E3C8E6E4267B8406EC1CD00C7441F7BFDBA2130A7F74300503CF0818BFEA30F963B7B447DFFF7FA2F7FFDA9420000000000000000B5FFFFBFC2801;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h0000008F8422C5B05FD00011EFF37FD00425A8002B4350871800B80400F960200E1007F76DF87881DE36A4702AC5DDB7D60DB0C08530F75048BF7CFFDEAFFFDAA04000000000000000237FFFF6E702010000051A3D04F7E07FF20016F7E4F801006B50406F8CC3501808041340E646C0F52803FFF92FFF39EBDB8980153DFACA765BE81014909D41CE7DFFFFA8FFFFF50080000000000000000ADFFFFDFE8001000802C0E0013BD03FD000033E5BF880C0028814BE9C060AF64000F60058FD0023C001FFFE43EF1AFFFE0669020AC8BA19C7FB23CA080EBE3C8BF7FFE5F7FFFA8A00020000000000000537FFFEADD82100000AC300008FE87FEE00003C1FEA30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h404551A05C322615039004D00230A203E3C000FFFF17EE792FE7041ACC4AB83CC005364400461211D2B77EFFFBFFFFE96040800000000000000AD3FFFFFE2C1100000280200D0BD45FFA0000561FE00092203565E95A04420AB0C0B00E2A8C0EF7D09C3FFFF4E69A00D18D8E01075870D792EF8B9808111DE56B5FFFF9FFFFF6894000000000000000014DFFFFAB7A050008030164025B943FEA0007CC3FE2020A40458F50F9C3AD504118F01C1A5007BF20D407FFF8FB15BEF194DC024E541017012EF2040842DE97977BDFFFFFFEFD42208800000000000002B36FFFFF55010000004CA2007FCA3FFA00043B7E400ED460388D8282E740030086408D02005F;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'hA6320B41FFFCEF3F7E0FE818883280E021D3E1A980A000017F7FB4AFFFFFFFF780A282000000000000000FBFFFF5EFE100000DC40802FFE01FEE0002FF7D60396810410B83646560008012001E4E009B66810740CFFF1BE7647D5A20838028C1A4C6E3FEC00100253D65EFEFFFFFFFF8D4802000000000000000A8ABFFFEA0B5000500590200FFF40FFA002FFBDE0012D840183906D122640511F60094E4010F9D09C7C40FFF84EBDBF40520D86C84DC0DC2DF5E40000003F65E9BBFBFFFFFF7694500800000000000001AFFFFFDE16E000800424001FFF90BF0052E7F4F0025954001FA180524104011D400921006242001FC9A06FFFFD5F32A0DC1880C1B96;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h0DC330B78800000EFE7A40D7BFFFFAFC8250214000000000000046B5FFFF5C1D002D00640011E9FC0F8000050F000014E26830607070B80FE201A00017000A135405FE67A1FFFE7B3ED40B33421822B7D06C667DE600820967C9E7CEFF7FFFFE688A1000000000000000285EFFFFF60301C000735001DBFF384002335786008A5D01A1E865A09D03F80200010008383B0023FF8FD03FFF3338A881DC52E21E307897203DFB0041056787A987FE7FFABBA4A1040000000000000145F7FFFFBBC3059000544001FAFFEE7709C73E005036CBF008F681F4D880344F4001A2A061FF8109FFE34C33FFFAB9FFA27BC034520CA40219DDBEA403460F0FB293FDBEF7FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'hCB140900000000000000292B7FFFEEA4000000368401D6FFFFFB01897E110051B86E3DC525F7B8F0013C000100809625F002DFFCB409FF961DD800056357E8AD7C25887C3F5202043C39BF7EDF8FFD6FC021120080000000000048D5FFFFFDF90000005C5401DF3F03FF2882ECC0004243D2761A541E4F7041130000080246E77300DFFF08C2FEB2FF470006A81F70DBFF09BC11B1C0014334FB9CADFD77B6BAAAA4490A1000000000001452FFFFFEAE0800006F0291DF7E05FB8492F840803091144A1C3C3E843E009400021B0441D3F2047FFFC110BEA66CEEC0027C3E97BDE9C1AEC030E1020701C1539BC9AD73C550122810800000000000159DFFFFFFF6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h0000403FA507E1F8077E1925FC00000A3A6042197F19880802A00008CD8C375E1C209B7FE0081A0C577FD0052250811DDDB889A8CFE8000AE79BE7CC270F352AA2448A1008100000000002227FFFFFDC1000002D0853FFE84AFE86DFA420010003C548017184F021AC900003E18770A31002877FEC130D633C07E0008BAFC1BF673F8D300DB20A0BF403B7DDE1F38882888128165004000000000445FFFFFFFA0002003E429FFFE205FE20D00C000046000C5A5281AEF9001040000C3B2E0176C000BFBFF6024322969A58000DABC0FF9FF5C44A3BAC009773DE7EDB840EE28EC2508211002000000000013AFFFFFFFE5400002EA0041FF684FFCC7B00012007;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h80000000000000007FFFFDAF8097AFFF0034800004001ED4FF50005FD51DFF7C20F676106A17FB0B80D9F2019D4D7E66FFC080015BCF5084071DD02048B8C3B6E4779FED1BE6E9010012A7FFC9FFFF98001000000000000077FFFF7A842EF3FB0028024000003A01FFC0002FC8077F74FBFF04009413E83F3087F800BB37FF8BBE0000117FA3128119BE3037F80D4EDB4DBE8C37C050F0A000105BFBF2BFFF6D02000000000000003BFFFFD542154DFF0054400005001E517F20005FE405BF7E3795D0258309FD503F517800FCC755822CF8602BEF862F28E3019800BF3E032825DEFFD984412121100515FDDADFFDB601000000000000000FFFFFFFA042F77F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h0014001120001E81FF80002BEA0B6FD9FDF5400168C783702F855800A2A0FC07E1FFE000DF2C1B5A0E10E41988B1C2F818208929D9B042402008ABFFF5FFFF7A00080000000000000BFFFFEA80115EF7002C020144003ED17FA8002FE00AFCE7FFD580041B3D87A87DC4560097F74B1F81FFE00567E818D80008285983B270A6502A8BEF92E015001013ABFDEADFFFD6010000000000000007FFFFFD0084A1CF0026C00480001B05FF80009FF4097BF9FDB70005059C4BC2E4F01E03214AFD7509EFE039E6E0596A7002B01712C418AC408567EBFC3AE94040895AFB96FFFF7A0000000000000000037FFFF7A0026FBD0012072292800FC0FFD0002BE205B3F7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'hEF520401443A0A42A06657D4204EBFFA01EC48C8E8E779E2980000E411DB164B9040176B4572A8505104CBFDC8FFFFBF0000000000000000017FFFFA8004156B000E305208001B21FFA20057F40AC7FFD3FE2280D9544E050A43DDEFF835B5AA01CB109E94EC72B33000B34E412B8B940004056F15C1106860ABBAFF965FFFF40000000000000000009FFFEF900156DD005C020101002F44BF08000FF005DCAB312A4AA400F0A526BAE0087BC047344001F24C0A4B3CFC4280400D8000D7C4650006A87F8BAC280A6A116AFDE4FFFFC900000000000000000127FFFAA400116B007C205680400F40FFC0015FC8973FFDFCC0A01D83744D685E359F0FFC81B580;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'h01F9C11ECCEC5881D000AC08000960B8440007BFAE6AEC02915DDAFB83EFFEE480000000000000000053FFFFE10044D500FF400840002FA0FF0015E8DFF8FFFFFFC2788006C1AC32ACB92D2FFEECB7C003FD6162618CF783DC001F00001871EE10000FEFDC8C1F312AA52DFDEC7FFF72400000000000000002ABFFFD6000113F07EA304302000B41F8000BFF83F9EDDFED816A0168A710E095E255D7CD9FDF403FFA80802429CCC5E40141000008297F9000115FF9AE7B34FADDF5FF93EFFFD400000000000000000112BFFFCCA004491F0DC01240001B17C000002FF1027FB7EE2AD021A8DEA4837EC86025F9BDFACE57ED91764C111C5FFF8003148F013CDB;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'hE00DCCFF5DBBA87FBDD57B4E7017703F0040D33FE33FD558A8000000000000001200000070388818BFEABEBC8CC02F52F12CC0254139494E23B3F800CBC3BBF7FF1BD3FDFFC482A26ECEF6FF0FDC36004067281C502170BA3C4DE6F2584C10074018183FEF5EAB5460000000000000004000000200FA0000FF2DDE680FC20FDF42E97C052550491F232ED00140CADFDF59FFD1EEDD813FAFD0E385FC83F70B001263E00E541E86D1BE7EDBBD581391050008E27FDFAF5DD72A000000000000001500000046801033BFC8FF7F17832FEFB9394C2260428332A29E60062871BFB7CFF64F849760FED028A3A3EBF0EC462003CF8001522F88C2C17A63374B48E241;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h8071803FFF5FA6AA820000000000000000000000001014277F0BBEC09E077FFF5FD8124B9A030A91B41E80009201ADF5BFFDFDB93CD09EBE5BE20F5F942FF00801F20207551F0178FBDF02746EBA7908601A7A3FFF575DF555000000000000001000010003500043FF80DFD21401FFFA93EB5C7B0C4051848092000003A37F7724576FB376C7F65566B49FAA7C51D41A00781007F002E50E715E2C9CAD700B7818E1F03FFFBFB6AD4110000000000000454000082B804024FF00AFC11C383FFF91198F6903608404600618C01004D77DEF3FDD7DEFA3DBDE2D111FFEBBAA786880168A08F80036721608FA532DF8062B0DE9F03FFFCFD9F66A00000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h100000B404204041FE00DF830CF98FFC74D514B051F9A401E0000140005F1FF75EFB7757F8190B16400C4EFB9752FD322007A8207A002D5314FFF8FED35B25C00257F03FBB37575B9000000000000000040000401B90008DFE01ADC219FB23FFBC6ECDCE405EC00128000124452403FD7FB3DFED8766B12472174BFCFFEE3767F801E8003C08360CB1AFDCBA86C9FC400287F01F7FEEAEB532800000002000002001501000205023F8039723049DD1FFBBF9C3FD7F47602658000D4C552083FDFBDCD4BECB823252D1AE38AFBB698FEBEA0048000FA023E32C2587682B187F9C0367F23FBDBFB5DAC8400000000000000007A00200D0500BF037D922041BC43F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'hDEF451F0E1EE200C468018B79EC27EFFFD3BDAF32E3909C877F084FFDFFA23AF37801F2803D030F8F216238DAF052841EE9BF03FFBDF5A6D6548000000000000001F809614801013E0DFFF821C1AC50F4CE2A5C5FEAB1035C4003DCA1AA095FBDD9BE826D4247C701675E2EBF7FF8EFFB6E0070109F42015CA84161900FF7B0125A5F23FA8FFAF93A81000000000000002E0015A021040EBC1DBFF803813116317BC3DE7742020339000647692939B67EBFFB7EB1188048CB9F99B1CCDDF463EF13002F017F8201575A9DD695FA9FF4BE201783FFDBF9EFED520000000000000000005B612A04007C847BFC24039870EAFE5BD7DCFD07F3F90000A0DFF3886AF;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h0193BFB291FED5400000000000000128A800017A10B0221A47FFFE3F1100F31FFEFEA8229E854AEF064BB92083001CA07FFD952CE9F48010D007BF7800DA7A231F7F60759F55F42FAEA9067F8A703FDCCE0F547E43FB6A4800000000000000EA80003400AAB9382F2BFFAF1E1340DDC8FFE87C989400A5697081310FE8007184FFF7CE0326F2C00106C13F1600770046069F15320C7DCDACAE2F87FDA0203FA02835CF70FCFDD50000000000000000AA1201C0006078140B07FD8EFE04003F46FFF55D9A100003FC2033EA840000A010FDE1B593DFF474878A00798E801F81380160A008002F7F9B34CE8140B0017FD6E2E4F799A07F6A840000000000000036;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'hA405A0008A9800573F01BFFC18004B80B2FC6F99AC0004E98638E2620001CC67FFBB5CA4BD44D682001C1D2E2007612040D968160C3FF72E69364000D005FF20A310E77ED3FAD1A10000000000000054800B000030B0EA0EFE0BFFFE008104801F0026E42D0013E588538C034006888EAFFFCEE12B3BE8D0187E0C41D800F84714247F000F04E7138DA7F88C3C03FC1606039FFBDBFFA3000000000000000000A000000024C01447FE3FFFFE104001C02CC4868C3AA8FA0038E05100000E037E3FDBE3DA818E314C186061403E004705CD04328C0387446726CB36C28FC0201FC0567F3E45BED4888000000000000000800000002220182FFFFFBFFE03B000A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'hB10386013958FF240BCA44040039487FFFFDF8F5A012B8890000812007801E015881104E45079FBB5F33EFE13ED0201F4091FF9FADFFAA4240000000000000028000000041C008FFFFFFFFFC43E0012008C4430A8B8A7D015F005000006381FFFFDFF43D6017A27FC1634071C12007802920E0910A42A56C64C53FF0B80459FFC063FFE1BBFF55B01200000000000000800000000A0011FFEBFFFFFC03502A9118B8EC05522374621CB81C9801C007FFFCDEFF1F90067E7F30070F1B109801E0142040FBF4A176B5A29AEFA000BA37DE0087373F47BFEA60400000000000000092000000211007FD3FFFFF79C7F23D20009950DA002BCB04F3E001B003800FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'hFF13BFE76001E62F8C1E05A7A032001800D1D2E9FC12AABBBEEA3A6C8A860FFC012413DBB3FFAA903000000000000000C080000012001FB457DFFFDBC5F05E250CC6F2100F99A19031BD80000600BFF5F76EADF7FC024EDB910074F3E202801E0382579FFF053BD1B0FCBCFBF045020004E095E3CB5FD56A080000000010002014000000042270197FEBFFA28EC03B0E7083B01E880A7A0E79F7F2801D8079F7FFB55F7FFA03122D38C181C8DFC14007810BD71DEE91B924B7D56E7FEE65119001D0544FD7FF9AAE0800000000000004C0000000280C00247F9FFFD50EA0374FB0D3601C4095140A0F7F4E0037007FFFEFA0E87FEE1CD96EECF2B01E36E05001;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'hF75B7B301F7007BCE7F526C7B55FF18B9770002609FF004FF45D68EF4E12EDEB1D09523FA87FE5556A80200000000000000012FA0850407E400FD704002108F375A68CC3CC78ECFE000004F8E177FEEFFBFEF5D09B200B36DFDAF9CDCAE3B803F058001F107F801452C81A957A5E1C790E0454BFF8FFBEBE95D0000000008000000001FA138020BE303FDEC40050463BAC37CFFB3E11CD7E800000464FDDFF26FCFFB99C27802FAFBFFFF4D44388E176DFC81005801FC02ABDC1835DE1D2D71F1087157FE87FFFFBEAA00000000000008000175604A040FFE0777AC200EC18F73E886BFAFFE384FE0018000E023B64D139FFF40B300011A0BFFFDFFB02400457;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'hF7F86801F007E0EAA40286E1A7613FD501AF077F586DEFB6AAA8040000000001000041DA109107DEE0DD950002D5032DD9112F764A4F015C006F800450499E079CFFB9DF1051DF936F9FFFE68022ABDADFD082005FC3B8345F80451A5D9ED0F5CAF411BFB901FFEDD5520000000000000000295A28401FE7E1F2D480067F6081F23691CFDF9600D801E240506D8EC00113F0F43E23518F2F7F23FDF981A446C07B4902803F02FE152F02FDCEE7732BBFF79E840EBA00FFFB5549810000000000800085EA03004BCFE1FF00000F742031F65EB846FECD00000186006244A8BC904BF1DB840B24FFECFDC3FBF344118A117DF040300F9F7F02DC06F399448F0AFD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h7E83A007BB00DFFF955224000000000000012BDA181417C7E8D6000019DC0604FDF38E32CFF9000002C8198208E9D510455C6722353DFFFD7FBBD76D910828949BDB280403AF0FC2FE0F8DBA4DF0A46FBD1043A07B007FFFB554915000000001000A5D7024302FCFC1EC0080486FDB8391F783CFE5C6180008F1001A7CA7B760151813F098199FFC4FFF4FFFF5099748FEBE80E500E823F0FC7FF70831C053B8FAC2FAA83B807FFFEBA2540000000001000116E210E02BCFC2F03800B65F52D0E07102530B91AC001A44FE3061CC29080653C5D0DC07B79AD3FF3FFDFB80CE18DE7A1A38C07978AD7EFFFE068F0F92E9BEE1FEEA0E80FFFF34AA12A800000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h800A7794010183DFD350FE01059D81AC083E0100A976C000FF00A5718000F16D6B43BEA5C21FF9BF4AF7E5FF3DC97070719E48D0980A11FD3E1FFF98D9B38AA25AFE5D908280FFFFDB289800000000010020BDA8000325CFC323F803E612C35101434205CBF2A0005E05F2C78008BF490335F50ED14767FF72BDFFDBA765A9DA60DF572866C2C7F2CB3FF4319A0EEE8F40F8C0AB9580FFFFF6D525A400000001800AF70010A003CF87A3E001E52F870740F9DEFBE60160028C01A073E00287F20F9FFD24618E9F8CC07FDFFD590FA63F709FC54E0529B3FE25FFFB8FF5A8FA1AAFFF82996B80FFFFFD955010000000010022B001050401CFC4478008F5F1FC13;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h8000002FD1154C1FEDFF7FFF88000A8B6105234A9F948A004172920BB35419E030104EDDFCE37E52801003003801C4001EC3F39BEF2AEDA03D0603683061C13836780014D55568000000000001537FFE80002006A05459FFC1FFFFFF800003548ECF66F231DBC000005C507E9A4A7000878417F343FF762FF0060D00C81C79082682E995C939CB5137C0C45823839BE1A9780000B4BE92000000000000255FFE8000000811382BFE01FFFFFF800002B09D5CFDEB0CFD108003DC4C8582A15C001A82036C827F49FF3A01C3003C6F29A27D81C04B4DF8C6505FD01D30528FD383BF8B00159775480000000000020957FE94000000C8B4CFCAC1FFFBFF8800005A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h3C5BFB3207FAB8400BE0C0E2B40202101F80C0BE965AC01ABE0068C031B742D603E0675D9B1321FA22E00CB058390F0E63A38003494B5500000000000024A7FE800000117038300401FFFFFF8000013DF977FB4607EF4A00F6DE447FECB58000B0F0803E1B902BA7FF800C30F3536402594155FC20B2D068097C0B402003FC3FF7D0E08496B750000000000000894FFE2800200541B2800E83FFFFFFC0006030FDE81E748F1B50601D9F8831451CD00196999C0DD9A3C5E5FAF8030D4D86DD132001EEBDCFEA74E6160780004209F0E01AFF9201956DA94000000100201217FE8000001151803A0EABFFFBFFC00014E0E0DBB72E0BBAC009E2C38E8BC7382007;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'hD0BEC403753855E8EEF800638B22261AF40104D0FCBF3DBF04EFB460AA098BDBE1FF6E80AAB7AC20000000000004A7FE4800000A8000189783FFFFBF90002EC001464BCDDCFA0085BD71C33E606D000E486381E0A79715375BFE40397BF2C700B387487966D3BF315C09E81000010E0383BD318115DED30000000000000045FE920000100868342B27FFFFFFD0069E7006D53473B54D8609F64905165100002C094FFCA0484460FDD4FEE006120419F73A71046A7D6DF3386FECF940201F7FDE0D7EEDE15577E820000000000001135E200020000A9C284EC5FFFFFFC200DFB803A3651CE90682073CEB4BAA5DD000F200BF9A3804A900FD07EFEC0193DA2C5C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h4E045C31F78CA44C0A117B50483A00FA9CCFFD786ADD6B4000000000000006DE840000182852300B27FFFFFF01283FD806E3FCCDDF609C05E364D61F88500141095E63FD926A402F00F7BB004408A09223445C254B93D1971B004EB6845D9CF0E0BCCCD9127AD4800000000000001128510000082339182A97FFFFFF00404C9F63F7DF49B2D0091FD5B6D3A2900003981DFD93EF14B0A6BE106BDFC01990E5F9AC694011FC1A6ECFFECB7775007D85C1DFFBDFEFD555554000000000000005D684000000047A300F25FFFFFE0058843FFFFEFF64E4003F3FB23A0C2006800F003DFE947FE4B479AC281FF6400677C29C6626C0743C4E4AD3DCB6147D40080006;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~37_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38 .lut_mask = 16'h3222;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~36_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~38_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39 .lut_mask = 16'hDDDC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = 2048'hFBEEAAAABF8E30040155414B3517FF8C00A554155565F5F5955A99AAAAA28A68A65556AAA8A8A2AA2AAAAAAAAAAAAAAAAAAAAAA8AA2200000000000000000000000000008A2208022220022228882222208888A2222888228888AAAAAAAAAAAA8AAAAAAAAAAAAAAAAA99999AA9AAAAAAAEBFFFFF0000022200AA6595599AAAAAAEEDD55510033BBFEFEAEAEEAAAAAFFBFDFFDD9AAAAAEFBDDDD001D555555555EFBBEF9B7FF6FFFFEBA80156AABB8203F330743555F7FFFC102081041040000030C005502A2288888AA222A0008002380ACBAA8BAAEAAAA8A8A88A02202828800000022AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAABBBBFBFFF300C022882865995999AAAAE75555600CBBBEF9BBBFFBBBAAAA59FFA9BABAEBDDDD550400101555555555555555AAEAFBA6FFF6E7F6F9AA89D5AA2AA8000C00DF4755FDFFFF04B900002100001330000155028A028882288A288822080CB0A282EBAAAAAAAA8A2222280082022220800002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA2888AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABBFFFCCCC0008028AA656566AAAAA9D555554138BFFFEEEEFFFFEAA9999BBAAA6EE7EEDF5544040155555555555555555FABAFFBAEFFEFFFF9EA88A257AA08880F3300375DD9F7D7FC100A00806500000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = 2048'h00C00055000A88A220AA228A020082232328AB8AEAAAAAAAA288A2222220888888288008AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAEEEFFCF300008228A2A665659AAAAAA555554400BAFFB9BBBBFFBAEAAA957FAA6BEBBFF775554404014555555555555556EBBBABE9BBFD9DFFFBAA881557A8C0200CC003DD5577DCFFF0830400044800000C0C01154620A20888808888888000388E3A38AE8AEAAAAAAA2888888082022228820000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA88AAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAABBBBFFFCCC33020820699965669AAAA59D5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = 2048'h55510F27FFEEEEEFEFFFAEAA596FEF7ABAAFBDDF555040054555555555555556EEAEAFEEBDFF65FFEEAAA087566A3F000CC30017D567F7FFFF108140015200000CC0C01510208882000A88A8020220223823AA8A2EAAAAAAAAA2222222080808008820222AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAABABBFFFF330C000888A869555AAAAAAA6D55555008BEFFBDBBBBFFFBFEE9A66EBAEBBBBBF775550400015555555555555555EAEFEEEA6FFFD97FFAEAA0416766C3B00F300005F557FDCFCF0800200084000000000045508822222020888AA020000202C8E2EBABAEAAAAAAAA0A2288888080;
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = 2048'h0000000000000000000000000000000008000000000001157FA800006964047FFC23D3D5EFA055CC69BFFD017FFFFFFFC0BC3FEFF404F7489501FFFDDA0406001303E0000000000000000800000000000000000000000000000000000000000000420000000000D5FDD10002B7B0009FFE5DF3D5F6E2AA8624FFF5817FFFFFFF30BDFFFFE803FFC33A097FFFF50285000445B000000000001480428000000000000000000000000000000000000000000100100020000015FF6400004FE8017FFC27FEABFFA012DA82DFFA427FFFFFFF12BFFFFFFA04FD20A7007FFF6E4002001B00E0008000000008190A500000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = 2048'h000880440000016FFEC0000A5758027FF45CF555FFEAAD7D157FFD60FFFFFFFF3D01FFF37802FFF011805FFF8F2021800482FC602220000001E01000000000000000000000000000000000000000000000000521000008AFFD2A0004DFF000FFFC237BD5FFE2112DC15FFA443FFFFFFF93469FF800017AB015023FFFE7B104A012897A64330B842246352C03314090C0CC08C0000000000000002080902000000008A00C22492578F68000005D880B7FDC1EFDBBFED0893F2C6FFD21BBFFFFFF881557FF0200FF6008009FFFE2D800D0061064077C1F08F622E47A2AD120CED094188000000000000002A8001E4004A01301144143084ABD7D500005BF74007F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = 2048'hF8137E6BFEF50499417FFD105FFFFFFFC6B19FFFF1FC3DD804022FFFF1C810400140BB0573800044045882311210020000052000000000000002040040000220124A2052151895E0FD4000107EC00B7FD20BFCABFFAF297E406FFFC23BFFFFFFE90E03FFFC7FFF6805108FFFF8E6087001A00B15C3B200C026133083111004501C12000000000000000200000400002010A95823C0012B8154080023BF5005FFFC0C76A7FFF5828775B7FE006DFFFFFFA453D1FD7E0F7FB8074C2FFFFC6120A000A8533447F100C000C24273D0103D420B40C0000000000000021000240005200E00A8A22A20AC107E0000017B6800FFF40D7F47FEFCD055B02FFFB05FFFFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = 2048'hC90B22FFFF51D7D401CA87FFFE360414094207D3E960002025096063381031A078226000000000000002280000014820080A50535A08AB1D50A0000F7E8007FFF40FFF6FFFF1C2A6F4BFFF681FFFFFFEF2514B7FFD0160BC02A18BFFFF51401A00512A2553B18046263751212020031D305700000000000000020080120042200105904766115E0834000000FF500DEFE80BDDFBFFBF094B5837FF842FFFFFFF0D2821FFFF403C0601D073FFFFACA088002C10EB521A0008016188E9A43401070123000000000000000040801004200008205609BF00FF80C9000007FA4027FFF40FFF57FFF7D491E05BFF5807FFFFFFE281D2FFFF200700017479FFFF965011;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = 2048'hD802F7FFFA8515950E41FFFFA42F7FFE7EBEEABFFE00000BFF01448DFFFFFEB500811CC83FFFFFBFFD7FFD07801E1617E11FF020000000089144995546024522B40800000028020192F7D400037FF0BFE0054FFFB700AAF491037FFF64E6BFFE7FBA82E0FFE04807F5042402BFFFFD50000E9E105FD7FFFFF47FFC0F841F4ACFEA5FF000000000254A9A84AEC0218514022200000007FC898FBEFC0005FFE817E807EFFFFA852AED4EC8BFFFD257FBFFFFFFA1543FBE1FFBFE8082B77FFFFEA104231CB8BF9FFEFFE93FFE0F840FA00FE50FF08000000022A05A1A000D11440400120000020001022ADF500006FFF155F400DFFFFF8255448722DFFFE82AFF7E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = 2048'h7FFFD0B87FFFC3FFF7802E8ADFFFFF4021129E3DFF8BFFCF281B4A0755CFEFBFE01FF100000000084AA56D000263810C00020200831525195FFFA00003FFF08FE801FFFFFB602ABB44C07FFFB2397FFF7FFFC0B85FDFD070BA808B05F7FFFFA0100B5E0FFF13FFC77D00100FFFFFFFFFF99FF00000000152902D0D8824E54505FE1012FC81000002B6FF400015FF811BF4027FFFECD1555A0A80EFFFE8B17FFE7FFEE1507FFFD81E018025C3FFFFFF9000099C0FFFFBFF6B96000007FFFFFFFFFE3FF200000000085546F0B769112505BD26020281001057FBFA400017FFD08DE802E7FFF740556F94527FFFD918BFFF7FFFE08C7FFFF28380001692FFFFFFD4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = 2048'h00025E0FFFABFFFD5AA0000FFFFFFFFFF3FFF12100000045029A1349248ABC054912020280852A23FFFF800017FFE05FF40D7DFFFDC82AB6CB4857FFF4CCFFFE7FFFF17A1FFFE805E0004641BFFFEFE40022DC1FFA6BFBFBD6000007FFFFFFFFF7FFF60A000000105521C687A2204104002202828084868FEFEA000157FFC10DF4004AFFFF56155B9280FFFFED0877FF7FFFBAC47FFFF107F02216803FFFFFF900911E1FE86187FECD28000FFFFFFFFFFFFFF48000000002804B8853841D7104002612028040E5637BF600002FFD505BE8039FFFFD844D5A86C83FFFFA2A7BFF3FFFF9A56FFFE802FF1D12C01FFFFBF400085E0A302B80DF6390000FFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = 2048'hFFFFF120000000485490F38513282101A7CA02828002AECFFFEC00025BFE802BF402757FFECA92AF12E0BFFFCCA61DFF5FFFF5C43FFFD502FEC7B0681FFFFEFE80A41C01000275FFBDC40007FFFFFFFFFFFFF080000000050254585848845D00152202028002E3DFFFF4000527FDE09BFA01DFFFFF852AABC8E417FFFE531FFF7FFFA0BA17DFFA01FDA18BC10FFFFF7B00025C011018A26EEB40000FFFFFFFFFFFFFF0400000001288A35833160AC0400002028201235D4FFFE54002DFFF006BF4003D7FFFF88ABD82E85FFFF2CAEFBF7FFFFAE85FFFF480BB60E9422BFFFFDE08213C00002126AFDF428007FFFFFFFFFFFFF00010000005710428C8E8C1A088;
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = 2048'h0A80020281A21FBFFED400056BB140D5FA0181BABF7422D7B5F01FFFFF11EAFF3FFFF97EAFBFF600FFA0182805FFFFE710009C00401492FF70F0400FFFFFFFFFFFFFF0000200000A8C8C865C103501E40002028200D39FBFFFA400035FDE1077FA0085FFFFDB057E80F86FFFFDD567BF5FFFFC1617FFFB017FE0071026FFFFE942007C802402109FAD520007FFFFFFFFFFFFF0010000000BF24AD4E8D88B20550102020281D09E3FFEF0400AA7F4822FFB000AF57FE0A2B48A3B0FFFFD40E2777FFFFCE27FFFFE407FA01418037FFFFC84045C00100C8D3FBFF0A00FFFFFFFFFFFFFF0800000000F8F198B3FA28398F59502020200CF9F3FFF82000B5FE900F7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = 2048'hFC006BAFFFDC012E407C27FFFED433EF5FFF979FDFFFE281DFD001912FFFFFF210803E80800011F5EAA9000FFFFFFFFFFFFFF0420000800FB527B474289DBCBDFE7E027E0585BC7FFA148006DFD2116DF200425A8FE2A87F847A0BDFFF8259DF3FFFBCFFFFF100007FD014D9937FFFF9000A1C6000042DFBFFFC100FFFFFFFFFFFFFF2A000400006CAF2E95BC78540FC0000020084EFFEFFEF4A0015AF5840B6F200012FFD7E02AF813E11FFFD6931E35FFFEFE03FFC03B05FE00268ADFFFFFCC0411C004A01160ABFFFEA07FFFFFFFFFFFFF54001100003EA5B5E98D03EC0F20B7F81FE85F7FC7FF5A2A052BFED0117FA0030AEADFB243F403B0DFFFEA28C57;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = 2048'h7FF7AEAE77FFE0FFFFD0007AF4DFFFFFA4109C0FD480000000000007FFFFFFFFFFFFF2AA00400003F5F6FA3745CFFFEAA310000204F7F9FFFF40002B5EB04277FA000229DBED816F917A03FFFFF94E3D7FFFFC2495FEF81F8FE802900FBFFFFFD8047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55400800001F55DDFC2CA81FFFFFF20000289F3F9FFFCA80012FF6A82AFFCA000546F3B485FA08F05FFFF62833F7FFFEE5F07FFFE81E070087C17FFFFBFC8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000002FFF7769FE6A7FFFFFF7FFFFEFCFBFBFFA24001477ED0041FF2000151B7DDA59FC00F88FFFFB8E4EB77FFFF2545FFFEA0F800055A03FFFFEF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = 2048'hE4001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFBBBA01BE800000000000001F003FFF57000217F5A82AFFD00012AEB5EF01BA006867FFFEC0AE716FFEE6F95FFFFC02E00007603FFFFEFC20008A81000015587EB44800000000000000000000000007FBFEEFB7F3FFFD5000880008FFFFFFDC1400057FDA8003BFA0000F2B7DD542BF04F817FFFBA42633FFFFAAAA7FF7E603FC7829C88FFFFF3E9450450004000137FDEFD00000000000000000000000000BFF77AB20AFFFFAC820000003FFFEFFFB78A000ABB5202AFF9000095497EB957E0A5C67FFFEC84E715FFFE1392FDFD90AFE0F62A005FFFFA518086290900015DDF6B570000000000;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = 2048'h7FA57C97FFFA1F7EE0109A7FFFFE91418D001C17B5FA84E180598007FC9FD57FE4FFF0000000000090820079E00BA09F23F902021A04008080002EF58004FAD7F01FEFFF4D55FA343A43FFFA003FFFFE7FDA673FFFFD0F0ED023E7EBFFFF4880A5009E0FF7FFFE6FFC3E7E0FFA1FCA0FC8FFF0000000000100265000148000002201008515120084800025FD2001FFFF8013FFF7DB55F5654887FFF7007FFFFE7FEA3307FFFA41C03808B0FFFFFFE04056001C0FFEBFFE7FFC3FFF87F97F60A7C23FF00000000004200001000004084010000026110000808000BEEA8004F477800FFFFBACAAFAB42483FFFD0017FFFE7FE55DABF7FD81380803C87FF7FFFA08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = 2048'h03801C0FFF7FFF3FFC3FFF8FF89E9F07D03FF000000000008A03827CB381D41FE3200001000000000002957A0012FBEFC013FFF7E755BB431AABFFFA803FFFFE7FEC3F05FFFD207C000420FFFFFFC40805401C3FFFBFFFFFFC3F3F47F97F20A9C11FF000000000022002408254000900000000504000000000017FD4800CFC57C00FFFFD8AAB1D9C4983FFFD400BFFFE7FED2D27FFFE905F0080D41FFFFFF00412201C3FFFBBFDFF743EDFC7F89F8A47D01FF000000000100A849024810000200000000500000000000AD4B4002BF3F7800FFFFF92555905B225FFFB901FBFFE7FF29B83FFFD40AFA1624807FFFFFF0101101CBE7FB3FEFE14BE1F0FF95F9EB1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = 2048'hF81FF000000000088141240014A01408200000000000000000057DCA0015BC4BA803FFFF752A5ED41405FFFCA00FFFFE7FF88AE1FFFE903FD4E8A807FFFFFE4000D01C313F8BFF3FA03F3F47F85FF601FC1FF00000000040229092094080020200000000000000000011AFA000AFF767A00BEFFFE8311ED39286FFFF503FFFFE7FFF0DC1FFFD40AFBC72754BFFFFFF0048A81F009FD7FD7FE8BFFF87F89FF06BF01FF0000000000040B02940150000204200000000000000002DFD50001BB97FE80A7FFFD14A57AC4C2BFFFED03CFFFE7FFB4689FFFE902FE428B20EFFFFBF5000481E014FFBFFF7F03FFF87F93FE0D1F91FF0000000010488200282A0000080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = 2048'h0000000000000000008F6FA000D7F777C006BBFD7810DF691D047FFF203BFFFE7FFB81C0FDFE401FBE067415FFFFFF0012601CC0AFF7FEF5FCBE7A0FF49F49C1F21FF00000000400208600480802800000028BAB52900101017BFC80053BBC5FD01A7FFFEC2557D74D07FFFD883FFFFE7FFC7C3FFFFFA807EB1122037FFFE7CC0C1A1D203FDFFF1DFC3E560FC01F03A3C80FF08000000023141F0035400004000000000000000100808D770000DFF20BE8055FFBF608AAE2A8205FFFE40DFFFE7FFFC5FFFFFF400FD2004A86DFFFF9C040141C000FFFFFBFF83F7407815F4149E80FF000000000044A803F401BFF45FFFFFE7FFFFFE0027989DFEE0001BFDC17;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hAAE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = 2048'h01220344654880000000A0A41110000000000000000000000000000000000660010A6B0ED540FF80280000237BA017FFE805FEEFFFF0E248D02FFF9013FFFFFF69540B7FFF902F8800D80FF7FF69104680090FFF79DFE4002000082800000000000000000000000000000000000000000000957BBEBFFFFB2000001EFA800BFFE817FF4FFFF41414E02BFFE14FFFFFFFC68150DFBFA80F6181721FFDFFE6042A801200AD5D57FFFFDFFFFFFFFFFFFFFDB6DB4000000000000000000000000000004AAB576DFFF7EA42000105FA001FFFD027FFABFFDE8AA9744FFFC82BFFFFFF7A3448BFFF002FF0501807FFFFEA8A07000D1FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = 2048'hFFFFF0000000000000000000000000000020553AB7FFFFB50000001FED000FBFE40FBEDFFF70E5024A17FFD227FFFFFF7D40E5FFFFE817EE354E13FFFFFD004180555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000297CFFFFFFBD41000022BEE002FFFD039FFBBFD72F4AA0015FFD03BFFFFFF74A3105FFFD205FA8DFC83FFFFFC0081400D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000030000100E0A0011228350F3E3E000000007FF2001FDFD007FFEAAFDE25516423FFF015FFFFFF7D07A2BFF7E807FE82EC027FFFB74281A0025DFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF000000000000000100900801C81;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = 2048'h2001502E1D3D1502000001AFE6005FFFA01FFFB7F6BF6A82520FFFE30AFFFFFF7EF9FFFFFFC007EAC1050A7FFFDF3104E0031F7FB6B48C0000000097FFFFFFFFFFFFF00000000000000000090408048900010E159F0F1A010000027F68003F97C023EFDF9BF7B4559113FFD016FFFFFF7EFDDFFFFFBA01F94074807FFFEF888050009C3ADBDFC40000000007FFFFFFFFFFFFF0000000000000001009048A20402101A03B16040C090000016FD4009FFF5057FFB77D4FD5B0488DFFF043BFFFFFF521F0FFE00004F6E03A84BFFFF3E81034009E5FB6B4670000000007FFFFFFFFFFFFF80000000000100000090081E823200118051C001080800003DD50007FBF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = 2048'hA027FFED6FF1FB4A8207FFFA817FFFFEFF28F11FFC1C01FDA048017FFFFAC20128003E5D6DEF61000000004FFFFFFFFFFFFFF00000000000000080090408184000C9218A1A20048480000ABFB400BECFC017FFF6B4D7B6D07409FFF4837FFFFF7FD57C5FFF83BBFEC01C20DFFFFCF50408003C27F6BAB98000000027FFFFFFFFFFFFF8000000002080400009000404002001080114310080800027FB00005FFFB01FFFDBBF55FB54A887FFEC40DFFFFEFFAB560FFFF0FFFFA00B58AFFFFF2A8206001C231FEFD44670000007FFFFFFFFFFFFF000000000000021040904804091204100451B1800848000137E60017D77C022FFF753D5DD49440BFFF500DFFFFE;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hBCC0180380CFE085FFFFF820FFFEFFFF7FB76F5ABFFFC1EC1FFFC40008A40B7FDFFD800004084AD60000542FFE00085AFA40000007FE0080C08081990183410000610181FFFBFFFF830882019060097FF440080A804BA187FFFFFC20FBBFFBEF7FFB5FBF7FFFF83FFFF80180CA8801FDFFF6000010001F3A400046FFF8047F0FFE800000BFF0002040C081E10101010204490081C040607080068300E0200CFFB8600C0B004F21067FFFFC20DFFEFFFF7FD6AF5FBFFFF407E80008000A4406FFFFFB402000008AA910015A5F802B54C37F500003BF80002040404F808181A1863408800440402191100E0101C01006BFF83004158057E105FFFFF000FFFFFBEF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h7FFF5FEFFFFFFF407F800000050803FEFFFB0100000235B84000B5FC05FEBFA0D7E4002DFA4800202040E8C08084A0D82A10C1724020161902160182601807FFE8100213C037C10DFFFFF820BFFFFFFFFDCF5F57FFFFF9004FFADC000A500EFDFFF0044000046F4A8801AFD03BD5E5003DFA01EBE40020402023E040408003E513104160202018090221008C2008047FF0080112402F430FFDFFE820B7FFFFFF7F995F65FFFFFE401FFF8E00150405FFFFF81500000139A040027E076EFF12A0177D0FFA02009090303C206040806CC5D01062E42010580703C180701004073FF00C01A2603FC20BFFBFE821FFFFFFFFFFE75FB9FFFFFAA02BEF4800166A16FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFF120000000AC750005F23F5FABE95005BFFFD8512A020810F0202060A170410C003E2410198C040F008060180608BFF00600AC2036C20DFFFFF0417FFFFFFF7F91EDC2BFFFFA001FFF4800088045FEFFC40004000137A2A00F0BFFAF3E440400A01E02844048943FB0302020A6602B0A20F200181E04000700C1F00803081FF80200E4201EC21FFBFF5061FFFFFFFFFEA3FDE1FEFFF54035FE920016901FFBFE90000000026A95003BFBDF7ED4AAA800005804288A9038FFFFFFB0303EA039A0332007FFFFFFFC088046100401A01FA8010044207D8216FFFFF001FFFFFFFF6E42FCF2FF0FFA815FFFD0002D204BFFF54A0000000157E201FFD7FDAEBE1100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000724182204A144818183011780010407C1C000000004018C0DFFFFFFF800FFFFFFFA8007D821FFFDFF042FFFFFFFFFF21DE7DFFC3EC006BFF54002B902DFFFFAC00000000755417FF6F7DF6D7488000017D245092217BFC1D1C3012FB101010780C0C0F822940004000016AFF000FF581C028103C841BF7FFB043FFFFFFFF7D4076FFFFF06A80DFBB900114200BFFDFF200000000AF407F929FFEA4B2900000001F0955848F779D141C381E991810004809041B1240001061200000000007FFFFFD6010FC802FFFFFD043FFFFFFFFFC82AD7F7FB800003B7B70002B402FFFFFF4000000006583F025FAFFFBF0220000000FC15055FFFF4E2C1C087E180829;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFF9000000001D00013FFA60000000000000000000000001D7000A8E8F8E9EFB6D2DFC1D2908EE89C06916E0000000000005AFFFFFFBE7F7EFFF7FFFFFFFFFEFF3DDA57FEC3451F46FFE00029000B7FFFFE4000800847240004FFE82000000000000000000A000007C01850F87C5DCED6EF7D44A5C7CD2C1E06203B68000406000089FFFBFFFCFDFCFFFFFFFFFFFFFFFF6A905FFEC5A006E5EAA80054401AFDFFFC80000025BAC0002DFFD8000000000000000000000000012078807C5C0CF2EADFA9C0AB9FC7FC0E0310F703400000010029FFFFFFFD7FBFFDFFFFFFFFFFFFFFB8EA2FFFC01A03B6EAE0002C8005FFBFFC40000290575000027F480000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h000000000205000000A83C04703EEB7F7965E0FF0FC4B5460302DD80200A01000198FFFFFF7DFB7EFDF7EFFFFFFFFFFFF724DFFBE04E01DFF5C00052204AFFFFFE80089802ABE0004D7FA0000000000000000000000A8000027C4458403E5F5FAFB0F55CCFE7DA1701804E892000010080A0FFDFFFFDFF7FFDFFFFDFFFFFFFFF62E1B7FFE3260171FC4004AA004BFEEFF900112000F6500012FF000000000000000000000001080008143034027E373F1FBAF06BE7E3FB87018043C5420001009092AFFFFFFDFBFCFBF7FFDFFFFFFFFF5A836FFFF38385D87DC000594005FFFFFF20400002AE840057FE00000000000000000000000A8000122834300E3F3FBC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h7ED071CFF7A3F54780C024C2920000802123FFFFDFF9FFBEFDFBFFFFFFFFFFFF2F44BFFFF9C9C30C0A9001B0000BFDFFFD02890000F5280015F8002000000000001000000020400004021E0017171F9C1BDD7BC9E3F1FDB280C02201E80000008805CFFFFFFFFFFE7DF7E7FFFFFFFFFF5D52FFFFF9E0E19F018000AD4095FFFFFA185000055D400097E0000000000000000001550000000002100A00133F0FC1DDCEBFFEB3F8FCD5C0E23561518000008522FFFFFFFBFF7CF9FBF7FFFFFDFFFF1A857FFFF8F07D3B800000A0000FFF7FF040000001B590012F004000000000000000080000000008000A0801141F9FA7CF7D3FF3F1F8FCD5606010A1B02A0080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h4007CFFFFFFFFBFEFCFBF7FF9FFFFFFF752AFFFFFC982F3780000152004BFDFFE1000200056E2000780C8000000000000000000000000004000510220F8F8C0FCFEEE7DB79E8586BA870184568020040808097FFFFFFDF7F7BFBFFEFFFBFBFEF3517BFEFFEEC1B2FF02012FC007FFFFFE000000000BB4001E17E00000000000000000000000000000000000D0A8FC80FC7FFF65BF8BC7E34A0381811580000804007DFFFFFEFFFBCFCFBF7EFFFFFFFFF40005EE8011DF13FFF8008000307FFFFFFFFC0540000FFFC00000000000000000000000000000000000000000000000000400160000000008FEFFFFF2100001F1143CFFFFFFFFFFFEFABFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h0C8C08067F0914001023080000001003FFFDFF3010FB043FEFFFF041FFFFFFFFFD117FF7FFFF11006FF9280054209FFFFFF000000000BE1D00035FFF4EA55000000003F4AFD3E5AF2E1E0E0D8C0A0C242C840A07F30588414012080000804001FFBFFFD0107D043FFFFF1047DFFFFFFFF284FFFFFF3FC740B57F200029803FFFFFF80000000040600002B7FDC75200000000007AA03F3D4F8D03004E0402042EA2021207C380805EA01F04010040103BFFFFF7B011F5043BFFDFA043FFFDFFFFFD09DFFBFFFFD3FD6FFD60005545FFF7FFE4000000008A090010FDE9DD0800000000003D5FE4FE000000006C0402044F8102131F81CAC64B3038A8AA2A95C07D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFF7FFF9009F5043F7DF7104BFFFFFFDB6202FFFFFFFFD07DFFFEE00099BDFFFDFFF80000000800240000FFFB4A5000000000000F5F03AD4787873FC20106065F290319FD81C0782E18CC0701C070504300C030181AF90411C30C204FFFFF7FFFD409EFFFF77FA41F4BE8C000C36B77F7FFEC0000002011920091FFEED500000000000007BE0EDA0103020F020306023F150123F1C0C0701548840100C03040410040100813F908208208104FFFFFFFFFE407E7FFFDFFD807A000000854D02FFFFFF4000001002620000EBFF67000000000000000909D6E01010373030B0303B3230127C0C0A1E0970F020180401000010060100813EA082082082057FFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hA82BBFFFFCFFA401F900208404005FEAFFD4000002046D110025FFDCC0000000000000000FFFFA80810181010F9907038380AFC0E06732331C020080200801808020180815EA00208208107FAFFFFFFFD40FEBFFFF1EA802EF40001048007FF7FFEA00001401422400177FFA80000000000000003FFFFE80808F8001038199018880D8C0617C1009260100802008C480C030080817EA08208208107FEFDFFFFF8027B3FFFF87640B5BE98000B500DFDEFFD400008810BE400065FFA800000000000000002FFFFC0080F0818091A1E1019480C07070FC18A862018040100D00804010080417EA08008208206FFFFFFFFF301FDDFFFBC350059FD790015A822FFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFE00142000054200006FFE0028000000000000007FFFD0041C0808081D381C0C443A06073F80835430080601807818060180C081BFC086002082077AFBFFBFF802F71FFBBF02802ABA90002A100FFFAFFA408000000BD00009BFC00040000000000000001FFFD004CC0C0C081D8C0E0E06C20703ED80C464100C020080301802008040437FE08008208105FFFFFFFFFC55ED1FFDFF90003BFFB20115405DFEFFF6810000008D400006FE000200000000000000000FFFA00F840404065F040E06870B038379C0615A08040100C0202C03008040C3FFA18618208305FFFDFBFF7807F4AFFEFFCE016ABF90002B100BFD9FFA0A5000020B010029F804A54000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hAAE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000007FFA0FF061E0E07FA062F06BF03038E50C023951C070380E0327E0390C060C5FEF1861861830BFEFFFFDFF823FF0FEF7FD38033FFE4002CC00BFFBFF8410000008694000BA03CD2800000000000000002FFBEADFDFDFDF9FBFFC706FFF381DF60A07C127FFFFFFFFFC95DFEFFFFFFFBFFF7FFFFFFFFFFFFFFF7FFF80FD41FAF3FE5F066FB6000522017FEFFE12004000104010016427BA0000000000000000000DFE018FCFDEDBDE7070F8EE32181FFB0707888B564A040000821002FFFFFFFFFBFFFFFBFFFFFFFFDFFEFB8AFFE67F7CFD87F5DFFE00028805FFDFFA0200800006800007A2FA10A0000000000000000003D017C5CF8DDFB87AF2AB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFC111C1BCB470F94CE0844220000400003FFF7FFFFEFAFFFFFFFFFFFFFBFFFFF81FD53FD7C7941FE6F6C80056202FF6FE8104000001360A01E8F8F4A40000000000000000000403F4747CEECDC78387FF81C0E7FADA3BF8254AF20800100020003FFDFFFFFFFEFFFFFFFFFFFEFDEFFFF28FFC6FABE1E80FFBFEE000290017FFEE14200800012C000F9DFF5650000000000000000000002D7E3C7C7E7FAA87C3FFE0C0EFE8553F8C8628292000080410000FFFFFFF7FF7FFFFFFFFFFFFFBF7DF783D553FE9F0A207ABEFC00454400FFFF77D000000124A807F8FFFF00000000000000000000000FFF4683668EA42D14EB9C0C0FFF2AEBB0C12495308000C02000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h01FFD7FFFFDFFFFFFFFFFFFFFFFFFFFFD5FF8EBCCF81401F0018000A90097FFFFFA000000049A45FC3DFFD25000000000000000000001FFFE3E2C1277DBC3FB65E060DC5B6DE40620103C92000401000007FFFBBFFFFFFFEFFFFFFFFF7DFBEFBA1D533FE47E48015C00000150C02FFFFFE800000001743FC0C7FF5800000000000000000000004FFF22380E3B65697FE0A0637238A73E0611048B0800020000000BFFFFFFFDFFF7FFFFFFFFFFFFFFFFF1CFE84FE43F2001D7000000AD057FFBFFBC80000004A17A003DFFA5400000000000000000000031FF92001F3F3BE7BCB4603FF8AEB03B0301885D88040400800027DFFFFFFFE7F7FFFFFFFFFFFBFFDFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hDFB55DFF01FB8025FE00401E97FFFDFFFF24000000186C00057FF480000000000000000000400177F18001F1FB4BF31F1D03FB83570CD0388956B40000300000005FFFFFFFBF7FBEFDFFFFFFFFFFFFFF1FC63BFF0070E031BFC0081D4ABEFFBFFF080000004140000BFFE1290000000000000000008000EEB3A071B9FBDFFDA7371F83956E1B50380C22E80020100000011EFFFDFFFE7F7F7FFBFFFFFFFFFF7BBF344DFF043A786AF7B0030256C5FDFFFE0000000000000006FEF41000000000000000000020003BD88030D1F97A7EED87BF81C1381C5A38044A5C00000804000027FEFFFFFEFDFEFFFFFFFFFFFFFFFFFCE52FFF82483E33776400060000FF7F;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 .lut_mask = 16'h0302;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'hBF374000FFFE1BC4FEFCD7F81FE0C8A02478FFB87DDF3FFA8FFFF49DEE4090087F5D7DFFEFFFD58500000FBFFFFF9FFFFFFFE510080539FFFFEE01E50BFFFCBB7BFFC09790B708C1740F3CFFE5B000DD7FFA00008FFDD602BE7A65E08FCA29C1AC0C7E0E32D6A35AFEBDFFAF56A860072B7FDFFFFFFFAA500000A8ABFFFFDFFEFFFAFFA002073BFFFFFA07D027EDBF16FFBFFDA8E77ED1E08286ABFFFA4C0098FED4C40403FD6701FFFFDAA67FE2D5DC090C104349BF9FFC69FD7F6BFC8A800896BAFF7FDFFFEA8140001AFFFFFFFFFEFFF7FFA8000E247FFFF0BA2243F8E9A79DFFF6F2875D0001A003A7FFFCA00437FFFE64F000FFBB4ACFFFF00CFFF55A82;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h8D840F1087F64551AFFDCC75EE109D137DAFDEBFFFFFD532000046B5FFFFFBFFFFD2FF90001649FFFF8FFF39FFFFF01DEACFCC410DE88001888FCFFF7F40069FFFA3FC1A203FF620E8FFBC35FFE928B0C460FF5F61D0C8D798F7DF66788560019775EFFFFFFFEAC80000285EFFFFFDFFFE3FFFC8100E4BFFF800007656E6508A5D0F51627BC99C007E7D9FFFFF883967FFEC7F00000FFFC0C06FFF47FF9E0C781F90AF1F9EF64C62FFFFEEB75F8085445B5EFBFFFFFFFA6D000145F7FFFFFEBDFB6FFFA0400732BFEE770D05FF9C5837DBF9EC84F7F7042339087FFFEF2023896FDFFFC0A023FF9F503FFECFFE21C491BC00803FF38C081974FCDEFFC6C33801;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'hB4EBF6FFFFFFDE920000292B7FFFFFFEFFFFFFC8040E507FFFFB0849DF11085BBE6ED861FEE0076E00E6FFFF1D0067210F7E3FF40808FE03E0CFFFFFFCC8478B7A240097C1461819EBDF6E8F75F082903FDEEFFF7FFFFD36000048D5FFFFFFEAFFFFFFB0140E5F1FFDFF39A2FEFC0047D39D1CA5F790F8ED048BFFFFC601DE038FECDFF90402FC42C17BEDFFF9506F50F54921C000C0000CEB5BDF6FFBDA6945555BB7F5EFFFEFC900001452FFFFFFFCFFFFFF9802961F7FFFFBA592FD7F8033D19B0A0F6C313ED10347FFFC040361A5BF0EF7FEC000388873B2EFFFF1C53C5B04118083E2A80070FBBEDC17F3F6CC3AAFEDF7EF7FFFFD4D0000159DFFFFFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'hFFFFBFC30500E1DFFFFE17E5FF98010FFA74831EF8637FF6008FFFFC6684B02012E038FF8062030055B1FDFFE0A23696CA398803E7A823B014ABD9FFFBFFEAD55DBB75FFF7EFFFF2400002227FFFFFFEFFFFFFD8085C769FFEFE85FFEBE00103FF594F3D71572FC0118FFFF76E09C08C23250B3F64000FC135EFFFFFE8EBA7BC6F07AC3BF7F207600FFF4BEEDFFFF77D777EF7E9AFFBFD8500000445FFFFFFFEFFFDFFC302E01A5FFF7E20FFD3A00046FF319A6EA3054FF1737FFFE3344617C6C000A68FE00000A200C7DFFFE9F130871567C42205FC03808C8D9D277FFFBD713DAF7DEEFFDFFEB94000013AFFFFFFFEFFFFFFF001FBA389FFFFCC3FFFE92007;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h94FFFD2DA11078860D3BDEFFFAA0310B7ADFFFFFEDFF520000ADBFFFBFFFFFFFFFFCFFFD2007F1FFBF8805FB0017DE7FFBFFF1871B5150EDE61FD0D55FEF5FFD01FF4C1B73FFF206842FAE91C0387FDDA63AB8539012E3CEC7D5FDFFF5500455AF7FFFFFFAEEA80001497FFFFFFFFFFFFFFA8BEC4043EFFFFFB403F50003ECFFF5FFFDE7728123DD9455225DD6DDC77C047FFD60FE1FBB94005D3F28701EDAEFC9CB4D4E9C09C0400DD8BDFFBD503309FFEFFFFFFDFB4A400426BFFFEBFFFFFEFFFE77F50011BFFFFFE005FE00813FFFFFFFFE2847008367296FC2FF73D9D7D8000F708C7E9BFC1FE811ACF3FE2F2FC64CF5AF2F9486AEC3D6737BF7ED505453;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'hF5BFFFFFFFFEB88001527FFFFFFFFFFF7FFA95FE401BFFBFFFA40BFD0043FFFEFFFFFFC9E9E19E82618F00B3E179F1680A036C094A25FFBD9FA7C867E110DF11C43D64537F5702CFDF5C5FDFDAA020ADAFEFFFFFFFEFA220002DBFFFFCFFFFFFFFF497F9007154DFFFD005F782023E4AFFBBFF765E593DF0C2247593C821D8C001A0613E60C7FFFE8B5F274C10207E1FF5DF7F09BD748E19773F7D6EFEA84402FF7FFFFFFFDDC88800955FFFF7BFFFFEFFDFEFFEA1346A6FFFEC02FA8252FFF3FFD7FCFEB43E3E600808B50F38440E9200100063D8405FEF087A27AFF882FC23E0F795C2069C5BCC25DFBFB7D2A871356BDFFFFFFFFBF440000B5FFFFFDFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'hFFFFFFFF83783A5FFFD0027F809BFF3FFFDEF9FE4B383DA2301760837F991E06081001E3F6284FFEC430A04FD115F2B3CEFDEF27784F2AA9BF1FEABEFD5844655FBFFFFFFFDF611000237FFFFFBFFFFEFFFFFAFE022F48BFFFF202F93A0DFFFFFFD5F07CF0219BCC0E026C09BEF47800799083FFFD88E8FE79D109BFE2D7D48062FC7B05EA6F62A2FDADBEADBA90100AFF7FFFFFFFFDD120000ADFFFFFEFFFFFFFF7FD78C00AC46FFFD003FDC0AFFFFFFFFFC8DA37C53D00B62722F5FC3CE900D44000FFFE7ACCFB7FB063E67DBD86A9E0BB1A4835B661A1DFFF3FEEE568488575FFFDFFFFFFE88A000537FFFFF3FFFEFFFFF521000730B7FFEE057F4BFDFB7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'hFFBBD1B4D886A642023A00E7FE4E0202BF4000BFFFBCB78EFDF377F903FE982C22B8A60AFF29EDEFDFBFFF77F31424169FBF7FFFDFFDEA00800AD3FFFFFFFFFFFFFFFD00200CF4EFFFFA017D29BFD583F7FFF7598B0474840440064FFFF140006FD0102FFF66A3E5FFC0C7FEA97CA86009FCFBD4645546EFFB39DFDFEE40580976BFFFFFEDFFF49500014DFFFFFEFFFFFFF7FC00640DA4FFFFEA055DF3FFFBE6CFBFC5B10C6640040030093FF501C00D67A09003FFDC69FBE73199C405B51418077E3EF1F7E41D22EBEEF37F78942122BDDF77FFDFFF6A204002B36FFFFF7FFFFFFFF8602205A3FFFFFA016BD37FE73FD5BF3B6B88FB00100044483FFBF0004F;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'hFF6A488F0A3F1DFD94FFFF8BF6008E466000D003F0009063A15FFFFFFBE8382CB30D07B485F02100FB4776FD6EF7FFFFFFAB56F6AD6FFFA6200000506FFFFFFEFFFFFFC10FF1F44FFFFF91FFC5B0E0C3BDB6A33D9919CE60B1FFFF9FBD80648CE00ADE50FA0000131003FF7FB7FA7862BD9C3B8040242800E7BEFEBFBAFFFB7F7FDEFCEDEFFEF7F4800000153FFFFFFEFFFFFFFC3EF274BDFFFF2F7FF600001D7B30C0F53170CE2ACBFF6E5E9E11802A2B5C39FC3C04000621E2FF7FFFB83B3DC1691E1821F8A003B4856EEFFFFFFB7FBFB7ADBD57FFDFF50000000A6EFFFFFEFFFFFFC85E50BFD3FF7F57FFBF00A007F6F0888683647E838FFFFAF43850040A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h25E67BF90E78000007E03BF7FF707F4FFBE0C07E0DF8F802A80B1D8D9DFFFBFFFF5EBEEF6E7FF7FC40000000913FFFFE7FFFBFE20178B755FFFF0FFBAC045007ED0733C3065CDA0B1FF7D5FE308300166053FFDC53FC00080FFA48FDFF722F6FFB7F20F204FA3F832A2672F192FF7FDFDBDBD5F57FDFFBEE280000026EDFFFFEFFFFFFE00A327FF7FFFEFFB4A60942B994966CDA2FD6079CBFFFE7F9821598B31009BEBE50F8C0000FFF005FFFFE8FC7310610FB04083F00C823D759E7FFFBD7FFFFFB69CFEFFEFA80000000B6BFFFFEFFFFFF80807ABFA9FFBF1FFF83871C7EE4A88EF435877FF8FFFFC76184180E201116FECFB073300003FFC10FBD9FDFC7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h043E63D0D51C1E0044232DF7EFFFF7F7EBAFABEF5F7D75BD110000002ADFFFFEFFFFFEE8053A5FF3FFFE7F9FCBC1543ECC21DF404D91FF31FFFF4FCC0A5C618421627B7F9E469E01003FE403FC93FFA70DD3ABC216049C14024EF2B977FFFFDCFEFBFEB75ABD7F6A400000012565FFFEFFFFBFED009F3FFFFFFD1E1FC794B59DA4462339CBC45F67FFFF3704008B506000238FF821939D80400FF90DBDB5FF0541E9DD5486027F0C010C703F532FFFFFAF7FAB62AD56BFFE4000000095DAFFFEFFFCFFF001342DF2FFBCFEBC2F20D56B5305440325C3EB47BFFE3E6049870870024F9FF8137EFF001007FE49DE0F7D27C1FE3B0627035EA70198B53C5AFFFFFD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'hFCB7FFF54FAB6FA9300000004327FFFEFFF13FE8826D3DEBFFA0FFA0774937FC242FE4A002F5579FDFF3F861A60903060B23F93C509E7F000001FF825BC5EE17E9FF2A201E00C03DC05165DFEDC7FFFFDB6BFFEABAAA5FF949000000AADAFFFEFFE0FFF1013F0FF5FC2F79F837747FC8AF6B221021F3F6BFFFE7F10229D8C000000AFA064A6F7E8000117FF4E37CB93CF9E6A1D93F00880F80083F0785FDFFFFEEB7FFF52FC3AFE824400000052DBFFE7FFFFFEC00AD2AF1FFFCF9A26FBFFF911CD4666018D0FCFFFF8FC10199202100C000360F81039A8600083FE103FC367171E1A59CE88482800204FF03A497FFFDF9F77FDED7C5AFF420200000128A5FFE;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h7FFFFFFF328888007FFFFBFFFFED5552FFCB7FFFFFDFE57FFF50BFB40009800B3D1B77F7F9F7FE99D896D701D49CFBF40F1553FD57B550FBE7BA388FEEE72C491B9894E175C380000012A7BFFF452867FFEFFFFFED21100077FFFFFFFFFBAD56FFD7FFFFF69FC5FEFFC01FDC000620788FFF07CFEDF2F92740456403E3223FFC0BFFF1EE275D177EE600CE0C1BF08124B243D9074C60E00000005AFFF6A08892FDFFFFFE72AA84003BFFFDFFFFFFF6AAFFABBFC3FD5FE3BF7F204FF4000908C7FBB9DFBFFAFBD2400F117E07AF401F6C27FFECF57FFA2ED78CFC2F1E62B8D0D7C22F011B086030201005157FFFA00E49FEFFFFFFA95550000FFFFEFFFFFFAAAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'hFFEBFF01FD1FE17FDF801FDC000341C6DF757F6FFCBF5DD24FCC7A01A7A085FDABEFE77F3DDD0FF6A1EB17DF818BB007E75FD8643E500E002008AAFFFAEA4285FFF7FFFEFBAA82000BFFFFBFFFFFF5ADFFD3FE01FD5FC3BFFFA82FF4400C4B6FFFF1FCFFFFED919B37C1717310F449FA8A44EEF29E4BDFF9E7F78EFFC500CC59AFD571F8463007001012ABFFFF801829FEFFFFFFBE55280007FFFF7FFFFFFF7AFFD93C009F1DE4FFFF800FFC00430CFEFF27F8FDFDFCB35A7DE13FFF2142FE5027196F7FFB602FFBFFFD5C1A80847393BF7A9383C054E1C040895AFFE5601585FFFFFFFE7DAA8400037FFF9FFFFFFAD6FFEDF740978FF0BFFFD007F60000A1EF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'hEFD3F61FFE7F4E085B6693C40A463FC542140FF7F70607E3E7FFD7899D0770A66F9FEAC640F1B8204104CAFFFEA00240FFFFFFFFFED54200017FFFFFFFFFFEB5FFF1FFFA0B57E4DFFFA217FA000EAFBD7FEFE78FFF7D9C11EA138BEBFA82F0CC2D091385F7843F60CFFF4C338143BA21FF39FE1246C3183860A93AFFEB603A0BFFFFFFFFFB554800009FFFEFFFFFFFAAFFE3FFE1012FD0BFFF0817F60000CDF7FFCDDAE5FFFB21A7BA060889E105F1614CFF8001FCD57F025FBFF8637344BF487AF856D38787380E6A116AFFFD402436FFFFFFFFF6AAA0000127FFFFFFFFFFDFFFA3DFFC804EF0FFFFC03EE00887FFFAFF1FBC7DFFEABDCFDF628E0BF821B490;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'h2F790049E3F7FE10F7FF54CC3DC129B39B3BE842341B2003915DDAFFF6B0131B7FFFFFFFDB5550000053FFFFFFFFFFEAFF00BFE84007D25FFF01EA00DC875EF3FFFE7B8E1FF7881F9842292BFEA0F78D21FF613E71FFE4B9C5C0050C1F0813E8875FF0183CBD1B31EAA52DFFFB50298DBFFF7FFFF5AA540002ABFFFFFFFFFFD5FEF5CFFA0207F4BFF83FF40003420595FFFF7B11EEBA067B801C28968FE2FFF62C7F008E3BFF3C4B023FE4B365A0BD7E616B6FA0503E57DC7ADDF5FFFAA8122BFFFEFFFFFA6BA8000112BFFFBFFFFFFEEBF23FF00007E4FFC0005FF04028F8C3FDFDD621ED6574F7C20F8003FDD3F7F890FF155177F7E807003E9AE7E8653FDF;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00A01549EE0102840004011000000000208C0020000081820000440467FFE7FFD0C62DF0D9E2EBEA13801821C23942087BBFFD4EFA0FFFFF4002FFC00000A03FFFFFF500080000224BDA000000000F801700002555A44092000000200004110811802604004046882000A80253FFFFBE7F211F1EA03F59F089C03838CC28CE3873FFFFFFEC37FFFDA0077E080004005FFBFFEC01000000494B3140000000900F81DEC5C87B45800090003420C8000020008045900000F020204409C102FFFFF80EC5EC0FC13FB47C21C038318E3B86087BFFFFCEF06FFFFD4037E8000005023FDFFFD00440000009D043B800000C8FD4B5B5BFB294A3810300020C4510000184;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h2989C84050263008080C02A001F9FF781EA87A17C00FFABE44680801CA71873C7BFFFF66D02FFFF7803F40048002005FFFFFC00200800055402D4E0000A03C2200DB554D0BE2A78000003600200001229002250801C2101002B00CD204FFFF9FFEC3347650AFFD5F13740C718E6186203FFFFF39FFF7FFFC01F801A60005201FFFFFC00000000006E1347EC01803A01FD42DABB54551C00008001000408604200410008420F800082C0C00001F7FFE8FB1AC8FD87C0FFAAFD018187304511F705FFFFF423FFFFFA03FFFFF54002A403FFFFF000000000033B849DF8C4030002801F2FEEAFFE008000A0017101104969A41AAA2325210000910020A204FFFFE7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hC07E05E02D2AFEABECB90C6398728E344FFFFE83E7FFA016FFEDFFEC0044505FBFF408000100000D32120400004801015A248117D002018200400C1420804022020109C0FA0A0402010120420EBFAFFBC0FA86E00A15FF77F01C784194B284115FFFFE88F07FFF0000A6FE08002A047FFFF3A20000000026D12005400022945416DFFF824020015200000A8E1C0225C238000800850402080000CA05023FFFFEF3AD1EF007AF7FABFC1E1CC61C4388716FFFFF1BEC5FF7ED000BDFEA000A015FFFFF50000000049342837F0D40080002DB67FFF40002A0F300000E86000905004100E0140403068003002901847FBFFE7EC6BC3C03F5FFDD7C2E1CE30CE30C51;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h7FFFFE93F1BFF7FA808EFFB80004827FFFFF600000000106B807F8ABC09042096DAFFF04C0317850B004038001000568000000602380898080425232087FFFF43F01F01E04FDEFEBFD0C18E610C100517FFFFF13A77FFFFB402DFFA8008904FFFFFF440000000014E05C000D51229451DB6FE000054C6AE00081460000104B1000002E0A414178804018048001FFFFF8FF03F00F08FFFFF6BC0F198B20E21C717FFFFC0BFABFFFEB0017FF58000002FFFFFF08000400004307C00002D400400A75D40100702B3908B0402011000001C000002A21018280000104094000FFFDFF5F86F005857FEFFB7F5411E738671C537FFFFA075B7FFFFE001AFD5800981FFF;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h7FFFEA77A6FFFFF280FFFAC0015002FEDFC800000000097650002D86F3F400942945400F80A80D09101023E0404301C0D22A404544020022900C070181E0099F00600600400CBD010430821043BEFAEF7FFEC51E0FFFFF8C00D7FFC800A405FFFFE41800000022568803F6A317D6A049522800F82D014C0808103A20202A4143F40340406110C00200141F00C5200E1F803003002004BF010420841043EF38E77FFFC7E2D7FFFFF0017FEC000154037FFD025000200008B2100FBE94FC39A0148440034000A006020819F830202D896D420E6069064A00140813610074100E1DC01801003006BB0104218410419EF9E77FFF61B92BFFFFC800AFFCA002AA01FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hFEFDD000000004D9407FB4C6AFBE00025200BC00A254168A0C1AF7EFEFCA8A703084A03A0A808034041FFFFFFFF8122DFFFFFFFFD003F9810FFFFF9047DD7F7F7FFFE2DBD7FFFFE509FFE980015002FFFFFD10400000A96A0BFD0907FEDFB401200FC0020885062205700000001783B00944307457E5000000103F23883C613E70060080680374811C618F9047BF71E77FFFD0A7FFFFFFA802DFEB8002AC03FFFFF6A000000001D83E8012BB7DF7EB40017A0400000003060EC1016882C11210104513B08C4A500201000400200340F7FED700F4AC01F0814FFFFF9043EEFFEF7FFAD2D7DFFFFF60017FE9A0015C07FFFFFD500080001561F0004A5D5FFFFD00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h05B29008012803067E44A8CA0B99041041251C100BA2000000800108000780DFFD5F80702402F8827FFFFE808FBFF9F7FFFFE0FBFFFFFF9401BFD58002A133FFFDFEA00000008010040022362FFCFFE6FE10000000028387822651A5488D040841813C0028901803014044400C17007FFFA9C0360203E882BFFFFF11CFDEFFFF7FFD95E97FFFFF60037FEB2011593FFDFFFA2000800030010000A4EFBDFEDFF6F0000000000003EB03AA86F4AC14A4081327842401806480848020000230807DFFF5E03D4303E882BFFFEF2087BFFDEF7FFF9DDAAFFFFFA80AFFEB0002D5FFFF77EC40000000000D000015FAFFFFF40380000000000007E9018352000701AC04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h814204261800960008401000004840BEFFABF03E4101F082FFFFF920975F6BFF7FFF4EF47FE1FF60077FF340034CA0FDFFFF80000004047A100129FB6FEFC00EC80000000000FDF181C0000007114606890202022104425040200208503060FFFFF8F00F4185F0817FFFFE209FFEFFEF7F7CCBBABFFC1F900AFFFA1008D009FFFFFA400000285B91400012EBFFF7003764000000000FF0C0818F8FFFF002C20300060343033A1104808540A8A820307EFB7FEFFF8087C0877FFFFE20AF5FFBF77FFF7FE9DFFE000006BBD600024002FEFFF680000100257620002A36FFF0056FD900000000FFC0808081810780025303202101610000000001187C030CC0117F;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFF0FFE4080C028010052123FEBFFFFFFFD277F63EEBD37BE0002C00D0C2149030AFFFFFDE07FFFC1FFFFFED8002213FFFFFF814000000000000000001540000000042204400080009828000A0172A021C87FFF25502101010100087FFFFFBC7F08A95B9B75F8D015E00160020CE62ACFB6BFFE3DFF7FFC044035FDD800290D7FFFFFF400000000000000001500000000009201400000008000000420028C0834E01FFFB4300000802010571FFFFE3FFFC6347CEE83EFA0012800780E2C67092B417FFDDFFFFF2000005FFED8001027FFFFFF220008000000010004A00000000001202815200005054468410028101A71001FFF4C00100000800109FFFFFF7FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h1FE3755BF951FF8006C0018069C4218C3CAFFFE7E3FFFFFEA407AFEB8000907FFFFFF60000000000000005800000000000002410020400000A0942404A080B7F0005FFE00080000C4B142C6EBFFFFC7F8BDE6F1D0F86EFE001500088718C390C1A37FFF9CB15FFFF900AFFF5A00821FFB7FFF340008000000000500000000000000492CA813C000420C2C82148F007460491FFF40000001100800A02FFFFFD0FFC3103D41EF3EB6800480061109C2108FE5FFFF37D07FF7DD0055FF9800587FFFFFFFDA0000000000018000000000000000200207E00000008044500820803D7401BFFE830000008804C4085FFFFFA8FFC3FA5FC735E104E003E002061ACE11C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h7C7FFFEAFE0BFFFF6005FFE920037BFFF7FFF5000080020002800000000000000000883D400240000A090048A80407E88001FFC00021000021A00807FFF7C7FFF83D57DB787EAC36800A0068478E6B0E7F5FFFE5FD0FFF7ED0155FEB0000CBEFFBFFF540000000500000000000000000000113E000130000004064C00000065300003F3018000028001005A1FBFFE1FC2FF0FE2BE1BBD806A00780326B1D2144AFFFFFF77A17FEFF6005FFE90012D0B7EDFFE4800000028000000000000000000040F0001E01280000104220100000A18002090804000004042800D0EFFFEF3C1FA0FC4FA389E801F000C01061588AA2FFFFFFE3DB0BFFFDC00ABFE9006C00DF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFFF64000000A035400000000000000502A001DA10524000208050020000008000004F948040000100290181FEFFA9F67CCBF2F6EC4BE0054006030A615815877FFFFC77C1FFFFF201FFE5A0021006FF7FFE40000002176C0800000000000000740078A8A0010200090014004000A800043940003000019500029401FFFFE07F83F83D83FA17FA81E003028E528D180477FFFAAF437FEFCC012BFD60B82015FDFFFDD0000160C2D5B04000000000082E003201350C2140800844080802008084084101C01810000800080019FFFFD1FE0DB41F062C15FC00E0070384728C63C67FFFF9BAA1FFFFF800FFFD06405046FEFFFE80000400087B6B0000000000034;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'hBFFDE4000200023C100818000F0005415AE0401008001C50D9000009240A20800004010820D6400004001408057FFFFFE3FF3C02E0DFFFFDAE4F31CFB8C71C717FFFDA17EAFFFFF600B7FD580025FFFFAFF74800080000A001628200A5822814310405D40046B530686001A3420000208001971296502030000402B23073FFFFC1FE1E00F5AFFFFEFFAE7FEE39E71C737FFFE7474FFFEFD4002DFEB2009CFEAFFFFFD0000200040000080400120442A0E1005BA8000A14A8580001290281201000020E8440202010010207011617FFEB81F80700797FFFFFAF2E71CEFBE73CF37FFFFB6BDABFFFFA0037FD10005FE93F5FFD40000000002B20A4018001212816;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h08022EFE5011463400000055E1E00444000005C60500100840210400880FFFFFC29003C43EAFFFFFEFDE77DE39E30C83FFFFFC4E257FFFE9401BFDD800E0445FFFEFE00000009AE570400440008886C000EE9455A0015618811402A8B0500010000402000540081E0000A2006017FFF7FE5E01E03FDFFFFFFF5FF3DEF5CD3CE37FFFF2AFEAFFFFEC0057FA00048411BFEBFFA8000002654EE92000A80026380016000D6689002840C02540526010008000004038A014007E02021C403E63FEFCFF2E00F00FBFFFFFFFFE779F7BC73CE37FFFF41FBFFFFFFC809BFBE00830957F5FFD10000090000DE24800110008000000FED9D17050204009C183830704002E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h0C108FFD12080F400107F0603E0E3FBAB8030030030DFFDE031C630C20EF3CE3FFFFF02E7FFFFFBA006BFA40882A02FFEFF75400820004AA8880004D50040217AAD4423F4804116120C08101011E014604405F0551410D00000240203802105FB80180180182FFC202004108218F38E3FFEF681D7FFFFFFA003FF0040050997FBFFFC8020000021DD5200425497F8DD8018AA9527400F8246040808103D80042042816030005CB0180842011CC01E06FC400800800C17F420218420821AE38E3FFFFD4574FFD7F8000FF0000002002BFEFFB3400000010ABA280000AFFFC1AB574500028A806B0206040C08087882003040042022C8421800024301E0201C02F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h420060060060BF8102104208414E38E77FFFE09EBBFF00003DF8002000D10AFFBFFFC0122000253A940000BF00C005A892A0014500B81212A06040C0F88A680100412102526440404120181C0306401F810030030030B60102104218214E39E77FFDF85B56FFF01FFD8000400422057FFFFF0200000040AF4840000A87E0031EA91000280FE0589430206047C0941A810800210136014000640808660188201E8180180180103F010210821041AC1BE77FFFAA1D4BFFFF807FFFBEE000AD05FF7FF5100000002453240001A03A2B036144A80A80700008181030207840D60F80940E0080201880200008068300F0107E80C00C0080083F010600821042DF3DC3;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 .lut_mask = 16'h88A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'hFFFFFE3BAE012AFEBEE31440000001297FFFFF6F40B05DE4FFA9F23FFB6003ED82FE4804AADDF3FF3037A910010011F5FF71FFF940D500A07003FF100053842207EAB4020AEEC2CB3C0129A2018F4067D1FFFFFF6C0495BDF504A100000000EA7FFFCFFFA0B91F9AFCF7BF1FFE8100F073EA1C40F7249CFC10113205000013E9F9307FF347E001018000FCBC0055E44003F8FDC54BFD4ADCD4064582019B40FEF7FFFFFFFF022AFF5FFD8080000000AB7FFE3FFDC0782BFCFEBD8EFD7101F8009760068A1BFB675031341E8000007FA7B9C19FFEDFC42202040038FE0005FF0000F85FFE69ED32ABE0022434007E81081F7BFFFBB780957FEAA5D00800000036;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'hFFFA5FFF20984EACFD01BBFDFE41FE0013B417F1BDE28E6080D17FC800012E0FDDC0C7FF96040D0200000BFFA0042F8040BE47F029C308E7AB0215BF281800EF6CFFDFFF27852F7FFFFC3541000000557FFCFFFF60B0FDD0FE0BFBFDF941FF00064002503B1DBD0181C0FF4100027C3E0FF1C7FFF35E60000C2601FEE8000B85542DBBF010C018AE9B9507FEA6040209F9FFFFFBAF005EFFB56F6E000000000177FFFFFEA0C04AB8FE3BFFFDF201FF0007020728EFEF2B041503F9600008F87C1FFE83FFF805B068082020FFEC0054054603E1FC22503BFA64C703D6E401DD801EA9BBFFB749BB77FFBB558000000001FFFFFFFFC02037DFFE53BBFBC163FF10;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h450180E9EF78EC0C6E17FD8C002BE1DFFFFFE05FF81D51C2002060FF660004010380F8317EF27B28273C0198980052F0AEEEFFFFFF0055BDBDDFAE80000000037FFFFFFED1C05F3FFCFBFFFF8223FF12208848EFFFFCF870BC1FFBA8004FD7FFFABFF027F616FBF4810181B97FE000002400BE80479A7527AAFA01110D00260027BF7BDEF6E8EA7FEF755A41010000017FFFFFFFA0004E1CFDD1FFFB8023FE0A893023DF7FE3680176DFFFE0005F2DFFF40FFC0CFFB4D2B1E0060EFA13E0002010003F00010020A278F9C1046FD008A187F8CDFFFC181FDFBFFB74A000000001FFFFFFFF81107531FD6FFF72C1D2FC06C490CF85FFE7618083FFFF80023F1EEF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'h7803BF033FA9665FF80A092020FC000800513C002604D0A413E3B1C17FB10403CEDBEDFDEE54557FCFBFD280000000017FFFFFFEC000615BFDD7FFC58D42FC000083F54D77D7C00B61DFDF8002FF7FD1BE008FC3CFDA4B64DC007E82001B80120183F8401108E08E571169C0AF1040F9DB1F4FFFBE082FBDFFFB625440000021FFFFFFFFA02387E5F56BFF9889447805808486407B3A0827D2D7FE0019F6FF314F8003FFF3FC1FCF7F00052FCB6F80048103F000101EC09F4C0BEB80E631406FFE3F67FFFD546577F7FFDC90100000057FFFFFFF800BFFDBFF97FFA185C5300400CD0423E605004C0BFFEC0021E7FE7E23E001FFFCFF90849BE0DC3FA2966000;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'hE7000FFC1400036297FD0047FFFFFFF9E0200006000000004002A0117A10CC02FF548DDFB7AA1EBE9D7FDFFDEAEA0001FFFFED05FD505F9E00F300148020003A08604C6046085CFC00010028FE7F7664EFE03FD1B8004EF61FFF5044FFFEFFF40F200013000400000717C16B68AD080ED7002BFFF72A43D7EA2FFAAD575E2D01FFFFFE05FB806F7E31C202BC0010000393BDBFF03608003C000000060FDDFC8C6FB3EFD400000EC2DFFFC48C1FFFFFC43FC010048000000001FA43AFA628780418880CDFD7C200BD5DDFFFFBFA9500017FFFF8A9FEA05FFFE180046C0064001111372BF83C63063E000C00040AF9E0811FDFFF9B200051410FFFF0371FFFFF80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h7FB008803000000001FF43109899C10449FDE1BF3700106BF757F957D78AB000FFFFFE25FA917FFEE30A7A9800FD00000EAC67FC40860028003600001041A601F3FFFE9C00005FC70F07FC028FFFFFCBBFB002101C00000000FF09E560674A0019FF281F8690083EBBFDFFFABB545401FFFFD6A5FD406B5FE205D780007F0000058809DE97B4000020F644100D88E00011FE703C20418D1F1F03FF807FFFF8EF9FB000962300000001FE0130989D20A80DFFC8060E800007AEB67E5FEDFA2E017FFF7A15FB03A63FE6A30020001FE00002A14456FFF7000003FE008002D9F1000E3FD0CC0004A3DAFF80FFE006DBF2BE300000340880000001F88260BBBCA030;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h076BB003858020017BEDDBF55EACD555FFFFD425FE15EC3FE64E00C0201FFA0000D851368FE5C00004F081820C89BDC00BCBC700018717BBFFE01FF90292F078504100058220000000E48840B2D25DBC0014C8410C880100EEAB6EBFEB7B0A00FFF7A28FFC5FB83FC61C50000221FE82000E6C02BD82C0000AD10008146080C0111782E080F209FBBFFE07FC40EFF9F03054008170800000008200E0CFC3ACF002467ED00F80801436DDABFFFFEDD690FFFEE91DF0206C3FCC10CD0098007F808000FDEC0E0C1000028452106084010000735DD00BF72019BFFF01FF917FC3FE5F044000DE610000008100C9741073AA8209FFF402800080DB5DEDFFF576F989;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h7FFD886BC001843FCC33000200013F54000060FD3E15E00077080540000041B86007F0A02F4548BDF7FFC03FE0739F88BFC088001BCA000000254180E20C6E2E2206FFD800800020B6FF77FFFEADA820FFDF425501032A3FCC60500408485F60000027E1E97A20001825DE410000940D0036F4001F420637EDFFF01FFD5E1E215FF0200006E200000060AA81A4315CF70602C4AC01C00002EDABDA7FFFF77D0A7FF508F414A00C7F886600010023FE0180000DF5FD73800004013FF280000B26063FFD00EDCC00A03F9FFC7FFE70F943FBFC080801718000009208214C1772E6370123BE60C04000B6FEEFFFFFFAEBE0FFDD4FD15604063FC8C90000021AF420;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h7FFFFFD0C11F17AFFFF861F477FFFBE2F0D58C601C04B1FFBE2EC112D33010C020004E0C2041180F80020FF803E74CBFF021BC7DE5208147F081FC07CF9EFEFFFE53FFEB3BEBB7AA0A0A000001537FFE7FFFDFFC00540E3CFFADF1E07FFFFD8483A71830008253FFFE77080B9B802000851017B23F56743F0000C3F427E5913BA17C1E0F8C09C037CAA03807847FE7FFDF7677FF4BC3EDFD2840000000255FFE7FFFFFF6813E3005FF78E1FA7FFFFF418E4C012004805FFFF8B790510BC00C1008A20108BF083F7E180011FB86AC305CF0797FDF2C03C073A300220DE5F66FFFFD8CBFEA698BB7AA84A08000020957FE7FFFFFFF40B4B035FFDFF5E977FFF204;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'hDA084A6004380BBFF5FBE1A790400210042040B8FDD07FFF84000449673D7A3DFA3D5FDCBD0500434D58000C83C6F6FFFFA0B7FCB6F6AAFAE2F000000024A7FEFFFFFFEE403FD7F9FF78E0F27FFFEC0FC761880000A62AFFA3E46247E802003005308035F1F037FFC18003168F23740FFE9F7DD4F3DEC02243E1003B857D53DFFFD0ABFB6969AFF5091C040000894FFEFFFFDFFF81BC7FD5FFEBE1FA3FFF981F64E356000A0DED7FCFE5843148084001943B1803D97CA29FF06000C770C687D2FE44743E3E347821C5E140F905F6AF7FFFFFFBFE6A9A56BB7B510000201217FEFFFFFFEE41BFCDF4FEFAF5E93FFFF09F98C8610C081BEFCF1BAD1AE1C6000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h1F1AC403401E0A2FFE38009869E1E180EE1C3C0701723E3077F0041F01F77DDFFFD27AFF554953D4866880000004A7FEFFFFFFF741FE276CFFBDE0BCEFFE841FFED9E0818463CF747EA0AA3E00020004B87003207F16013FFFBE4013311383383E3414079FC303702DEE000F027EF1FDFFD632FEEAA3ADEEB5152000000045FEFFFFFFEF0FEA5BD4FDABF1EA2FF9044FFF2274602106D708AF289B1E50020021F87FAC800A2808BEA7FFC00190020F562DCFFC2DB65E41E0142304478AE0CA95FEEFEDBEAA8817DD4AE840000001135FFFFFDFFD079E9FB47D53E0FD91FB03B7FE8B140809B7DE9BD7C30F2C0280000F9FFFC04805F0083203FFE40172400587;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h0BFBA727F318BB800810C8111BC3FF7FF7F6F93F9532B4BBDD290800000006DEFFFFFFEE085A5FFCFCEFF1F47EF487C9FCAFF981026DBF9774D590610000001F807FE37000F13C49007F99001C7840E1B23E21E30BEFAF90083230C41FA1630F5FFFFFD6ED856B7EB5C4200000001128FFFFFFF0013B2FD5FF63E1FEF958012F03FFFF41147BF81DE411F1E18000007F1037FEEB00787F04103F864015F025392857600601E1769E0C3DF88105827ABFFAF7FEFD2AAABEB7D5BA9200000005D6FFFFFFC0807A0F7CFCB3E9FEFF28CBD2DBD66F70B36FEF4F36022220000000FD7FC3FF17C071C0EC100FE380019FC38A6E0980430FB17CDF9C05FB9041A33FFF;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h2007C400001CD40BFC2AFF0048888000BBFE3CFFDA2C2BAFFFFFB42A40000001FFFFFFFF200FFFA7D74ABE5F0806080000085038CD5050142583E80003D7FC0FDA7003FFFF7F87209CFEB17FE904BA00002F00008000208613BBB84046B7C600BD7BE5FFBE1954EFFFFEEB0100008001FFFFFFFFA05A5FF7FD2DDEB788050802024D5C98FA00326F23B260014FFFE785C15E00FFFFFF06DF0CFA07FFFA400A00024C00000010802E3986F878015FC490FDEFB59FF50CE239F5DF6AA8A8020001FFFFFFFF84807F8DEBC8FE3F00821D00001C006CF83211F1F600000429FFFF006043819FFFE009A0FBFF0FFFFEA84EA0002400022802001C0687A474407F99A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'h7DBC7FFFEF1C59577FF7DB0002800001FFFFFFFF00105FF3D70BBEDD000E0A00305F3404C000139768120000185FEF403FC1F11FFFE03103FFBE58FCFFE0102801300200800132E60DA79564E0335C202FFD55DFDE54EA1EBAEFAFA528000001FFFFFEFC03502FADDF81D6B600231A803A912D24C0802803F00000000337FF0107F37C3FFFC1CAA266F2B8F03FF804DA0048100000000F5216FA7747C01002C00F1F1FD7ED246D53FFAFFAB094140001FFFFFFF83F806FDFFF0B043E0238A5A02F812C66F8601005C000100010ADF79021F8CF3FFF07810B2FFFFDFC8FFE417A80128A000000232811018FCF082111E0A41E0FDFEF04B609BDF7FFD401800001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'hFFFFFFF7FD204FAFFE7B800E197F13C03272788FB9182400C00001C000177FF0003E07FFFF7901CC47FBFFFF07FF907EA000A80000040400938A06788A282FECE8B82FD7AF24ECA46FFFFAAF62100001FFFFFFFFFF905F77FEE3001E138995000D3BCB0BAB44E01028000180067E9FEC201FC2FFFAE001387AC2FFFFDCFFE01FC801280000000103068C20E8023007FD71781FFB6E055BEACF7B7FDA94410101FFFEAFEFFA205F9FF81C00D706804B68167B441F04B12020A800044C65122FE42087F03FE392005FFC0BFFF7F13FF907F2000800000000401B0E7DA3E4B01DEE98992DF7B7206EBD3FFDFD6DAB140001FFF85FFDF5D07FF7F04006DC14005081;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'h5220E060070000C0080000C4E062D7F38001F8BF82300A0FFC80FEFFFC2FFE01F280032800000020F54DDE9A59F00842200C9FDFEF0CA7D69AB6FEB695408001FFE07F69FE805FAFE100407C0800062408A0278A03B0000548000782387011F3C000FC3F8B0007D721C1BE2FFF13FF91BC00000100000000FD0FF626F3A20980F1C22DF7B71A7D7D57FFBFEB5A940801FD1FFEA5FB105F17DA242816480001F46E10490E51C0272F90004100F69F9A5BC8000FFF0300066FE7F00C0FFFC0FFE2D000027000800000084A0190DE958867F7E287FFD7146BEBFADFF5768540A001FFFFFA49FEA06FFFA5B8803F0010001A72A3BC908E38183F00000209677B5E07;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~56_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 .lut_mask = 16'h0E0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h429AB7FFFFFFF43D8B01BFF85A0001E02F82520028FE810000005400545DEFDFFFB4FFFFF2FA0BFFFE005703FF4400249248970051304D0FF258A001204DC47C6008A7C601B3384791BDBE8AE50806841A7896FFFFFFFF0BF4A53FFD0F0000400B4D4EAA0483810000000200036F776BFDD5417FF97B0FFBFC00703FEBA00109E1008FE1B310415FC21F90330802DEF1C48E1F850E9ECC1FE7CD698187104090541E27DFFFFFFFC2D9B8B7FDC1A0000003472EA952330100000000000007BDFFFFFACAFFF6EE8BFFF403C5FFFF500024384113F000BA03800387180D6C9DF83FE26EF0CE1F49C1FD33397DC455130BE55C45AD47FFFFFFF0F72E03FC61D00000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h004A5B525A6581000000000C000DFF5B7FD44FFFF7FA55EFFC0E2EFFFDB82008C10037FF041202C13A31B3645019C63C0750DA009800B8F2F2133E46900209860A40CB53FFFFFFFE68A154FF3C500000000ACE54A9C9780000000000001055FFFFFAD0FFF2FF0FEFFE35FBFEF6080002484097FF801088501EB614CDC00EFFDC505802409121BFCE0EFF0F50C4301B1211183A59FFFFFFFF9E00A97E1C020000000D23114CC480000000000020080AEFFFFC0AFFFDBB0FFDF8FF2FFFF5520008320037FFE03F103002FBC0CC021BB2BCC030022BA168F7F8BDFDA490D60088005D560A967FFFFFFF82A1515F090680000003D76ABBE650000000000010000035;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h7FF411FFF5FE0FF7C1E85FFFEA042002CA067FFFFC07AC0F01BFEF8706004BFD04580085841A99361D6271ADB3002410023143819FFFFFFFF4214CA82FE008010000CA9953AD00000000000000200001FFEC017FF5F48FFF8102BFFFB40000043D1FBFF75FC1A7A364F64231003300FA9E14023408007E40C2CE5241FD104060001868AA63FFFFFFEEB810D23F723F5030003D3593FF200000000000000001917FEC89FFF7DF0FFE00007FFF4A000009E15EFFFFFFF001B830110079011A003AEAF402200207F5480036CCFB301000A4060C8438CFFFFFFFC14486025F80A0022C001758AEAA900000000000000000017FF880F7F7FA07F25C80BFFCAC000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h7BD7B7FEAFFC09440E31027D017F209F2E6000615811EE084485B7E4B00002C16417B3454F7FFFFFE8BB018D400B10487B00002848FEC4000000000000000001FFE89DFFE7FE1FABFC807FEF4000000B41442FFFFDFF008F35A128FD61FFC11F819260580119F005C8008F3F91A0000982C0AEB1D34FFFFFE2EBA06D88083012CD800144417BD80000000000000000017FF0897FEAF8FFFFFD405F6835000104402157FF6FFFE281820A144383FFF84761392352A00EF8123A078FFD658400216412B65445B0FFFFEB3A5010406000449FE0007BC0AFF40000000000000000037FF995FFF7EFFFF7FE80BFFA800003CD25026FFFBFFFFC29D182270678FFFE39;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'hFFEBFF48FF95FAFF434CB820E607C023FBFFCA1B405DAE00004A00002742381CD4604006882A281BEBC170FF0637C00002412DCDDC701997C0800000181A2D8680D73FC180B790002120815FFFFFFD57FD6FFE93FF7D605F1386080C5801E8C01FFE8C10707A3480073F00000300007DEF00F000EF2446490072F2FE164E2F40E09C420342B407F9F00000000210214107BCD9D7204F10000009B0377FFFFFFFF77EFECBEFA4A1EE83E1D6A059A43E1C41FF80211F66CB302E934000000040FFB3818004A4739011F04FFC1837180F03FC235911EFCD08FC70000000001061858145067C880200028004D63FFFFFDFFFFDC7FF6FEF78E01FC1F82D8823018FE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h0028200264790B400A033820102803FFDC42020F2702B380800A0509CFE0CC0FFB48E4CA367EC43F200800000013C14601486DF2226100000892FE7BFFFFFFFFFAFEFFDFFE02E4BFE8F000870C56A1FA00294008434CA7FC22603E04033817A882BC60D4252361000468D9032DC0E07FBFE3E9104EFBB18FE4010000000E0030167877F3840000000004B5BFFFFFFFFF777FFFFFF525497FE67C009BA1C14C7E003140410FB94DB638641BE7458C0E049EFA00618002448003F7F23F893C40DFFFE81644A3F7D801E0204C00000800008142DD40D980000001016FEBF5FFFFFFFFFEFFFF7C0B30BDF3FC0086C026E38FC088B08104ED36DB340B4030AE6A7420;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h2EEF03078055F7000E7F42028FFC036BFFFE1E8200FDFE18794020000010000080C23D60B40000000029B77EFFFD7FFF7F6FFFFFF30280DAE9FE003E01097863F0422E052116D76A9200A048CCFEE0228FCD911000473210381A22BF83D80FFFFFFF8781123EBF063C00010000000000C043011AE00000000005DBEFBFFEBFFFFCFFFBFFF468A2BEFCFE0E00000075887E00F0000CF9AAB5CC0032061327C4783D0FBC0D618043CFF0FC6E9D16883D9FFFFFE3BD2D4EFFD08800000000000000311C046600000000000B77BF6FF95D5F0050115FF9440BBFF4286000040805821F8968C05FB2ABCE4D00019082BD400620EDFD8002305E9FBCD01D2657C9DF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'hFFFFE83A0603DFF462000001800000001AB84428000000000000ED7AFB7BD5BFE53D82FFF891407FF830000020000C6D637072804FE12D73CD00015981F20207816DFA1330017DFFFAA4185D86EBBBFFFFFFFADE814C7FFC01800000A000000000FEA0F180000000000ABFFFBFB9AA5FFFFE837FFB4A0EFD78DFFD2500004016B8FC30109FE802A8E90000016AE748DDC0CA3F4408A4427D8800C029360FEFFFFFFFFFB320100FFFC62000006800000000FFA0042000000000000FBFDFF6AB577FFF22BFFE2491FFEBFB7F5224800065A83F8005BFFE7AAA6180000615EFB0F363CC8EE080801134AB6100918B7E5BFFFFFFFFE1CC6AC1FFE09800017A100000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h001B902114000000000152EAF57D15AB7FFBA4FFFAD1277F8C105F945100140358B727907C2FC5B501000004F4BF4D4036958636B080003E7C9A442A478A98FFFFFFFFE87904A1DFFC220000760000000001034660000000000204FFBFDFF0577FFF227FFDAAB2FF00036FF7A8000A043A14EE90FC0FE0BF538060007E17C98062029638684084923E900821030681BFFFFFFFF81FC002F7FD098000604000000067E9AFC00000000010A25FEFEFFF097FFF89BFF9687BFC3E012AFF968001406497F021E702FA0B5BFFE541F30FFF324601B630000077F7984343718822F1ED7FFFFFFF83F2111EFFE730000010000000DFE0490000000000021125F5FFFFF5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h7FFEA77FF9B24FFAFC80157FF90804ACC77EE047CDC40C461DFFD0020707AFE6551E7FC6024F0396AB73B028B6602B0DBFFFFFFFE0FE8224FFE088008004000000FF2AE0000000000000A4489F5FFFFF7FF32D7FFA7C7FFFF900605FFF5001EB83AE80F9C0B84F51015E2002E6798FFDC03FC40702A6F063B60F20001E98079D47FFFFFFF8672041FFFC230380010000007DD28200000000000508911FFBFFFE7FFF05FFF9DCFFFFFE402D5FEA000294A021C01E4409C0C3F322C803DCF74EBF80C9EDD090068889CB5FA00180D2C1D15BFFFFFFFE1FE10867FF187E0000000000340AC4000000000000524448FF7FFE7FFD26FFFC73FFE7F50104AFFD801F15;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h0848E0048F246605FAD024039D0FA00883946040025B00A00601A2D5C9A3106453FFFFFFFF81F3A00DFFC23F2000080000D0466C001800000009012224AFFFFF7FFD0DFFFBBFFFBFFF4042DDFF02EFAAAB31EDE9E8E1C05572A600011804FA1DA63400A280DD264E6017BD999255520D76FFFFFFFFD17E9427BFF08D80000E0000D48E848010000000001248891BFFFE7FFE21FFF7FE57DFFC800F807C1D1155543840B6BE3F50CF9D00C001B163C686E0720639437C0017161DBC300072C08108FFFFFFFFFC7EA189FFFC23E000038081C5226C003C0000000200A5127E9FFF7FFE27FEF3D10FFFFA4018F5F06200A2120A223100CAA338A6403001A28DE344;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'hA5F00F9F43E202D25091A811864D2201F0FFFFFFFFFD0FE044FFFF18E000018007D28828002A000000000910492BEBFE7FF22BFFFFF88FEFFF80142FC00000A5900100400200E1CEB9034002422E3EA61F02707822E48CFF81F528A02511A98A390FFFFFFFFFC3F22A3FFFC7100007F01D91662429DC00000000011124BEFFB77FFE3FFFEBBE0BFFFF0010DC0028008AB440E053321540217DC0800054705BFC9AD4E0383181777C283D6C88B9023E499C0BDFFFFFFFE0B580CFFFD1200007F005C7922803918000000500054937BAFE7FF7FFFFFF7D57FFF40123E03FC0004A6081980048D09A24C7BD2000C00DFA9B35909CEF606A9E0FAC8D2F413000834E;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'hA000013D9988000001047768000018E30F1DBC01E0FBA1D4D73FFF8BFEF2E70F65DF8000A07E600000802A606027C41C748112FE75E04008DB5BEBF7BFFD5D5CFFB47FABED804E3F884400236424CA140200000A1C100000038BEF400600022F8F7FDF89E7F49436AFFDFFC7F89F8C7D309FE111001FB90001408019D0F21F8BF5A107FFFDE00000B6F7EFEFEBFFEBAAFFE9FFFF5201105F88C800120D82AAC1118100130B4000000B93FF41030004334B79DC0FC2E6680D89EBFFFFF55F20F3FFDFF80000042E0004024006823029F7CE28037DFDFC00006DAFBEFFFEFFDD74FF0FEDFEEA0A4E1F884C00420CB889F0014000007740000000037DA15800803F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h5D1EBF9F29264EC3926DF7FFF07C81FFFFDB7C0900010BD01A490501113E2E5D338E00DFD42E4001B6FABAAFFFBFF6AEF41A23FF5907865FC8CE001C1F3F37FCC0900004F4A000030004BA089300003FC8EF87E6331FD895001FEFFF1DEB0FAF847F9F02440042C016242044106527F44C9E00857F7C0000DB5FF55FFFDFFBD4E0054FFDB5174C1F92A400423F4C3FFF18910200108000A580003C10F0F5017D0067D3D8A02F736C4CA3FD7E5BD21A36010FE561100010943C9400A898343593162C81893FF2100075F5556FFFF5EEBB2956DFFD400E943FA0620398277D7FFFE24C8000080017B9E8100444F81480FA0065E71D187FBF3E8055FFFB03B837B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h0031F9D00080000C1E6015410650391A85F081833EC504004EEFFEBFFFFFBFF6FFAC77F6A97ECE1F21301C014F8AFF7FFD22201000001D960A801867C01F21FB20006BFA2867CD4D08207FD22EA0E9F080827EAF0D8000014000002424801009DFD78701A540E20003BC7BBFFFFFD55DFED7FFF4C06D02382C907800062703FFFF0802000000165DC4A0000B807DC3FD0068551B98E0BA7CF8BA8D1E3C0163C148741C99C160100004004812900243465D448D8145FF8A0008DAAEFFFFFFFFFFFFAD7FF981FA1EF82E5D1CE1895229FFFFC10200800004A971E0080FC09F0DF600D494CDE0207FF6D43A46B5EE1D5F8181914FCFF08800000000000405000A03;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'hC19A9F00CBB85C01027615DFFFFFD557FB577FA827EC19FDC64F400282F0007FFFFEA84004040018D21A0011005E39DE010381EC141211EC59071F9640385E00384A83C97C36000001000001280006009E076C00C6C43E00401EABFFFFFFFFFDFEA9FF942FB0FFFEC633001460DC219E1FFE08400401892B3097000105384FFF00002038598C85FEE2C0CFCAC0C6780017114020940C8014480000009491080A8001F2C8C1200E00000104BFFFFFFD57F55EFFE41FC17FBF6719C003EBBF400F83FFC2060026508030E300204691066E0C20070BEFD0B4F03028A42DE399F08009C6507F34C1203F0A1000006010A42A840AC93AC01FDC0004014A9FFFFFFFFB;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53 .lut_mask = 16'hE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00155108A08000AFFBFD74FD0003044EA015FFF67A00FFFFDC0097FFA0009AFFFFFFEEA1000B6EA000490000000000000000000800C000000100848983DA8308658E4010040802894D0C2E7FFF1044008030AA82000008BFDEB00027C0010294D2107FFEB7A0BFFFF4013BFE8003DD5FFFFFFE5C00002A0024000000000000000000000010200000BC00028C00FD99BD76F40006A00244021730D177FF400042A00955008003C7FF75E25008780087428040FFFF1FA0FFFFFC009FFFC006085FFFFFFFE00000000090000000000000000000000840000002E3000131EC0F87DC14A0000C4000000202022537FFC090094B22A882541CFFFEFF4A0202A4A38AA2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h8213FFFCFFE1BFFFEC01B7EE80904037EFFFFEA0000000400000000000000000000000008223A00C258001689010C52870A0020C809020810A4128DFBFFD8542505A94480B6BFFAEDDE05002A6AB043B242AFFFD57817FFFE9037FEA84C110BFFFFFFB2800001000000200000000000000000000820040290010071CC70443025260008004014A26E780423DFFFFFC03A5817C8D5FFFFFFF3C00A0145655A401184B7FFCAEC1FFFFB802D7E81000806FEFFFFD50002A84800020000000000000000000014404008200801000948363B26DF12AF0020084480040113FFFFFFBA60C8245EFFFFDFFDBF05286280196C4218805FFFEFF40FFFFF4036FE000015037;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'hFFFFFE32028020000004000000000000000000000410304004E000033870F399763018008108220010240E3FFBFFFFFB5F9E5CFFDD7AFFF6F60044CC02812423FC0BFFFC2F417FFFF802BF800009006BEFFFFCA0140C0000000000000000000001B600001120400100C80C100E05A6BBF011080020804102288228BFFFFFFDE6FFF35BFF7EF5E3AFAFF4108D00C329433FD5FFFA6D83FFDFA8056E00C00040BDFFFFFD42400000400050000000000000012EEE000024006000185320416446E50000E0300042008102080A8FFFFFFFCBADAF79FFA7FFEB271E5C000E80E3421377F7FFFD4EC2FFFFE803E804C00920EBFFFFFC02000004040000000000000005;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h44FCA0400012106020080040105DA0C0800783F8000120000695022BFFFFFFB7AF53ABF6FF59FE3C00E7C0030043AB5E63FFFFFA67417FFF740BC07AC0008135FFFFF82400000000008000000000028811A214000000200010244908021D9C00603337F8100013AA5180A8FFFFFFF3FFFE6AB0FFF8E8FFF4000AD087C1C7518A617FFFFD4E43FFFFD039BFECC001115FFBFFD00400000000000000000000080000008014000200200508004000421C007FCC3FE4081000008056141FFFFDFF7F35D22B8AEFF1E3D70001700140424EDA622FFFF16D82FFFF83FFFFFB4001486BF7FF4148000000000000000000205000000004809000090A0080000002818401;
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h006FFFFAFFFFFF44000444400040C61204488FFFFFE8C03D12DFFC24CFC46C50400041F40D021E0F4301FFD55AEEED00100250EE98928002AA008000000000217FC457FF92FEEFFBC9801FFDA002800013FFFFFFB7FFFF690000041001D0119C057905FFFFF2023C38CFF082DFBF48E4030C67987C6C8E279807FFE89605B5006F0480F9502890055551000000000001FFCC17FFA2F9BFED0400BFF350032001F7FFCFFEFFFFFE82000000808010861C02F80BFFFFF5140E031FE508BECD518078C49ED0DA7C5CC8021FFFCD342B6282480D28A610210002AAA8800040000000FFE44DFFD3FA7FE8028037FD40019008FFFFBFFB7FFFFE5000000000A00101C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h06DA97FFFFE2090F829CE03CDCEA000F8120063C5BDFE842E07FFFD6908D3B0C600C7201201402855555000000000282FFCCA7FFA3FCBFFBFB009FF5B000C0B7FFDFFFFFEFFFFFA200000140800034250C7247FFFFEB808FFE3F988FF7D36990B09B008A40071ADE43FFFFB00002D70C20054800414A0000555400A0000028A1FF8C0BFF57FBFFF7F48037FAA401723FFFFFFFFADFFFFD280000000000200E2014606FFFFFC15F9FFE2173DF3F88A04020DE0530100481F30FFFFF7601076FA6000C36A0024080000AAA014040004C01FB807FFF2FFFFFFFF18067F5C003D5FEFFFFFFFF7FFFF9440000008002A050CC5020EFFFFFE1100FFE05B0FEBC1C0902;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h08460C4043037BD05FFFFFF92022BE9C000D7948C1820000015400028002C001FF57FFFFEFFFFFFFF6801FFAA0025F3DFFFFFFFEBFFFFC94000000041D4009018209FDBFFFC80E7FFF4345FFB84C140101D02BCF12EE1180DFFEFFFC000A507040002E3A258900000002000000010001FF7BFFFFF190FFFFF70037FDE01450AFFFFFFFFBFFFFFF440015103000180000016BFFFC3F63012FFFFA41F0712D1006400079770B55070CDFFFFDFCA8244840300A7A85911200028000000000100281FF077FF9EEB56FF7FAC02DFEA020401FFFFFFFFEFFFFB5280880300000010000940083F007C6235FFE14815FF8BF404000000B8FE39C9BAEDFFFFFFB80192800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h5800D7BD280080805000A00002280001FF1017FF09FD7FFFFF8077FBC3709497FFFF9AFDDFFFFA004200080000004000800447E001E6441FFE889ECDF2EFE02000100817E0D287F9DFFFFEFE0021B200750176934448200002A1520002C340E1FF807FFF46EAFFDFFA005FFF0485403FFFFBEFB57FFF700808880000000002000005FF800065065FFC4610BBF78F782846810820807FC77DDBFFFFFF0094F20057A0CA88288002000554AD7C05000015FE030FFF25FD7FDFEF0075F800029217FF7EBFFBBFFF1180000008000000000000005E000008001FFFC0050AE7C1C3058C0002002D379FD1DFFEFF7F8240C800EAE1693E900008800AA805065880000F;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49 .lut_mask = 16'h00E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'hFE003FFF46F6DFFFFB005FE00002849DFDD7EFFF7FF200000000500000000010000238000012261FFF48388B627B5000EC04B0C09611E7FBDFFFFFFF80508101BD403A1454802000155400B5C0000000FC057FFF8CADBFFFFA80BF01E801482BEBFFFFFFFFF43E910000000800000002000040000010492FFFC077F27FF8E3D7A8241CDD09C423D7DFF5FFFF43001B816AA125BD210040000AA90007175A0005F4489FFFC9F2FFFFED005A054002805FFFCFFFFFFFDBEAA00000000000000004000080000440135FFFA478E608FE8B0273400FF5934C00791FFF7FFFCE0104C1B55236728A0400001556F65FCC00E004F8065FFFA5D2FFFFFF00717FD001483B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'hFFFFDFFFBFFF7F210000200000000000100000000D00027FFFAB1D4703BFCC0FEDC03CC0A07A463C1DFFFFDF1C24437455435A88212000000AAB5CAD00001800FC483FFF8FF5FFFFEB034FFBC202846FFDFFFCA8FFFFFD42000000000000000021000000200000BFFF90A0378048500001A800E560F797041B7DFFFC4012898A2AB056A30C0000000AAAED6100000000F802AFFFEDCD7FFFFA0FFFFB4801205FFFFFEB47FFFAEEA4000080000000000010825500780000FFFC003031A03903105CCD1CA177DF6FE316FFFFD1185472444AA23D485120000000AB25162000040078067FFF8963FFFFE0FFD5FB9003886BF7F7ADFFDFFFB9400000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h04890200000000C3FC000827F8806360040E290FFCFC98B9C39FFFE0E808808A00416BD60400000000289E8E0000020670005FFF8DFDBFBF45FC4FFFC000643FFFFFFFFFFFFFFFA40001000000000008A800800000000380FE1803E2FF4384390014643C8486C03F007B7F87FC12501400A2B44012A00000048FC2A9FAC02804EFD4FFFF0BA3FFF80000EBF79000005FFFFEBFE9FFFAF548000A000000026A840001000000001E001E0003207DF8801C2640C435A6148088D40FF61FF644000A0140A9480400002008D8F04200200580F3FFFFFF6BEFFFC004009FFEA000003FFFFFBBDE957FB35800000000003900000000000000007800040000BA0CC3A8F0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h3C85F814262E60F0148BF07FFA010200002154A0A000000045F7E01400180108E17FFFFB7E6FFF637A00BBFF8800007FFFFFECB84AB7D928000000003140000000004800D001E000000001F06103C042B8FBEC0021C1803E8362E3FFFF0009000022A940100000027FFF855000040C9AE10FFFFED7FFFFFFD600DFFEC00051FFEFFFFA54AA15FEC800000003800000000000004080010000001013C1810000009E6DE00409C400B344390FFFFD081080881555A040000007DFF7EFD0000305208209FFFFBFFFFFFFF2013BFF90008FFFFFFFFC1A00B5E2A000101700000000000000010020A00000004113C002E2993C9C3F90087C00C005B00B017EFF820115;
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h06200407C80EDC403E042CFF338080028C01142A0E7EBFFFDDE5080001C028205F800024E43ADC0000000000000000017EE880FFE77FFFFFFD003FE908028F012A2157FFDFFFFE84FD01CD41F83FFFCD6ED9A583FC2C2407FFC43C2F454002009384F492C3ADDFFFEB6E0002070000141FC0003FDC2FA80000000000000000017FF081FFFDFF2FFFFCC05FCA503E790134826FFDB7FFFA84C09147F0CC1FFFF18B7620C1D51F98C6F7FACC010120006337B8782BE0DEFBFFDEB04C1E1C0024401FA4003FA0F95A000000000000000001FFE017FFEBC40FFBFCC05FD421E98042690057FFDFFFEFA81C0060781F07FFF74D5D19D7FE0FEB04F3F6F5152A080956;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h7FB17E13D83EFE7FD6E0B00206800A0297826003AC3565C00000000000000005FD55FFC7FCF43FEFFE009FDC075400AA5C026FFFFFFFFD4A828000261F807FF887A0025FFC637FA4BFFBCCA003684413079E0797330A879FDB8150203B4026880E00E007D32A9AB80000000000000001FF8FFFFF73FA87FBFDC07FF00920403B690057FFBFEFFEC020016C0B85E01FE000300E3DFFAFFF738BF120201FFE0434C7FA42F189C1B7A5DE084880CDC00BE068113C03D130A7540000000000000001FFA133FFC8ED1FF7FDC01FC000400CD274026FFFEFFFFF0144000502703E1FC9ADC20B3FFF75E78644F940621FFF84E927F901D0FB306449D81563F1FAB02500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h1830C201D54AEAEA0000000000000001FFF303FFD1582FFFFAA07F004080002CA900D7FD5FFFD8BA040004444C078FB270919E7FFFE18BC0FAF803FE7BDFEF12A7FA20743FEC85D0405708C6976807003809C0038C0115540000000000000001FF5116FFCAFC1FEBFC801C01500030A2DC062FFFFFFE8800000000850801EE0342BA3F7FFFE121CF3BF92DFF7817F8A547F7F88381978104241C200BDABC250034020183D424A0BA0000000000000001FFA723FFE19B2FFFFFC0204AA001044A1200AFFFFFFB41000000105002C07A4082FC1EFFFFEC2085B960103FFC21E47037D3BE1625F140210071904937578F00640403FFA94A10140000000000000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'hFF6207FFDAF65FF7FC8383F44000038A0104DFFFFFFFEDE800021020284011090B3D2EFFFFAB884DF70840C1FF05F2D882E387881A5D5508AB8747C26DEAD5000672A1FF1421400000008000000000007FC62DFFD29D4FFFFD9FFFF5D0041C200000BFFFFFFFFFA0000000800A18003015FD0CFFFFE102561F018380BEE18D04A1FF41F204B19443AE1816C1BB5FBB000FC092FFA04280000001080000000000FEC647DFC37A7FFFF83FDFFD2001A0400014FFFFFFFFFAB8000000884242380407E800FFFFE2A0A84E472E011FF90010047990581100B0524C687BA215A554000FC0815C541C2001500180000000000AFFCC03FFA1753FEFE97EB7FED0017520;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~49_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~50_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51 .lut_mask = 16'h0F0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~52_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~53_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~51_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54 .lut_mask = 16'hFFE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'hFFDBD2000002BBFBFFFCAB34609FFFFFF8227FF22E57FDFE808FF0027107FFFFFFAAC03008000100002028E1D83F3F803FFF37FFFF2BFDCAC0BFFFF96000000000124C037EFFFBFFEA008557FFB6CC0BFFB6A40000056FFEFF6905EAE07EFFFFB809FFB40A83FFFA807FA8011C03FFFFFFD8405002100000186BC19F607E3F824F7F7FEFBFCFF7FB807FFFF45AA00000000BA002FFFFFFFFEC005357FEDF3216FFDD4A000001B7FFFFB44B3CD007FFFEFC21FFFA2F23FFFD406FF800A9037FFFFFF64020020000413FC2851F602EBF847FFF2F5FFB8373FE821BFFFD280024000042B5467DFFFFFF74000AD7FFFF96E7FFFED00000025FFEDFDE55DF505FFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'hFC117FF90C83FFF0005FE8023A01FFFFFFF1005201020015750F0439600E3F177EFF7FBABF99BC7F3006FFFE0100024000052204BFFFFFFFD000A2AFFFEF6C8BFFFB62000001EFFFAFFAAB772403DFFFF60ABFF51707FF003FFFB81098096BFFFFFCA00A00602020BA1E54F92004FF095FBCF7AF770C8E9F7C80FFFE0240040000A544097FFFDFFFFE00056FFFFB5683FFF75300000097FEFFF716EECA17F7FEFE0AFFF21DFFF005FF5694020A007FFFFFF62021800080026806D6EC80007F267FDE7BFCA306F247B7001FF100001000000C80857EFFFFFFC0009157FF7F5163FDF5D8000001BFFFFFDAAB97E509EFFFF4217FF8CFFFFFE01FC000013812DF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'hFFFB581420200034280E62CB3004FF51FF5CBBDC4E8FA487FD001FBB000008000142C006FFFFFFFEEC4005AFFFFF7843FFF5EA900001A3FFFFED09EBF314F7FEEB08FFFA1EC7FFFAC1FA00E8540037FFFFF34A2028100042301F44D381017F27A7D7BD3FBFFDD643FF400DFE00000200001C808EFFFFFFFFE40092B7FFFE8EEBDFE5542000008BFF7FDA074BE482FDFFFE84BF3F8F4AFFFA002F803FEC023FDFFFFA804010000024407D9FEE2000FF07ECE7DAEB5BDF98417FE8079C0000200000A1A015FFFFFFDFD40022AFFFFF7833BFF9AA000001D5FFBFFE0AF7F94D7FFFF982FFF60121FFFDA03FD81946015FFFF5FD4020040000841220807F2204FF0D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'hEE38AD315FFF0F9E5FC802D680080000000E0815FFFFFFFFA400156FFFBEACC3FF6AB4800000FFFFFFFD055BFCB27FFFFEA0FFAD1708FFFAC09FF72E2A802FFFFCBF6088010002630C0706FC0000FF79111EB8DC27FFF062D7E589680004080002614035FFFFDFF7D480A297FDFF6A43FFFADAA00000A5FFDFFF8C6FFF5D0FFFFF07FFFC86A1FFFD511FE800A5983FBFFF0640080080201C03C0003A20069FF7FFA79D38FFB7E07C45E8A0450090800008CE0A2BFFFFFEFD28000566FFFEAAAB7F6EAD4000005FFFAFFA4AD5FCA2A7FEFE8FFFFD17857FFD4055DC89051D2DFFFF89C414008000080E06047020091ED6E4C1AA7CFF9FF0FF97F7204200001000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h8144890842060100DFBFDF56C44DC7018EB2A8580000000000BFFFFFFFFFE60000400056FB67FFFBFEE000FCF4F4087BFF94000044A6FFE6EE0D750BFFFEB2C41FFFFFA0D45FFFA213C2800F0915FFFFC0C01083208900078BFFF5D9906C1002F57CE0500000000004BFFFFFFFFFDF400A1001FD865FFFFF7F4404ABBB40A00FFDEA000011C7DEF1BD21F907FFFFEF927FDFFF41407FFFC403FC3A082413FFFFE4080241004C81184FBFEFB225C84BBD5BEA6E2ED0000000813FFFFFFFFFF088100005557CFFFFFFFC9801FEEE8A085DFE424000623B7FA77A4EA387FFFFDE60F6FFFFE0F43FFFD00BF88D6F904EFFFFF14400208002002027D5FADB59508AF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'hFB3E338BA80000000027FFFFFFFF9A80080001FD95BFFFEF7F6802ABB9A1400FFFD50000294FFD69FD036A4BFFFFFBD4015FFFD0605FBFEA05FEC28A8027FFFFFC400290052201002BBCEF49DF2A77FEDCFD04837D000000003FFFFFFFFF5AC010000952D5FFFFFFFD0008FDEF14204BFF2880003027AFA57F11F5ABFFFFFDA8815FFFC0F47FEFD009FE80C8E8057FFFF4210108600100001DD8FAFB702C82B4B75F25C03E000002A257FFFFFFFED500280003FDA95FFFEEFEC802AB78554016FD9740001E1AFF99FB867523FFFFF7B8807FFFD0A85FDFD201FA803D4042FEFFFD3004040080000003F7F7D775844F9F62277FE006000000008FFFFFFFFF5400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'h40000AAA4BFEFFFFFE8805FFED540227FE90A00018A5BF6A7D09FB4AFFFFFD4681AFFFC0F87FEFEA15FE8002960BFBFBFC9401001200040011DF7B5DFFC033C18007956083880012802BFFFFFFFEE000100027DDB97FFFFFFD6808A9BC55414BFEA71000064EFFD3BF94F0A4FFFFFFBA807FFEE0481FFFD401FD60040EC4FFFFFE0A02830000100004F7FDEF5D485F8000009FC0A9E1000800AFFFFFFFFA5A00400015548BFFFFFFFE8004FFF754491BFF7994000B43BF6DBDA27E8AFFFFFED4812FFFC87A2FFBED0577C007E39BFFFF7CA2814081000000087D7F5976CAD780001F6F8229F44014000BFFFFFFFDA000220047FD33FFFFFFFD8002AB7AADB00F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'hFFEAC800025D7FF17ED4B4A13FFFFF9AC065FFD0783FF7E881FD400250FEFEFF9F042120200042001977DEFFB63FFDC000216BF0847E15408857FFFFFFFAE800100016A44BFFFFFFFEC004FFED512047FF55300008ABBFA3FFA97EA2BDFFFF7C807FFFC0AA5FDBFE057FC045745FFFFFD2E0A05840801000086EFEDD74500E208039CAD4F23FF8AA2003FF7FFFF1280120008BB50FF7FEFDFD400AAAFEDD160FFFE688000156F3E97F347EA15FFFFFDA80B7FFE8383FFF8000BD4000A01FFFFFF3C44128302000000417FF6BA8A807C0003DF9F5BF07FE940455FFD7FFF6900000004D4A27FFFFF7DF8010FFD5551C17FFB36A00046D7FD9FF2A9F593FFFFFEC;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 .lut_mask = 16'h0E02;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h00000000000000003FFFFFDF6BFFFF57200080015FFF3FFFD564015FFEE8A037FC0000CAB6BFD487F80781FFFFFA09630FFFFF1281FFFE883FFC1B3C80BFFFFC2C40421000800022BFFDFB000000004000000000000000003FFFD5FDADFFFFAB000000002FFFFFFFB41200256928043FF50000A50AFFBC57C853C03DFFF654812BFFFF17D0FFFF6097D80D6F287FFFFE8A28A10A0800000CFFF756E0000000B00000000000000000DFFFFF5775FFFED4000000005FFFFFFB6344005FFED0000FFC40005CD4BFF78FF015517FFFFF47AB0DFFFE7741FF6EC41FF00343506FFFFF021010480220004B7FFEFDD00000022020000000000000000FFFBFFFDF7FFFB4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'h020000012FFFFFFFD44000B5B529413BFE000011155FEC67F821F89FFFFA800FD7FFFF156BFFBF5057E80552007FFFFF92050C2C48800020F7EB57000000000702A00000000000000FFFFFEB7FFFFE6900000000B7FFFFFB45A4025EDAA8022FFE000048AAEFFB8FF412B0AFFFF789040AFFFB8B80B7FF601FFC00B0002FFFFFE4104422055000145BFDFAA50000098E422C00000000000027FFFFFFBFFFFB94100000005FFFFFFED42000A76D554097FE88000C4517FD47F009FC1FFFFEA20AA5FFFF36D17FFF8817F00233785FFFFF5400031140A000243FFF6028000014A1580E0000000000000FFFFFFDFFFFFDF0000000253FFFFFFFA360021DDAA8025F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'hFF8000104DEFFBCBF027B84FFFFEC444077FFF4BC0FFFEA40FF9005948BFFFFFF100290480C80009B6FCD5D100007668742000000000000003FFFFFFBFFFFB6240000042BFFFFFFA8AD0017A76AA051BFF000000225BFE95F9056817FFFF202991FFFF0E7FFFFA822FFA8117576FFFEFD8808488062004205FDF7D64200060A4E79100000000000001FFFFFFFFFFFDA800000174FFFFBFFF6F6004AFAD5880AFFF0800013A6DFDE5F813BC4BFFFFF9000F7FF577FFFE00000FFC005D25AFF7FBF8200220841000950BFFAE9A80000A8315F800000000000005FFFFFFFFFFF5480080002B7FFFFFFA57E00138DCAA0157FE80000009FAF7D5EC0AFC33FFFF2C50;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h91FFF792FFFFC07FFFF4809342FFFDFAFAB00833202204105FF77FA114031E3CE3BC56800000000001FFFFFFFFFFFB50000000D6DE7BFFFDFFC00257EB500153FFA4000020ABFF6BF803F40FFFFFD20607FFFFFD01FFFE0FDFFC011E207FFFFC32042018401800050FFFED3A000638C0400E02000000000000FFFFFFFFFFE6A0000000ADFEEAFFFFDEC0007D76B440BFFFA8000005DF77D3EE869A13FFFEBC9088FFF4A3C85FFF90E810804A803FFFFF3A8A0001A00400113FF6B7ED8007120045A901A000000000027FFFFFFFFFDDB0048002FDBDAFFFBEFF4002D7DD51204FFEA00000916DFFADF883F30BFFFFF70087FFFF80E07FFFC80F00002BA047FFFF;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = 2048'h812FFFF1E7FFC0002FFFE005F44FFFFFF220324608003000043EAF5FA0810F802CF4ADF8D502FFE149097FFDFFEAD000800097D26FFFFFFFFC400AABFEAE381FFF6D15000116DFF57EB137204FFFFFFE8057FF58BFFFFC0FFFFF40802A16FFFFFE8081A2028800000CB1FF5F80471FB08FE77FC7FD81FFDA1086FFD77FF1000600003E9057FFFBFDF90004FFFF58A027FF9BAA80061D7FD0FF6255B0AFFFFFEA801FFFF477BFFFC07E00E0457005FFFFFF2008A101000000021DDEF3C42ABFE07DFF0759FFE07FFEA6107EFD9FCE800080004B0247FFFFFFFD402957DDB63817DF6D55000117FFFF7DD41F5C57FFFFFEC01FFFFCAD0FEBF60FC000005804FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = 2048'hFFE064A040801C00012EAFF6392DFFF03BFF79F57F682FFFD1897F76EFE0400100013C902FFFFFFFDBA011FBFEDA1CADFDB6A980048AFFF8776AA73C4BFFFFFEE01FFF447817FBE50578120534257FFFFF8C411201400400023D72E4425BFFE0E03F8ECAD7821F7FBA43BFBF0BCEC00200002B518FFFFFFFF9000DAFFBB6B847FF5B56C0020F7FEAFED80E9C23FFFFFEB07FFFE8550FFDFA80ED0ED07008FFFFFF6FA000186801000016EF89A8B36BC1BFD7857D37A6020FE5A1BFD7F560800400053A891FFFFFFFF500117BFC7C300BFFF494A00149E7FD3DA0152E0FFFFFFEB0FFFFB03C0FEBE902BFB0C05C06BF7FFFE1408804200400001AFF35910603E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = 2048'hFFF544D263D48003FD547FDE9F8600080000AB065FFBFFFFFA8025EFFBD6A916FF5F55500287FFDA57744B8701FFFFFFD5FFFFF81E07FBFE00FFD04A8823FFFFFF38505402040200000CEA0B222E07C13FEEFFE873BFB001FFB2BFB97A20001400022DA03FFFFFFFBB00917BFCEA38097FFBAAB00100BFF7BDDE218B8AFFFFFEFFEFFFF45C8FF5FA815FB0941000FFBFFFE710930401014000155004415E0382FFEFBF4C30BF3464BFFD3FF6758400000004AA489FEFFFFFF40025D7FFB77167FDF6AA4000A37FFB3F748AEB84FFFFFE3916FFF21D0FFFFA01FF60212B007FFFDFED2407810000000005BA1AE0064F807FEFFDA7DF1F8C0C7FF8FFEC0B400040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = 2048'h0000DA819FFFFFFFFA004B5FFF7E42097FCD6B80002A6FEE7DA955EB83FFFFFE300BFFF45C8FF7F5003F700430F8FFFFF5F38990C04000C00002BF21700F0780EFEF7FD993C7E1100FFD3FF3F40000800014AA80BFDFFBFFF40015EFFFEAB017FFF6C8600001BFF7BFBCAB61803FFFFF38157FF20B4BFBFA80DF9002AC3EFFFFF97940C060200000000E7331FC0F8F8037FE3FF8B155F1E203FFAFF41A0000800001BAA1BD7FFFFFF6028967FEDE9AB3FFFB2D00002447FEFED605F362BFFFFEF811FFF80603FFF9207FB000182FFFFFFE5720201040002800096020D00E1F827FFF3BF8FBF574B920FFFFF3B4280040000554017FFFFFFFF40024D7FFFD6425;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'hFFF93733FF3F7DFA187C78CDC7FBFFAFDFFB73395138CFE294C7677C0323E6FEDFFFFFFFFFFFF95904000555FFFD0611FFFEDD520000006FFFDDFFEA137FF7FDFFF45FFFC0F95FFF05FE000003C855FFFFFE1173FFA7F3F8953E488E03FFFDE5FFFFC6B28E88AB7D4FAE67F8011E6537BFFFFFFFFFFFFB320000029FFFE843877FFDA800841000CFFFFFFFF70E3FFAFE7FE807FF99E03FE407FE001AD77000FFFFFF08FF7CC1EFFAEE79731C08BDFA02EEA4CB1C675605F46BFE3B7803866DADDF7FFFFDFFFD66E58000106FFFFA8404FFFF77490800007BFFFFFFFE855FF3FB7FF401FFCAFBFFFB8003F005F44002FEBFFFE6FBEDFFDFFABDF84CD442F8FDFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'hDF2D8CFF1F87B1F5987C3BFC061FC6FFB6FBFFFFFFFBB7F528002AAFF5F82306FFFEADA42000013BFFFFFFFB43FFF7DF7FFB1BFFE9FFFFEFEC01FFE05806C1FFFFFFFB3FEFFFFFFC5CF9C28C84F9FBFF67F6E1A5407FF459A69D3FFC10621D0A499DFFEFFFFFF9BD8001114FFFF501CB7FFF76E20000005DFFFEBFFD61AFFE7F7FEE4AFFDCFFFFFFF9017EA8000172FFFFFFFBBF2F7FCFF9BF7E325207F9FBFF95F8CBACE303F750E1ED3DFC506632104063FFFFFFFFE2E9280004BFF7784403DFFAD5A83010002A7FFFFFFFA04BFFFA7FFA55FD7EE017FFEA01FF6001535FFFFFFFDAFFFD7EFFFD4FDF552818F1FB5F57F4036BDB1A638578A1F0FC83B86878;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'hC011FFFFFFFEFFBE4000214FFFF282C3FFFFAB015000004BFFFAAFFF70BFFFF67FF4CBFFEEF43FEBF8017EA0017427FFFFFFFFFFAAFFFFDD9FE4999A23F9F997EBF18E947340E094FCB55DFC8421B08D000E1FFFFFFFEB61000010BFFD780425BFFB755550200006FFEFFFFFDC54FFFAFFFE45FFFA6B0FFBEA05FFD0005253FFFF7FB7FC0F7FFFAAE1FB37FF01F1FAFAFFB10D7AA802008CE7AB21FEBF83600028021FFFFFFFFEFD400002AFFEDA4693DFFEAF50140000167FFED7FFED1B7FFC7FFA21FE54FC17F7FC80BF5000B482FFFFDF7FEF8FF3FE540EE468FFA1C1F83EDFD027FFF8841C483EE2DBFEC30F8C0082F0D37FFFF7EB6B0002057FFFB08001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'hFFFFD4AAA0800005BFFFFFFFF615FFFE7FF347FDECFD1FFDF501FFD00034427EFEDDE4F14FFEFC6847ACFAF7D581F93C3E12FBFF24EFA72CC3F9A3EEB1370843661036FFFFEFF57640002AD7FD750411FFFFFB000155000BBFFFF7FFFD8F5FFE7FFC1FFFE57C17FFFC00BF4000D10AFFFFEEDE57FFB3BBCEE394CDFFFDE03A1C48BDFEE0B0405FC3C3FC2BFF5C385F8486101CFFFFFFFFD100081577FEB40020FFFFED5555008005BFFFDEFFFAD5FFFEFFFA3FFFF25E9FFBFD00FFB0002801FFFF178A37FFFC811F53600737FFE07A02586A3B9FE300AA6275FF5ABFE078D01B13D806DFFFFAAAED100142AFFB554117FFFFF7002AA880055FFEFFFFFEAEABFE;
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h005A802DFBFFEFAFE940229FFFFFD24DFFED58000000A5FFDFFC83BFFFD755FEFFBDFFFC8551FFFD001FF400AA077FBFFFE2600B002800023C074030A0064DB800F4703EFF73EDCF737DAC000000400000AC4237EFFFF7FB94010B27FFFF28A5FFB6B6980001ABFFBFFE66D5FD6A85FFFFEE7FFF0388FFFED017BE020885FFFFFFF9800080080050181FAC6021011349462B14390BFEFBA7BFAFF50000100000055501EBBFFFFAEFF20021B7FFFFD6D5FFDB4344000092FFDFFD187EFFE979FEFE44DFFC86A1FFFE802FEA0095487FFFFFFD5000200A0080361DD8E220004EF1831FEE35470FFDEFC683F94002054000015C4257F7FFF7BB98804A27FAFF6D0B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'hFDF5B510000097FFFFFFD12DBE24E77EFAC47FFD0FC5FFDEE81FFA0218223FFFFFF7280110020341A3FB9060A000D9380A9BF3CF1EEFFCFFF33AFC40400000002AAA857FEFFFFFEEE20012EFFFFE9641FFFD2A84000005FF6FFEB0FB7FFA9BFEFF617FFD06E0FFFE0057FC014A903FFFFFBFCA000C0200ECFFFD58F0202137806107F0B69FA3A66E1A3DFE740000000000A801B7FFFFEFBB59004107FFFF6C22FFF6D400000082FFFFFF49ADAB952FFE7EA6BFFE83A87FFFA10FF50004402FFFFFFBE60001008C3F9F5E416020ECE101AFB9CC68DE7AF99E114D7F9E000000006158A2CFFFFFFAEFA8002ABBFFFFAF35FF796A812000D37FDFFFC476FFF69BFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'hFFA03FF645617FEFE017FD0159201FFFFFFFE940908031FFBFFF30E92079DAC0310FBE563F91E2CBFBA97F3290800000057001BFFDFFF7DA62800147DFFEA400FFE6AD00000003BFBFFFBEEDAEEA33FFFE62FFFE8BC87FFF003FFB0014096FFFFFDFE00880A064FF3BE701E0221BFBF202BDAD053D293FDFEF2FD5F1A00000010A88C55FF7FEFDF75400129DFFFF5E31FFFDF28000000AFFFFFFD4BBFFF74D7EFFC03FFE46A0FDF801FFDD014DA11FEFFFEEE2220018DFFE666F02F020E644AB9079DFE1C9E87E57FC1AF97C30100000A56022BFFFFFFFEDA1004127FFFFA40B7FF74C408000037FFFFFF24D5EFAE607FFF26FFF83E1FF90FFF0040022C02BF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'hFCFFF0008815BF71BFDD81E1225D3E84BC041DFC53E87BDBFE658B3C080B0001552903BFFFFFDFBED4000296FEFF5405FFFAEA000000037FFEFFF9E7FFFAF3D67FD11FFF471FFFA003F800008F901FFF7F8FE208000F17E6FFBBC7A040BA7D041C902F7F1470BBB7BD808AEE0BAE6D002FC0225DFFFFFF6D21001117FFFF5713FF6FD5400000057FDFFFFE9EAECDFE25FFF5BFFE09FFFDFFC85F80306B082BEDFFE1E842000C3BBEFCF503E43077E900042E8F9FEA497F5E3FC1F77B87F5D043584244BFFFFFFEDF6A0084A77FFF54437FDAAA000000037FFFFFF525FFFFDDCBFF345FBD47F5BFFF8007FC030380BFFFFFE62401211AFE0AFFAD81EA2DDF0760;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'h49F52ECFEB502B13FBC31F4FC37B7D14A790823FFFFFEF6AA0001447FFFE9545FDFFAB00000003BFDFFFFECB7FFFFFF0FFF23FF74012FFFF5017DF00C45617FAFFF9420048327FBFFE5BBEEB4B9473A2506AC98FFCB27FBB6BFE3FFFFBD5BFB575C8A177FFFFFEAF54000085FFFF5482FFB5C180400003FFFEFFF757FFDDF56BFFF11FFFF3F03FBFE403FD800326B2EFFFFE504006FFE567FFF5FFEBB73C1C7CD17D78D1E02CF75BF2F6FC7C7FFDF5DF5B102A7FEFFFEEAA6100242FFFFF1547BFEF5280000001FFEFFFFDD57FFFFFDF7FA2DFFC96E47FFFB017EF00180FF7FD7FFF9801105FF1F7F7FC7F9768FB838800FFF7E160D46798EFFE7F4CE7FB7FFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'hF4229057FFFBDE4F2A0040577FFE2425FFFAA500000003BFF7FFFAADFFFBFFFCFFD13FB723D83FDFE003FA800FC2FFFFFFFF678043FDE9FFFCFBEFEFDBE59E8D03FDEFF840F703FBFFFBF86DDDFFDFFB5E8004BFEFFFEB556000182DFFEE94A77FFD5140000001DFFFFFFF527FFD5BBF7FA8FFFF95609FFFF009FFA009601FFFFFFFE9611EBFCCFFA67F39EBB39F473E2AFFEAF55159AAF9FFA7384F7FFFFFFBD47152DFFFFFFC8B88000217BFBE460BFFFD1444000000FDFDFFFDAD3F7FFAE4FFB1FFFF21F43FFFCA03FE800BD013FFFFFFB24C585FBBEF99C23E01E71FF89F01FC40E2807E6AFEFFEF3BEEB5FFEFFFED06045FFFFFDD6E42000095FFFD920D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'hBFFF4C280000007DFFFFFEFB6EFFFFF27FEFFFFFD3B03FE7D80BFD400CA822FFFFFFFCB0B9FEFFFFE67CC7891E9FFC0E085E49A0516C947A3FC8BFB9BDFFFEFFFEAD11DFFFFFBC54D400202FFFF722037FFFA819000000AFFEFFFFA05FFFBFA5FF955FFF11E83FFFE805FF8006C04BFFFFFFF24C798F9BFFF19F83F978FEFD8DF3D6D4D0F063A6875FE57FF0FBFFFDBFFFFE44BFFFFF5F3D4000008FFFFC8507FFFFAA04000000BFFBFFFFD3AFFFFFF57FF08FFF917A1FFFE803FE4004A820FFFFFFF90263E4FFF57D6507FEFAFDFF8FE3F04DD80817D94FBFEBDDFB4FFDFF3FFFB462FFFFFFEDAE8400015BFFFEAA0DFFFEF4020000017FFE9FFFF0B7FFF7DC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'hFFB12FFFC9E81FEFFC0BFDA005E015FFFFFFF44377A3BFFFB7B8FE39F0E33FC6DDEBCF073D0B7ED1D7EBBBEE2FFBFBFFFFFED9FFFFFFFB6C40000AAFFFED8F03FFFFA8040000007FFFBFFFD8EBFFFFBFFFF11FFD93F93FFFC102FFA0072424FEFFBFF5877BE7FFFFBFC503A4F1DE7FAFFEB87E418DE1BA35DDF7DF6A3FFDC6EDFFFEFAFFFFFFEAD684005057FFFD0A0BFFFF7401000001BDFFAFFFF059FFFDDDFFF8EFFFA0FA5FF7F803FEC002E00BFFFFE3784FFFF7BD73AFFBFA6217FFFFFFFFF4B9816C60574D4BBEC9FE0FDEFFFB7FFFF7BFFFFFBB3110000897FDFD45037FFDA8000200018FFF77FFDE1EFFFEBEFFFC4FFFDD7C4FFFE017FF60025401FF;
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h7FF9FAFFFC7C97FFFC80BF60009A837F5FEF4B9FFDFE3E3FAA4E681FFED8FB8A5A0C06ED4648FC9DF7DFE5A5E027C40C110C01BDF977F7F6000015FFFFE4100CFFFFD8AA83820003FFFF6FFFFF61FFDE7FF2257FF47D4BFFFD00FFC800100A5FFF2CE8F7FBDD8DFFD5BE1BFFFD403AA84C65FE00BB2F00674D85F947809BC8D8EE01006DA1CFFEA824028AAFFE880052FFFFF300100400005FFFBFFFFFD7AAFE7FFC28FFFA3E8FFBFE40BF7000D482BFFEFFACFDF3EFF3FF8E763FDFFEEE6C3E1354782639463F398137FE6BC0456021DC38FC1975EF8BAE000035FFFEC280077FFFDC56A55000017FFFCFFFFFA83F7E7FF597FFF66A87FDFF00FFA0000D0A7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'hFFF769BFEFEAFFFF6CB03D4FF6DFD45ADDDEBC962264FFCDEFC96694013FC6C21018860DA09DA9522010955FFE400099FFFFFE0150A840045FFFE7FFFFA455DE7FFE89FFF43E8BFFFE80FF7800B2533FDF7CFE3DF4F27FC35AC1BBC7EA78F90D6DBDCBB84671FFE3FFE241C502DF530B6380C00303A357CC200025FFFD9520237FFFEF52AAA80000FFFFFFFFFF7AAF7E7FFF367FFC5FC7FEFE0FE800002F007BF4F37FFFFE793E1333AFF7C7F67C5BBE7DF3AF7D5193FFF7A2C540FA8AE7FA220BC7FF00804DA92940015B57FF60484EFFFFF9555554000137FFF5FFFFD55ADEFFF792FFFB3D03FFE0FF8003F8A1011FFB55FFFDEE7DDFFCC97FFFCFE800B64E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'h71E801204A13FFF704CA01FCD537E700050C410030114524200025FFFDC5002B7FFFDF4829620000BFFFFEFFFFAAA574FFFEDCFFF29FCFFE000FFC003CBEA47FFFD7EFFDFE7B9FFA93BF3FCFD40861A25982EAF40496FFF1E8D0AB6D341FF3043A40C66E180018850001555FFF60808DBFFFFFB5169540003DFFB7FFFFFABD5EFFFFD25FF63F3FFFDE105FD80312DD7FADF0DDFFFDFC9FF731BFFFCFF00036602349F93ED14FFFFA3E5020B40A6FF2B0F44C07208700102840000BFFFDA1104B7FFFF67EE6AA08003FFFFDFFFFD5868AFFFA14FFFABD7FFBFF407F74004293FFA3E1FF9BF7FBCFC6DEFFFF8FC0215401AEB0B1B6D0B3FFE0FDBCA42E629FF378;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'hD3BC702081C01100000226DFF7CA2096FFFFEBFFDD4080005FFFFCFFFFAB6B6EFFC5487FFB3F7FFD7E003FDC005C12FD6FFFF43FF7F44F09117FFF8FE1021E4087D82E024A5DFF12EA3F400FFD47C3E8D728F8D0806000080000AB7FFEA1002B5FFFFFFFF55400006FFFFF7FFFFD9540FFB7415FFEBE077FFF501FD40043047EEFFDF19FF36A6E71B47FFC1FE90177C9F83C677AFDECA0FB7CBFC627EF69DC08AD6F411EC010000000020BBFF7C0A683FFFFFFFFD2A2A200B5FFFAFFFFF6F518FFEBD67FEF9DE5BFFF807FFC0004A05F2BFBD5F9F3F3E7602B1BFB07F21EFDD2005D06984BFEBEE073F4F09FE9D8FEA4142F0110E00E00000000B2FFF7900809;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45 .lut_mask = 16'h0F0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~47_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48 .lut_mask = 16'hFFE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~54_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~48_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~57_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~55_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 .lut_mask = 16'hBBBA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'hE9BEF5B3F0B1AF5BF9BEE3DA34C200000000001D21562C2A0C001447ED516810000000000002AAFFF4BFFBF7FFFF348F0000000BFFFDFF3DAEE82DF8C45616A57F780200100D40C203FF81FFF42E8C5FD37F3E05EB427FBD6B37FEE04030080000002037D4ABAE81020002A5FBA0A00400001420000557FFF757FEFFFFFFDFB50000000FFFFFFFCBFBB413F4834232105FFA004000485BDA07FF03FFF8DBA283EBFE86ACB5D0FFDBF66FFF938000A0000000087FE9444E280C002CAFF6D8E808000000240002AB7FF4AFFBBFFFFFFAA50000003F6FFFFF1FEF4816F2180EE142BFFF8400011507F80FFF81FFF74C1476B5FF25ED590BF7BDF0FC7C3F18447010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'h0000800772095441100041577D91D80000000850000157FFDD1FFF7FFFFFB56B000001CCDFFFFFEBBDD81DF80FC21A80BFFF600000202E401FFD83FFC09AC1E7EAFFEF5A4F40CFFFED7BDFB6F3149C800000009FA1326B1688001CADF35960080002009400082BDFF6AFF5BFFFFFFFD5000000026FFFFFCDEE8403760960037C377FE800044633A03FFFCBFFC64091C354FFEBBDD5245EFFFE1FDFF18C0020D0000142CFC085D48504000217FD89B8440000A010012095FFDA47FED7FFFFFFBB80000005DFFFFFF7BDC80DEE4BD010E77FFFF20008083500FFFDD95F1CD626A0B7FFDF1F712996FEEDEBEFDDCA11080A8002041F71145522A40002D5DA966880;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'h000000800015255BF5AFFD67FFFFEEED00000008AFFFFFDDFF540AFE0CA8201FF6FF7C8211EBB801FFFF2EFEEC75A5F07F69983F6C166B7FBFFAB3DEC2000350020401CFC228B4410800202FF758D0040000020000204AFFEF13FBDFFFFFFDDB80000006EFFFFFFBBFFA0B7D06C04A93EFFFF2406044E901FFFF83FA1E37DB6DFF7C37EFFFA3191FFDFD7FFF4428025849BC043FE8925100AC00048FFDAB7830000001500802AF3FF5EDFD7CFFFFFFBF000000016FFDFFEFFEAC05FF84A82045F7FFF900228018037EFF07F03D67C07F2FE6FDE7EF62E6AFBFFFCEE430020095248042B7A61128844000015BF6A940920000001120C10BAEED65FFAF7FFFFEFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'h8000000437FFFFDACFE80B7F05E0152837FFF4400383201FB7FF79E6F6C3C01C15946FF8E37BE02BFEFFFBEF80060410282850FF41152A0008000AAFFBB6703C000001404528A3FDFAD3FFEF7FFFFFFD0000000AEFFEFFD3BE4406FD472420415F3FF5830025781FBFFF0398A581D6B02AD8DFFE7BFBFBCBDFFFDFBFC0065B174BCAF8EBC532A02550005057FE52E0340000000C0891173FF577FFAFFFFFFF77000000045FFFBFFDD7D4057F82E00A8177E37C4C210006EBAFFFFA99CE148E23A3E27E7F9AABF732CDBFD1E3F02A00068082703FC2098A0128000A97E5AAB858800002A2A0484BFFFAAAFEF3EFFFFFFF0000000367FFBFF8DF4807FF425400D4;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h0000000053FFEDFD7FF502DF909A8358B38F094A43FEBFFFB6996E0038801414287BF9729F4F9F7361E0D22DFFECF7DFDFFFFBC548008008800015FFFD7BEB10000002002840016FFFD5BA9EABDFFFFF000000008BBFFFFB77F402BFA0100A580FA2E35A07DDBEFFEE44748035801967378FF58E43B8FD1CFB5094B7FFFBDFFFEEE5FEE00045141004028AAFFBF7DEA900000455451003DFF7FA557D56AFFFFF0000000095FFFEFD7BA941FF80D482BAE9D7A9B64BEFF3FFF98B4F007B803BEBEF9F8476017840C677C4C593FFF5FEBFDFFBC35445200900800035FFF47D79D88000010000000177F5ED355F55D7FFFF0000000109FFFFFEB7F3005FA00D0A3C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'h2DD476FC3FEAFFFFE14816007CE00BB47A91D8791A99002017B5226AFFFFFFFEDF2FFAD4EA00A0210012955FFA3FFD64000000A80A0001BFEBD77D5DAADBFFFF00000000ABFFFFFEF7FD01FF90B2533AA90025F9FDF2FFFBE1726E006B1BA7F27B06BC2FBF8E0018073DD1BAFFFF57FB7FDFF9F9E1220400400025FFF72AD9D800001004000002EFF5FBD55FD5A57FFF000000001BFFFFFD3FF017FD002F003846E0BEDFBF7DFED7CC4FF3007D03BDF1874FBC00AA6C000048BAC6217EFEFBEEFBFFF8FE1B002C0280015B57EA3FB6A10000040000008DBFCEF5EAAFB57ABFFF0000000084FFFFFF7D807FF3FAB50111383949FE8FDF8FFF36BFFE00349F7B3F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'hFF13C1FE37EC0008E87FE2022F37FF0CE5FFFDFFFA998000400025FFF8BADB5400002002800800DFF93EAD57EAD55FFF000000004D7FF7CBFFF003FD3CBEA47C19E6517C1FF9FDBF6CBFFE003505AFAFFF7D8C1BBCF8000E5BEFCA84CA5DFFE7FBC4FD11EB2205820001555FED1F7DE20000000048000A6FEEBB6DD7F56D47FF8000000019DFCC3FFFE8A0AF0717CC08E738879FFFFABFFC4AFF0E00480FC1DBEEB605C909F00005DD6FF6BD75FFFFF7F7FFE5CEBAD5A84080080BFFF85EEEB080000900100004BFF7EEDBABFABF7BFF80000000457EF8077BFB00BFD04291F2C4C1CEF5FFF7EDF801FF0E00293629FC71FFBFCDCF9400023DC3BEDF957FF77E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'hDFBFFBFFF4B42801000236DFF5B5DD61000010002000027FF94FA355FAD695FF8000000014F2D7FEB7FC816F445C121D6B20BBDFFFF77F66EB1F1E00596B60BDF8B657FDC2A600C87FC0A3B5F0BFDFF9FF2FF7DE7F62D1C08000AB7FFB5EFFD4000000000800013FFFE37CAB7EAB6ABF8003400043E1FFFF9BEE403FEA43047EFCCB2EFFFFFBFECA2ABF7C041C3E8017174BDE85C2534B347F4035D3AC15FEFEFFFF5FF7FFB7584200020BBFE67F5960000000002400004F7EBBAD56BDAFAAFF800B500016EFFFFF7F7CA05FC004A0556354BBFFFFFFF68096B1FC0003B5002D7FFEC1F272C16157FC0D0F77CF07FFFF143F3FFF8FE5A4C08000B2FFF2EFF7E2;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h0000002CEBD5AD840000229FFAD02C00001002800000A7FFABFFFDFFFFE8AA010000000BFFFFFF57FF003FF0AA031C5EBFE0600000003FFDCBFFD0FFB69FFE4735BB8C7FFF73FFF6D88250800000400000000237FFBAF74081010B67FF28D300000000400001ABFF5FFFF9FFFFB57E0000000021FEF7FEFFEEE04FEA0884F00BDFF8000000003FEFEFFFECFFEFA1F8A8CD64AA3FFFFEDFEF5930020000100000000001E9B71D3AE4000021B7FDA82800000008020000A3FFA2FFE7FFFDFE87010000000B7FFFFE977DD037C095481F16BEFD000040001F7FCFF9DBDDF540714678C181BFBF8FFFFE7FFC06800001400000000057F754B58820004A27FAA89200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'h000000000000BFFF6FFF7EFFFFFB18A10000002AFFFB7F3FB7402FEA182236FD7EFF100028001DFF5F77999F63C0E6EB4556A80FFFE7BEFFFFC703A0000800000000057BC73D5F00000012EFFF5169140000802100804FFFD6FFFF7FFFFD674100000013FFFFFF4BFD8097D14A9039DFFFBFC10200003FEB7FFF7BCFFCD1096206A9574FFFB7BFFFFCC2818000000500040001B7FD556C9200004127F950900000000010000093FF6BFFFFFFFF6ED09D800000157FF7FFDFDCF04FE804402A7FEEFBC000060077D9EF5E73BFE0140DFFC07E7917FEFAFFF7EFF2804000000000000022C5FE98A28800002ABFFFA85000000200540020DAFFA9FFFBFFFFFF6546;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'h00000009FFFEFF575F401BE35920195F9FFFE82000005C036FFF33FFE606258F8E3BF409FFBDB6FBF67280CD00000800100401BF5835C68004000167FD51588A000800004000A5DFD7FEF9FFFFFFCC11000000157FFFFF5FFDC026EC14096A8777DFE02000001EC0DFFF135FE3EC0806B82FF7BABFEB5FDD7EF02A0E4A8000000000415576741C100000169DFBA0A0000000002504295BFF9CFFFFFFFFBDB2A300000005BFFFFE5FFE40BFF74DA11C51DE2EE20000082807967F83BFE218FF10CF1FD48E2FFD3ED7FFF787835A400000000020BFD2AD8A0904004167EEA8490080000112004253FFE57FEFFFFFFFD9F80000000AFFFEF67F000FFFE422C02A8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'h5CFFD0020001000EFEFE87FEE540052959BB38DFABEEBFFBFD9AFCC297400000000003B5ECA4C880820006B6FAA8A840000100A80010ABFFFB5FBEFFFFDFAC2B00000014BFE705DFF407F8408F901A40FF0FE2000000201943FFFD5FB1043001DF5FDCB8EB71FFBFADFFFD117000000080002258BC55A72004001117ED58A8000000002200052DFFE6FFF9EBFFFFB5DF00000049FE8FCF2FB7487F386B0828127F61E840C00260EB03FFD75FFC0BB4E3B297F5FD85CF7FDE2F7FAAD4400000000000403DFCA71A80000084AF7BA0880400004040000157FFDD2FDFDFFFFD6A3500000042FE8FFFA7FD901BE38380BF48BFE02400000891F0005FCFBFDE0DE88B;
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h1BF8371230441D9D1FFF7815BDE1C654117EBFC4EED7B2D554FFEF43FCBC5F0160000E8B8C40716028000555FAAAD02A0000000010252AFFFEBFFF7DEFFFFF9700000000FFFEBF9BED01FFFA03C855A177FE1172050336F91BFF7B36C1C08ED801D3F9CD71F771F0BFBF77DFEF632A486000507B920AA2001000029FF747B818000002B00094957FFA9ABEA8FFFFFFFF0000000567FFFB5FFA11FF5AD77000883BFE807D00986FFA97FF74DF29C01CEAB0B8F8629CF2FCD313FEBBEFFD79937228000289847124845000156FFEA5726A0000000042412B7FFD6FFB557BFFFFFF0000000237FDC1ADFF680FF5F640022157FF40E21630DFFABEFE437074E00C90;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'h8019F30044738DE7667D3FE7FFC03B084B0001649002900850002AAFF557D8B90000000041228CFFFEB6BEAEBDFFFFFF0000000317E3695E7FB800BC5806C0943BFFF80330483FFC5FFFD1EE9CC00262418B1E1AB786F611197DFFDFE7FF6EE5D7E000060C9249002801154FFB5AE81480000000930064BFFD5D5D579EFFFFFF0000000067099BECEEEA037F402020A0BBFFF5084A8427FE3FFFCDCBAEC006B8000F38021CF4FFD53E0D3FEFDFD9DDFFFFC8004120052250500004BFF527B9380000080000400B7DFF555EAADFFFFFFF00000002B91FFFEFDFA402FF21530540B7FF48019600EFF1BFFFABDB50C00DEB802FFC902CE45D376B59FED77FA7D7FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'h7FF6000A044600A0A000294FEB5D6928000000000900123FFEAD5F578F7FFFFF00000000FBFFDBF47FF285FF81F422F7BBFF780270210FE5A7ED66458AE0027D84D3F04A0C3D7FE9FD0B7FEEFDFECFFFDFF5800001152880400012BFFDD7B0184000000004801DFD7F56AF55F3BFFFFF00000007FFFEFDF6DFAA027F4052527DEBFF3083F801F7DBEFFCCA2176C001E50090F28557779FF2E7C4FFEF3FFFBF77D7FEE20400069020A0000AAFEF85B828000000054000056FFDD57BAABBFFFFFF0000001BABFFEFE9FFF501BFA0B482CFFFFFA8013247FE9BEFEAB31870800B092806F80001F423F529DD3BCFFFFC7F7FCE8F690001248A74A002157FFB1F71D4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h000000000A000ADFFF65EDD56DEFFFFF0000000293BFEFEAEFED017F003442697B7D681E301FFD747FB3229E09000553CD02CE00DE2FD8D7AF9653D7AFFBFF7FDFEDF84022019004A0002AD7EDCAE1AC000000AAA00005B7FFA6AB555A77FFFF000000005BFFEDFCFFE842BFA0D10AE0BF1ECD70005BFDFEEFA875BA424007E3B2C2C3847681A03FEF9F57EF1EB397FEFFFFE800008CCA6080081577FEEBF15A0000000000400AEFFFD3F5C5572FFFFF000000032DBFFFF57FD5017FC02801DC9BF6F92C407EBD7F5F0BA618008034FDA981E5C03823559FDFE38597FF7FF7FFF3DFEA004302280040014AAFFE0ABCC8000000AA80000DBBEF79DD7AAD5FFFFF;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~62_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~63_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 .lut_mask = 16'h0F0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'hC7401351DFFEBDBFC0000000040000A8DBBF1FFEA42000048098015FFEAF5F40015000EEFFFFFFFFFFFFFE8440100000800195FFFFFDDDF5C04F9F3C80AF5EFC1C000002008000000400002976EEE50F02B6004A6AC282DFC000000212000054BE7BFFFFD0904002340400256983FB40004840B75FFFFFFFFFFFFFD24000000080000AFFFFFC36BEA837CFEF2861FFFC0E0010014800000010000017DFBB1E400004AD27BE357FBF200000200A00012BF7F77FFFA041C000401A005FFE97FF2003100055FDFFFFFFFFFFBEA400020000800015FFFFFC9D7AA02FE7435069F7FF03000803822000000140000F6ACE835C0001434A496742AFF00000002000004A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'hDCEFDFFED802A002902000B5B53CBE440052001B5F7FFBFFFFFFF7E50000800080001BFFFD7E56AF5037D572007CBCFF8A08000088800000000000ADD5AFB6A24810B571E09DBFEFF000000000000196F7FDFFFF488000020018025EDA0FFD5001290049FFFFFFFFFFFFEF5A000000018000057FFFFC99DA001BE4B000290B7EE810220005500000014001522A7D2671BD00300814C5CFEFD800000000000469ACDEBFFFB0082000980000A76D02BF28002000046FFFFFFFFFFFFBE94000000180000ADFFFBE6EF7802FF233785A27FF72004400A0A00000080004452DABEBDEE17013425B3E3FF7F00000000000020FFBFBFFDAC11100002090021DDBA5FDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'h002A0012DFFFFEFFFFFFF7B44000000180000ABFFFFD0B7B5417EA5940B90DFD6A80000020C8000080000002195D02179BC40E77D4A3FFFFFC0000000000049D2DAF57BD014030008900017A76FDFAA400A8000577FFFFFFFFFFFFE8C0000000800005FFA1D4AFFD802DF117526483AF784020025620000000400008C7B69C1F586C02FD5E5D6FFFFE00000000000253DB55DE8A2A040005400004AFADFB7F50002200013BFFFFFFFFFFDFB52000000180000AFB5E03FFEDD017FA5D2585095BFC002000701000000000000450DDA47CEA0680BFEB47FFFFFA00000000000A96ED7EEED00100600200000138D8FFFEA801508002AB7FFFFFFFFFFBDD40000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h80000FEDABE9FF84000BF893427482FA7A80000010220000002400002120E1C23C43206F5EBFDFFFFE000000000004AFAF5339001400802480000257EBF7FEAC001000012DDFFFFFFFFFEFF5200000018000BFFFFEFE1FF82017F51E205417E8330008001818000000000005E4F9853F9FD1C817F53FFFFFFF0000000000195AB5776E50220044890000007D74A3BD400000000055FFFFFFFFFFFDEC800000018006CB5FFFFF757F17FFF84A803704FF3A800400080400000000000006080FFFFA76EA047FFFFFFFFD8000000000224F512B4900148AA024000002D7DDFADFB0000800029BFFFFFFFFFFFEF5700000018020057FFFFF07B560F6FD2BA043E17D;
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = 2048'h800000BFFAF2BFEFD4057E05F449B06FF1000000003B3000000000205F7DFDFFFBAA92072AD9000EB6F6800200142A010100000267FD3BEC00000AABF441C5400000800001BFFFFFFF7FFFFFB1000001800000BFD6C03FE22002FFC02A146C7EFE0080000435000000002021FFFF3BFFFFFBFCB8927E0025EF790028800AA9000E48000017FA2B5C010004FFFF855B8800400028061FDFFFFF9FFFFF72000001800000FBED7F6BFF01FFFD45700499AFD7400140020A8000000081023FAFB97FFACF7BAE10D4800159EF810260205C009120000047FB37E000402957D8D9C5400000000001B7FFFFFF2BFFF7A9000001800007FFFFFFD6FDE03EFC80580454E7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = 2048'hFFD0400800155C000000000BD7FDFCFFFBDD7EDB8097D0002E76800910152800420000000FF42C5402A011FBFC77E34000000000049FF7FFFFD7FFFBF680000100003FBFFFFFD57FE20792053425017FFDC00040004BC4000000051B9F5BF1FFEF7DF5FD687D208045BC4040F42010002A00000087F975E001000DAFFB5946900004800002AFDFFDFFA7FFF7DC20000100004157FFFFF7FF7512FFD0700850D3FC2000240004C100000000767FB360FFCC9FFAC3E85BF9B01A5E40080A892800900000091FFA6B840000117BFC13C5A400000000014DFFFFFFDFFFFBF48000010020006FFFFFFD7FF4417CFC5C06808AFDE0001000036400000020CA711623FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = 2048'h801DFF7F7D2B5DE402AB802140516000000000041FBD79D0008025EFFAB95640000000000297FFFFFFCBFFFEFE2000008000013FFFFFD4FDFA02BEEFA823A829DC3800000011AA00000001F7FEB20CFFC00FFCF7FC406FFE000D000205D080004C0000003FFA5CC80000917BFC55C3E400000000014AEFEB7FF1FFFF751000010000014BFFFFEB7FF6A17F941000C056FDEF0000000A5140000087F7F9CE11FF8007F977EFC0DB9B4002C00080234001000000089FD4EF90040025D7FB008E100000000000B7FFFFFFEB7FFEFF4400018000003FFFFFF6FDF600FEE9280068AF0CAF02020005A400000005F5743E41FF800BFDDF68E877F30007000154080040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = 2048'h400000009FF9BF3002004B5FFE11B9C400000004002B7FFBFFF6FFFF7D0800018000009BFFFFE9FFFB80BF443018E03E55F380080002E0C0000108DEF14F15FF800F6F7FDE381EEFF002C00400268080080000001FD4EA40000015EFFD574F40000000000005BFFFFFF37FFFFFE400008010004DFFFFF4BF7A817F12AC10F4BFB97B400400011400000C1ECDF257ABFF801E3FFFFFAA0EDC6C0050080082002100000021B85ABDD804028967FEB16544000000000026EFFBFFF9FFFFDD52000100000017FFFFEBFED6015F44182E703EFE476012000989280000BEDFF10E1DFD001773DFDAFA8B46D600000800000004400000017FD97750000024D7FEAA9B40;
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h000000000003FFFEFFEB5FFFDFE90000000002ADFFEFFABBFE01AF927100E0DDFE8AC044001090000001D67FE01F3EFF001337DFED3D02353D40000000000008000000033EBBFAC00A008557FEC132C4000008000003FFFD7FF6FFFFFFA140000000045FFFFFE5FF72007F811C0377B6FEC040000008058000083E7F60063FFD001BFFE7A7CD18057A8000000008000200000002FED55D0000005357FF88C560000001000001FFFFFFFFBFFFFFF8200180200025FFDFFA77BC212FF4A90357EBEEF14000000A0900C0037FFF6596BDFB0017EF6FDFFEDC017CE4000000002008400000463DF5B75814000AD7FB086810000008800103FFFDBFF5FFFFFFA90000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'h0000004FFFFFFDFFFA4037A23A00D3BAFD70800600011FE28A82FB39F51E3BE9800FF78AFF9FB380CED9000000000040001000043FB37D100000A2AFFED99360000000000003FFFF5FFF7FFFFBFC20000008005AFFFBD0FFF0005FF8980860F7FFDC0001000134964769FBF9F31EFEF6A01FFF9FFFFFF1608B65000000000000400000013FF5D8600A00056FFD20A820000800400041F7FF3FFEFFFFFDE88801800000CFFABC0FE900AB7FA20A006A26FFFE000040000FFD9FF9EEEFFD9C79D9002FF7FDFBFF9FE84ADE400400000004000000857FF77F0000009157FED0AA88000200000081FFFEEFFF7FFFFEF6700000000267F76F50FFF03FFFE13812D4BF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'h9EFB42020000034AC7F11ECFD78EFEAE00BFF3DCF7FCFFF802FBE0000000000000000006FFEB7880084005AFFA288520000800040001FFFF7FFEFFFFFFEB09010000000FF1BBF55F7B07F2E85400328EEFF3C00800080EB5CFE0FCDFFBCD7CD4503FFDAFFEFBE9FC00FF5000000002000000008E7FD7F720000092B7FE557100001200000001DBFFAFFFFFFFFF7D5208000000FBFDF7FA7DFA10FE3FEC023437DDFAC00100040BCBBF827FFFDFA8F9F0211FFED7FFDBF7BE8037D0000000000000000015FFA54A40000022AFFD508680000400A80001FFFFDBB7FFFFFFB28540000002FFFFFFFABEDF80AF1DC6011092A4F9404200020F7BEDFF785FDFCCFDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h0D44B94BFFFEFB57E037F4000008000000000014FFEF3D280000156FFD695108001101000000FFFF6FFEFFFFFFCDD28000000556FDF7FD5F75003FCEBA802A377CBFE02100000D9CF7FFF67FF6E0F8C6FF60BDAAFFFF9FFF281A72820004080000000035FFD45F820000A297FD549500000400000000AFFFEBFBFFFFFFE2F50000000013FFFFFE5FAF8057F0A598345BFF03400000002763F63E4C7FD6C5BF8AE790396DFFB7FFE1B8175000001004400000022BFFAEFAA200001567FF2951000001000000005FFFDFEFB7FFFFDD588100000022FFFBFEDEFA0A2BFB05152895FD00C40000002FFFF9FF1CFFD58BFE06FFDC4A9DFF9EBFDB7D08FC8000001000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h21C200002806000000040000083239FEF14D5682FFFF7FFFFF400000000019759015A4000A07C4FA804000FCF4BBF680004280006DFBFFFFFFFFFFFC80000001800002DFFFFFF5FDC83E808F0910B9CFC8C0000011090000000000004E1FEFFF0E939F202FF5FFFFFB400000000020AE64CA180000050AD4000404ABBB7B5FF00200000015F7FFFFFFFFFFFAB4000001800006BFFFBFD7BF4407BA0824122EFBA24840001D0C800000080000800FB442A435D1C00FFF7F7F7EC0000000000E7580AAA000240FD419001801FEEE5DF528011400006B7FFFFFFFBFFD78080000010000017FFFFFD5FFD41FEFEF90489FFFF2440000078200000000000026877D08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'h05C1DC5003FFF7FFFFD000000000615A435A1000143A89E8004802ABB9DEBF94000000002DDFFFFFFFFFFFBDA8000001800026AFFFFFE6DD6A05F2CA802446BF7D00100800C20000000000000085BD812302FB7C80FFDFFFFFC000000000A539009A9000841FD5AF000008FDEFBFDEB400820000326FFFFFFFFFFED4CC0000018000017FFFFF9BFFCA0BFCC8E80113CFBC41000406410000000000000DD37F6B48A2DA3540FFFFFD5DA8000000012AE202644000A80B842000C802AB7AAABD88024000001EBBFFFFFFFFFFFE26000001800002AFFFBFAEEFD4077ABD40424193BD08004010400000000040000A7D3B709DD8809FD87FFFFFFF7000000000ABB4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'h05AA8000082C4DE1000805FFEDFBF5980048000019BFFFFFFFFFFFF5580000018000037FFFFFD5BDCA0DFC02960284EADC8000040034040000020000003EFC7E7FF86ABF7C37FFED7FD4000000011DC802114000A83F9398014808A9BEAABA900100000006EFFFFFFFFFFFFF2C0000018000015FFFFFCAFAAA06FE840CC44A7FBE40000000E8100000000000A2B7FFFFFFFFE03F5208FFF7FF5000000005A5600DA80000005F0DE4008004FFF70BB648000240000B57FFFFFF7FFFF555800001800012B7FFFFB5F6E20BFE07E11920DF7CA000000C780000000100000335DFFFFFF9927FD601BFEBFFF4000000025FA00104800103DF9966010002AB78524D90;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h0000020002FFFFEFFF3FFFDFC2800001800010BFFFFFABFF2A06FE42507053BF9D250000025442000000000009C06FFFFFEE940F7B80EABF77A80000000505808548000049F72990004004FFE9FEDB08000080000AAFFFFDFFDFFFFD4A800001800002BFFFEFAEF5E8857E45744C00FF82E00000216A1000000000022BFFEA7FFBD6B52B6D400755DFFC0080000CD30004A100010FF15AAC01000AAAF462C9900008200001FFFFFFFEFFFFDFA500000180000157FFFF13FFEA13FEA0A010C03FD3C40004001600000000801057DBFFFFFFDCD5AA40F8016BFBAA0028000926805490000007F62B26028010FFD5FAE2C800040020046FFFFFFFFFFFFED6800001;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65 .lut_mask = 16'h00E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~64_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~66_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~65_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67 .lut_mask = 16'hEEEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h006FFF6F0FFFFFE5000002D01B843BEC08010000000731DB3FC000080003DFFFFC1FFE1673D7F1F0FC1002D55AEEED00102250EE98928002AA00C900852A9421000000096FFF3FD5F2150006FFAA800013DD81505D7FFFE9800000B686080E600A008A000005F58337F00010001FFFFFFC3FF87FD3B343DC606040A89605B50079A480F9792890055551024010944107000000085FFE7FD7DEE8400DFF832001E3E7C6D90BFFFFA30000021680EA01E04036800000166BD1E7EC002000BC7FFFFF0B41DB27C3CDF7EE0A814D342B6282F20D28E610210002AAA88000C222840000000000ADFFFF1FFF7A8003FFD19008FCFBBB4EF7FFFF4100000414902B8438;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h98214000000CF48076610100258F3FF9FFC00E61A1FC6555427C2056908D3B0F882C7211AA9402855555000048881AA20000000A5DFF70B7F5FD400AFF80C0B3BFDFF77415DFFFB3000008083600E0821005A00000047F80077440001E731FE67FE03BE39FFD3AD363FF80300002D71FE0054884414A0000555400A012207FA100000000AFF4566D7F748005FFA9721AEFFF7ED577FFFFE8000000101680103664378000000EA0E0004A0000A6BFDF839F8F7A3D6ED401F38BFDD03601076FFB004C36A10A4080000AAA01404481FC0900000000DF240453FEF4800ABF43D07EFFEAA6AAC5FFF96E00000024079027238E131000001ECE8000F29F018BE3FE41;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h2787E3977B497BF29FFFC8592022BFEC002D794CD1820000015400028207C05300000023D8087FD17F5A000D7FC25F3DD6BD5AD977FFFFD400002004008708C27902000000179180008822C7DBB03913F0B7902FDE15F1F11BFEA81C000A57B040802E3A2589000000020000000F100900000097EE7F7FADFFED0002FF14F8AF7BED4AAE3DFFFFCC0000023000310000FA180000001CAE9001B555F7DED2E64EB52BA885FB3DE7FD1BFFE2ACA8245FC0304A7A8591120002800000000070028500000007BFFEBFBAFF7AD0057E7C401ED55A8AC98FFFBF2C0300000048072001E81F40000009DC000198C1F35D409D3D307560786FDCFBDF1BFBFC298019F200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h5820D7BD280080805000A00003FB5B4300000000F7FEEFADEEF5000577709495B4A1653A3FFFFF00A00001281001C8001123A000001983A0019909FEF50005FFF84DF1F725FEFF8D377FBD4E0023DA00750176934448200002A1520007FF40F100000002BBFDFFAAFFDA8005E485403F4B1C104A8DFF700400008080400409001C080000000AF90003F6CE216C60009E854F3FFD39FFFF8C3BFFFC1B009F720057A0CA88288002000554AD7C1FE0001D00000001DFFADF737AEA800E85829217A8A34FF457FF92200000024000100A40000000000007E30001FF9AABDF00361A1FC3893F4D34FF812ABEFE97827FC800EAE1693E900008800AA80506FC80008F;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00155108A08000AAFBFD75FF8003055E80000009FFFFBF6BF7EB000AFD009AFD12FFEEF5545FFFFA010100000000000000000084000000003E0A427C382749F97E253FDF759001468831907E0F1044008030AA820000082B5EB00027F00182940000000B6FFF7EAADFFAC025FF83DF5D6B6EFEFC89217E0000001000000000000000001100240001C21914680F02EDA01DFDFFF9074001103E042C7DD1400042A00955008003C6DF77E250087801875280000008FFFFBD7BEBF7400BFC07085B2537FFE940042A0100150000000000000000000C200100043D7C10C001A35BEA7837F7D39D80000409D20436EDC090094B22A882541C7BF6DF4A0202ACA38AA2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h80000033EFFF7D9537FE4055FCD04032D45EFEE00000001B2000080000000000000000010A0040100A7C128163C3CFE87F3FFFE2740000000591185F5F1D8542505A94480B6BFF8AFDE05002A7AB863A80000006EFFEDAFBFEA88015D4C110BD85FDFBF800012A90000840000000000000000000AD000868066810C478D385E8DFFFC3FED00001080000013CABFFFC03A5817C8D5CBEDDFD3C00A0145755A42180000033FFFF7EA6F7FD00579000806E52FFFD58000000100000000000000000000000014860030200C407134F1F85EC2FEFB3FB4514000640A0123F7DF5FBA75F824FEEFDE9EFDBF05286280197CC2180000009DFFFBEBB9FD4401F01815037;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h4A7DFF3A040000040000400000000000000000000508100002E40870CF8304C73BC5DDFC00C2000000060E3EBD7FFFAB5FBF7CFBD93ABEA2560044CC02C1A46300000033FFFEFEB5FFFD00FFFF09006AB0FFECF000000000000000000000000001A40000114240000040138FA3FB5BC20FE1FDB0000000042083083FD3FFFDE6FFFB5BFE7C5423AAAFF4108D00C32D638000002DFFFDDD6BF7D880FFFA8040BC86FDFDC0800000000000000000000000010EEE0000386000011C2C1F94BBD952FFFD4F80000000000014328EDE3F7D4BEFAF7DFDA3AFE9271E0C000E80E34A5380000027FFFF7AEBDFEE17FBFE4920EB52FFFE09000000000021000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00FCA04000130800200D043FE61A0B7F7FF8F5D000004000A902802AEB1FFD37AFD3BBF6F749D63400E3C0030043BBDF80000035BFFFBD36EBFC3FC5FB00813500BFF84800000000000400000000000001A2140000004200102275D7FC2243FF9FCFBFF0000008000A0138FF77F7F3BFFE6EFAFEA8A8E77400085087C1C759CA80000023FFFEFAE7FFA6C037FE81115EC57DD20400000000000000000000000000008014020218E0050DBF77FFA193FF8031DFC000002004101E149DF7FDFE2F35DABB88EBF0A1850001700140E25EDB8000400FBFFDDB6FFD000045FA01486B89F74058000000000002000000000000000004809000021A0087FFFCFD2E3BFE;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68 .lut_mask = 16'h0B08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000002BBFDFF65EDFAA01FFFA2849D532B1AAA8FBA0000000201008000010800000000000951000107BDD7BB40FD641294B3CD1E1FFF8737FFFE0A80E48101BD403A1454802000155400B5C000002400000004F7FADF75EF7700FF7F81482BD4C2F7FF3FF43FB100000A4000000061000000000060161001C1FFFE41BEFFB847751483F9FFDFA806B5FF254FF01B816AA125BD210040000AA9000F975F8097000000063FFDFEA777FEC5FEFF42805F6DFDADFFBFFFFFF00000140201000008400000000380000001C9FFF99542DF3DADB442CBFFFFFF848FFF7D8AD98104C1B55236728A0400001556F67FEC00E006000000035FFD7F4BFAEF0E92FF21483B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'hA5FFFFFDB7FF7F210001011000000001080060000C00000001D49FEB9B6ACFD4D3ABACF7BFFBFDC24DFFFEA25E24437455435A88212000000AAB5DAF0000180280000002F7FBDEBD7DF8B004FFC2846EDBFFFFA85FFFFFC20000540000000000420008001C000040006E4C09B267CF77FED7B72F3FF7E0FA8BFDFFC10812898A2AB056A30C0000000AAAED7100000400000000055FFBFF43FFA00015FE41205FA2FFEF47FFFAEFE40008080800000000084002000000000000DF4DAFAF97D05D6DBCCA88FFD7881C8FFFFFEE585472444AA23D485120000000AB655620000401800000047FFCBFBDFD802005FE83886A986FBFFFDFFFBDC10010502000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h021800C0000001080373E419FF4FE40FFBFD6EB81BEB1E0633DFFF9BA808808A00416BD60400000000289EAF500002068000000277F3FF47F0033025FF40643FC7EFFFFFFFEFFFD4000008400000000000C6001C0000040101DEFC1CFFFFC68187DF62DFFFF97D80307B7C60BC12501400A2B44012A00000048FC2EDFFC02B0400000004FFFDBE5FB3BE800AFF00005E9DBFBFEFFFFAFFE80000900000020000001080020000010041F73C9DFFE722E258BF439F7FEB1BE12A0FF1C13644000A0140A9480400002009D8F0420070078C00000000BFF3F8FFFFF460257E000038FDFFFFFF5FFFF3580001210000000000000630018000040000FECC5DEFE73BBF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'hBD78FDBFFBD0867ACB4BC9A45A010200002154A0A00000004DF7E014001C010C00000004FF934ABFF7DF0015FF000077FF2FFEFCDFBFDFAC0002800000000000000084002001100001FFAC7D96FFF6C35D4BEFFFDEB640DC04829CF1B70009000022A940100000027FFFC55000060D9A800001DFE85C01D7FDEA8005FD0051FF913FFA7DFF7FFFEC0005001100000000000010C0040400000FE7E9BC7EDCFF506D7DF7FFF69B80432242A7F84D081080881555A0400000075FFFFFF80003052000000037D003B9557FFA402BFF408F624B7FFD3A22BFFFA9000002000000000000000630010200003F80803DFD177A797FBD4DDF86E61432EC04E0FB23820115;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'hBE3F048F8F5223BFE1B9FFBE8D7E5B7CD7FF95B5FEFDFFFFE21AFFFF7FE02823E88D79C4E4BADC00008950914EAFFFFF000000001F8BFFD37F3A802EFFF2EF012A21556CACFFFE87006C077F0080003E8E1E334018DC27F8043563E6BBFFD7937C7B7185FFFC6FFFD491FFFDF78008148FC96F43DE2FA80000221A4A73F5577F000000005A15FFCAFF650035BFBF790534826FD24DDEFFF58401109F3000000E60BD7FEC3847A73800017126FEFFF17B5847B0063FDED7FFE14FFFE1DE0025500F6E56C120F95A00004884A296BFFDD700000006FC7FFFD7FFA8002FFBE98042690252A86BFFEFF622C106A7E0080000D28F3AE4040FFAF800013867DFFFF26E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h684F8E1FA7FFF7FFE91FFFF91E800A868FFA75BCAEB565C0002229152DEAABBF0000003BFFFFFF997F75402BF75600AA5C026F940FFEFFDB0D007191E0248002E00821E000036698403457FBFE1FFD7EB861FB19CFFEE67FE47FF3CC7B4026880FFCE4B893AA9AB8008894A8475FFEFF000000009DFFFFE5FFB6000FC968403B690056C25BBFF7F061001824FA010015FA8B3E82003986AC74FECC5FF803FB5F8805BDCBDEBFBF7FE1FFCF31CDC00BE048193BA4D5B0A754002222152BEAAB5F00000000377EFFA97E6A803E86D40DD274026DA415FFFF00086004819FC0000612216BE0000393B9BA1ED70DE000FDBFD807FEAC1CDFE67FE7FF5CF5FAB02500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h2A1AC78E554AEAEA0048555256BFFEFF00000000AEFFFFD6FDD400FFFCA0002CA900D73AAFFFF885F96C03B0BFF82041082C2FC000041EBF0DFEDC01800032FF40055FDB9D97FDDFFFFFF7F6976807003059E9FE8D51155400028884A9F555D70000000437FFFFDDFB7541FEFD4030A2DC062DD415FE88000029015844FE01C40000008000121090F66F700004400F7FD008077CC3E1FF07FFFFCA4BDABC2500380FF67C9424A0BA0000252A529FFF7D800000009F7FF7F6FEBA1FF5FE01044A1200AF697F7B4184000B6003017F842E2101C180001A417AF198600002D01BDFE02041E9A7D6BFE1FFFE1F4937578F007B16502AA94A10140000108508445597;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h0000000137FFFFEBFB38780BFE80038A0104DE03F5FFEFEA80014845C03FEEB244C08000000C50BDBF0D040000606F7FFD00307EFA45FEF8FFF970C26DEAD50039C0E00514B1400000008A50A5129F7C000000002FFFBFEAFEE0000AFE241C200000BDFD7FFFFFE040005A02B047FFC3084082000006FC4FFDA400010007BAFBFE00FC0FEABF3BBFFFE2C4C1BB5FBB003202927EA04280000001082548AA52C0000000017DFFBFDDFFC0000BFF41A0400014EFFFEFFFFFFE80001640E421FFF80000940000055D73DE180006000FBFFFF807CFA78E7C2FEFCF8A002215A5540020988110553C20015001A0922A41290A000000005FFEEFFBFE804005FD017520;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~68_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~69_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70 .lut_mask = 16'h0F0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'hBE9E77FFFFFFFEFEEFFF400579FEBA035F82524828FED32AA08BFFFFFFFFFFFE000000000DF7FFFDFF4900B0003BEDA4924896468E88105208A5CDFAD72DC47C517208784601C0004E138EFB1F75717DE5A98FFFFFFFFFAB2DFFA001D8DF4EBF6FF74EAA048381510A7DFFFFFFFFFFFF0000000027FEFFF5FF900E800457F7C9E1008EA144C320A01D00138CB7E2DFF1F811072009470001B81759FFFA1BA7D3AFFEE0DFFFFFFFB6F7FFFC03E646BDBDF94A26A95233210AA156FFFFFFFFFFFF0000000009FF7FEEFDC82800002FFDA438411368200181000440A732DFFDFFFFEF310FB061AE000700C34DFFA82625B6B3FDBCFFFFFFFFEDEBBFFE03E82DBFF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hFF6DEB525A658344542BAFFFFFF7FFFF000000002B5FBFD3FF418000022BFF08C1003749C2848420C4CE000FBFF9FDFC87242D186590C00FFEFD8E3F345CBC7DF5BFCF6FFFFFFFFFEFEFFF013EAC57DB7CB7DE54A9C9792A89557FFFFFFFFFFF000000000DFFFFFEFFC2000109F7FDC248409745C3A8840601092A0F3FEEF2DEF7C91D857ED0F03D85C9BFBBBF09BE7DEFB7DAD7FFFFFFFFFFF9FFC1BFCBF00DF7F80B114CC4849424AAAFFFFFFFFFFF00000000437EFFE2FE0000000AADFE883200307F9847AF040504013EFFE54D1EFFDCED06CE1044BA2B23DFF99BE0EFAF22B9F0F5BFFFFFFFDEFF7BF1B037783B7DFFF76ABBE650211216AADFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h000000001AFFFFCDF900000015DBFFA2CA0623FFFA1F50A0E000005FF9FFB4AD73D1FE0C880409AF72808F96B6A3AEBFDFFABF9CFFFFFFFFF73FCCF9CBB7EED01CED9A9953AD0014A949AD3FBFFFFFFF000000007B7FFFD5C09000004B7FFD843D1FBA88A373C01E12080107FFEEFF3AEF431171100ACFC41E112ABF9AFEB4C4B5E797AE5FFFFFFFFEB7F0D7DDCAB9FBCFFD7D3593FF2009021252EBFFFFFFFF000000000AF6FFC7EB380000BDFFFEC9EB5C7AD21786E442042E688FFFE7FFDA95130086CC447B1FFE80030786E7D799FEDFFBD8C5FFFFFFFFC7FE03E3B7B8ABD9F5CF5AEEAA900250A95F6CAFFFFFFF000000004AFFFF0FFF12000357FFFF81;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h7BF7B76953BE141BA0CE4C6EFF80DF7353B7E106BB9063359BD85817B199FDF46BF9BCFD7AFFFFFFFF7BFF837EFB901D9FF5F6694AFEC40024442D13A5FFFFFF000000001AF7FAFEFFB00014BFFD7D0B49442FD407EEC300091EDF7E9E003EFFF2528056FF6269FA37F058ED1057FFE35BFFA16FDFBFFFFFFD1FFFE2FFCA38263FD8F056D17BD800029282EC595FFFFF0000000057FFF945FF350097EFFFC15440215557DD7FF2FC7801A3EFFC0007F8933C108B078031EDC5F8778E1AFA9FF86BFDA4EBA7AFFFFFF4C7FFFFDF78004EBA65EF3BD2AFF4000124352BF3FAAFFF0000000029F36ACEFDB000155FFA07CD25026FD24BBFFA162F811FFD820001FF;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h804BF7FFDA7F67FFF6AEBBDE67403FDC0000100480A251FF4D9402001020181CEC10CC818FD050A760A4D35989F8D86F778F7FFAC071D570587BFFFFE45E9EEFFBD51FBD00002AFFFFFFFFB5510A02A88045EFFF54F7BFFEFC7F4A6F5B0807FFE000840B0605CB7EDC8F00000E0470314130C800059B0014DD8DA99E2913AF75CD6FDFFE802E77981EFFFFFAFCBDE7DBFF8479A540B4255FFFFFFFCAAAA05002802EF3FD13DFFFFF781FFF263B8981FFFE00089A089934CF9C0D8000023081804004E0087A8713126F200300886E57FDFA7BFFFD9843B9E61BE8FDFFEF32C0EFFFFB7DB471206AAFFFFFFFF5555528008083F7DC1FFFFFFF7C3F2D89A7F8203F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'hFFD008F10B06F4BFF60068281041832673A1C10333F142DF47E055A232A3FEBFFEDEDFEFE800C03DBDF4FFF7FFBB108FFFFFFED1FC9E5557FFFFDFD555548554804EE7A07FFFFFFFB20E488635598407FFFE81F3B8B35803EFC00E0E02501C347D02222860198181CD9322FBDECEEDDFFFE6677FFD003DCF77F8FFDFFFE8110FEBD5F50FFBA05557FFFFEFEB55540000005BFC83DEFFF7FFFD0BF49FCE9EA001FFDE33A68A06B249B7FA014D459025F17AA50811C8E5BE808460024160BFFFEFFFF8A7DFFF000933D5DF937FFFF1804D7FFFDA2CE70292AFFFFFFDD4AAAAAA9482AEE80893FFFFFEFC07FADFFBC1D8403FF767428612C9242FEF82B0B3FADC9F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h4902610002684A0800113D9EE3FFFFFBFFFB2277FFC00225F4BFC7BF7FC60001F7FEE8FF4D404557FFFFFFBBAAAA8040004F40000CFFFFFF7F00F97FF4729E040FFDD0166EE928952DFEC1BC33FD21C5D0D74D8E41C1CEE8047F5CAFEDDBFFFFFFFECC9DFBB000233DFFFEFDFE9A002A307FDFFF04001AAFFFFFFFD56AA955149CD000001BFFFFFFBE3BEE07FF7FA7E101FF0C331006554A31F7B4B82CE7F786F0D81304834184E5A340B16BF9EFEFFFFFFFBB627FFD0035DDDFFF9DFEF480028FEBDEE74002A09FFFFFFFEEDB56AAA0800000000FFFF7FFFE98603FFBF39589407E8017404D5431B061FA0EAF078AF8901F67000C23E16CC321A0C1E1FFBFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'hFFFFFC9BDFF7000721FFFC767BA4200203E7DF7730010A2FFFFFFFF5B6A4AA4A0000000017FFFFFDFF0E0FFF5ABEF1ED400F897BA04AD28C34CE3D8D79979DF8641207400C500616044660318CEF7FFFFFFFFFE2F7FFD000157FF7BF5FDA80214901DFFE1800544FFFFFFFFF6B5F55A00000000005F7FFFEFC00025AADEF1C16BA03C3E00211FD57363F1E3955C3A7222904C090502245E2FC463807FDE7DFFFFFFFFFF93CFFE400DA1FFFFD932C94001355BFFBC4010A4AFFFFFFFFFDABD4A80000000001FFFFFFFC0000A95B7FF705AAC057D8001085551C03FFE743F23C0C96907B012601B1EB51CAC66FCDFC57FFFFFFFFF3437FFB0003977FEF84C32F00;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71 .lut_mask = 16'h5044;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h6EC5FF7EE400A116FFFFFFFFFEF7FB560000000015FEFFFFE004006AAA7FFEE758C0102A00C002427C923FF5E8C62CBFE94A050279439242CDF48A87497A9BFFFFFFFFFEC8DFFC200CE5FFFE81FE7FC399FCFC79A8000AAD8FFFFFFFFFABFFE80000000003FF7FFB95C0000852BFE0DE3A036A6000001340BC441FF35A5A937FD081100588B0134D0FFF957C3EFA85FFFFFFFFFD3BF7FFC801197FFF8B3DFFE0709C30F8A0005437F7FFFFFFFFF7AAFE0000000017FFBFF7FEA00000692FF4565494E84854050CD4E8001ABC7FCBE8FD158A0C00B303F41C0FFEC391771F71FFFFFFFFFFC6EFFDF900670FFF9FCBFFFC14E07F46100202BD5AFFFFFFFFFD955E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h000000000FFFFF6FFF8000000677F1AEC77E20100212239962002FFDFFF93A150C618E202C20FE899DEF6B7A69DFCB0FFFFFFFFFD9FDFFEF0017BFFF7FFAFFF814E1AFDFA001012BF7FFFFFFFFFFEAB40000000015FFF85EFF10108000ADF5EB5AAE80000244A1E07AA1DFFD1A7C7F87D5C053BCA2551A174FF3FCBE4077FF9DFFFFFFFFF6DEFFFF000676746FFE7FF609E7F3FC0800903EAD4FFFFFFFFFFAAA0000000007FFE2FDFE4002001177F3BEE7E1C0810A00027C08DD37FD3EFE867FDAA203184919330017F27858D03E3FD17FFFFFFFFD31D7FFD801D72247FECF9D00DD9B782004402BF7EFFFFFFFFFFFEA0000000013FEEBFBBDA01100003FDFB5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h0DC4C5C2200008B8182FDBFCE78FF23FC40819302A268EF359EF7E8AE45FAFE4CFFFFFFFFF6DBFFFE2007FBCB1F7D7FFA025C2B5101912015ABFAFFFFFFFFFFF0000000005CBFFD77F442800007FEFAAAB37C016000228A3E059FFF4FFFCF41FC34A4B507024613ADFEAE1FDAD8E2FFD717FFFFFFFD16DBFFE401BFC603FD1FFC047AF78801044AAF7EFFFFFFFFFFFFE000000000E8DFFE5FF90002A82DD9355540E1C414080A80002FF3FF41FBBDD179A8CB8A08180D3EE1FFE43F6FEE0BB7D18FFFFFFFFFE567FFF00055F903EAC3D6CE3627C803D11142D5FFFFFFFFFFFFF000000013E3FFFFEFE4002000B7DFEA21249BD0E211458069913CF069FEDFEC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'hF88FD0588BFBAD2D2F6673F66EAFDCFEF3FFFFFFFFFF9FD3FFC003A7F0FFD03FE7E3AA8A102A445187FFFFFFFFFFFFFE00000000FFFF7FF3FDA00900177DEBA59000469DBCD508325262BDA03D6E3AD1BB49C60200622F0D7FFE777ECE3E1675F9FFFFFFFFFF6FBEFFF000D1D7FFD80797E3F72C69DC112AF13FFFFFFFFFFFFF0000001535F7FFFDFFD02400BFD7FE0AB440A14801EAB350823C0F8EFFF05BF83F6B118D802E1803DFF7F3FE52BB81B6EC1FDFFFFFFFE9A7BFFC003AABFFE0033FC3B6AA83918444545FFFFBFFFFFFFE0000000029BFBFF6FF80080FC03DFB4A608190B1B710251B424253CA2FEDFA9B894F0010880460007F67473FDD83F0BC;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'hC03DDC7FFBB000001285880430002127F0BC03B8E8C8607CECCC000001927F20BE80D65F5FECF7FFEF80358FA7E41DFFE90FAF3C993FBFFFFEF5554D4002A0A380004057FFFFFDF167A0001CDDDD05FFF805BF4DAF78000004C01088000081B8C600E037E89980B3782380000008F44281003D8EFFF93EBFFD40AFC79FBDCFD55A47DA7C0647FFFF7FAD5010140014548008002FFFFFFFF1E72C006CB37ADD7FFE01FDAC4E3C0000145000A09C40021D9E3163678D91F2112ADC60000613C98C80000FEFFF7D4FFFFC02BDF0FFFFDDEF41F7F4810389FFFFFEDB49502100220B800044DFFFFFFFF367A8001C3F48760FFF807E7878A800080030820367000045;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h8DC6318ED2D9F44220B79800124FC4002783007DFFBFF3AFD24A7AFCAEFDDE4B1E737DA0EEC47FFFFB2D655004400940801A227FFFFEFBF1E48C00C3D3E7E803FFE80B8BBBD0038000094404A0C800518013B068ED606E6C0C372600513F018097E300153BEFFDF74621DFBBFFC7D72CCF6C9F3A8DD03FFFFDF6AAA85020042B80014DFFFFFFBFF8EE4603C17FB7C000FFFE03E0CFC003E2002F8029032001F0149E286109E28EDE408FF3812A7F25C227D0002BEFFFFE590C83FF574797C775FFF40417E20C0FFFFEABAA90000A11448002DB7FFFFD7BF1DF920681BB8380001FFF0058F780082180006325004A02BA880383E6802244DA93028A2739E09B4C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h5BF10002F776FE3FBE8FEABEB1FFCFE7DAD363BCFD3F09FFFFDD554400504009800475FFFFE1FFF91F883D0EDB75000003FFC8183C00206D196007800220B0F91000BC05DE6874306A0196FF67833E13FFFFC0A37D7FFFCF963FFFDBDA7FE7FFF30E79BEDEBFE3FFFF6BD55115012AA28002F7FFEFF6FFF623AC79D78FD8FC0000FFFA039C00D82502C001C0180006BC30340868E92341A236591BF49E0CEC677BFFD0C0DF5FEFF37FFFB7ED2F3FD3FF5E2777DE9A1BF3FFFFBD55548040800080057BFBFFE5FFE6EBC3DC7BF92DFE00003FE180FA03F45470E00050002084E663630F3C0020569F007521737E02E08857FFF80036C3DFFEFFFFFFFB787F5EFB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'hC8FBFDB7146025FFFFEBEAAA2A802AA880057FFDFF5BFF8F71C0B008138FFF800003D0601200FFA1100C000801A102D83E058341B208AF5FE1012467744F437BC7DFFE400D74FFFFE7FFFEFE97F997FFE35EB4E5F12103FFFFFD54AA801080028009F7BFFDEFBDFDF5F4898DEEA3DFE08001D72808047680A5918007D0408BB8000641CF04431E251D9C5785D12B8FFFF9FFEF581B3677D7B7FFFF7F6A5797F3FDFFD1D1AEE434FFFFFEFBD5554442A88004EEEFFE7FA6FCF8D82DF6F800FFF0280029010611AF6325D50000E0489CC36A0F09153861720DC8C54000E06E33FFBEFFFFE300DF1F6175EFFFEF9B1BEBD7FFF744DDF0F21BFFFFFFF56AAC212804;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72 .lut_mask = 16'hE020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~70_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~71_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~72_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73 .lut_mask = 16'hFAEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~67_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~73_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = 2048'hAA80BFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFA80937969BFF900025FFFFFFDFABFFFEEA000000000000BFFFCFD7EFE82BEA9500B2FDD900000013000152A95D2340C92B5FFFFFD4A84409405FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD11558484FFF600057FFFFFFFD57FFFFD9000000000000FFCBFFCBFFFC05F3BA09297AF48000000440002C42A3741536DDFFFFFFEB57B352103FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF6604B5B017FE900025FF7FFFFFEDFFFFEA000000000000FF454103DFE90AF8F70056776E8001401B00011010BAD0A05C9B5FFFFFFEAC2ED5444FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFEC00941A8A7FFA00057FEBFFFFD52FBFFF0800000000000FFFEF9BFFFF7037C3180455F8F4000000480000C00155F1C23F5FEFFFFFFD3D22A8017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2A1273200FFF10002AFD7FFFFFEEFAFEFA000000000000FFFFFF8FBBFA85FD1D022B7FE780000002880B00130BF4223A3D278F2F5FE25C974FAFFFFFFFFFFFFFFBF37F7FDFBAFFFFFFFDF7FDB6FFFF76800A3BA277F6A0000BFFDFFFFF76F2FFF8800000000000F7FFAFEBF5BB04FA480081FBE2C0040006100403603FA1F486647F3E1D3F3DC2A7B9B7FFFFFFFFFFFFFD137FEFBFDB5FECFFFBBFFEF7FFFA7D5825AA408BFF80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = 2048'h001EFFFFFFFFFB66FFFA200000000000BDFFEFEEFD1B037E840204FFF1E002800140080171F632A0097CEFB8F5DFE31E316007FFFFFFFFFFFFFDBF7FBFFFECDFEEB7FFEDFFF7FFF77D4008CF813FF5A00813FBFFFFFAD6C3FFF8800000000000B6FFFFFD7FC040BF0500827FF8E0010001A0080141811F1D0621538A17DFED16B088ABFFFFFFFFFFFFFDFF7FFF7FFFDFEF57F6FDFFFFFF7ED408134C40AFFA00000BFFFFFFFEFD7FBFFA400000000000DBFFEFFEBFF0815F574828BFFC70040000A8000003B025EC02C884BAF7DFD10C2E0A517FFFFFFFFFFFFDFF7FDBFFFADFE1FFF6FDFDDFFFEFFF404ABE8497FF000027FFFFFFFFAFAF5FF4200000000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = 2048'hB6FFFDFC7BAC2ABF81CA850FFE1C8080004204C373004DB08208586BD6DFD94CF5FA37FFFFFFFFFFFFFDF77FFEFEB7DFFBB7FFEDFDF7FEDAD0A224F0817FFA00000BFFF7FFFF7D7D4FED400000000001ADFFF7FBBFFE1FFFA2A088377F1400400051022512119B4406371B2F262FEDD0FE4F19FFFFFFFFFFFFFDF7FFECFFBDDFFEFFFBBBFDEFFEF7B50095BF00AFF2000035FBF7FFFFF6F5FFF8000000000000F2FFFEFDBFFF2BFF51D06207BF8E0020002C01380C1E60BB17D2DEBCEC27FE78FED872FFFFFFFFFFFFFBBF7FFFFBDFFFF7DFFDF7FEFFFF7F4D404EF805BFD900004BFDFFFFFEBB6FDFFEA000000000009DFFFFFA9FFE40EF81F45983FBC60104;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59 .lut_mask = 16'hA088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hDFCDD10F4F0005F00F9F1F1FD05F9C00140F800010000000663F8FC7F1FC051FC7F3F1F394DE679E79E7CF2257AD3BF2FFFFEFC15C66DBFC4117EE82CC009D97FF834000000869400001F000000445AEAFBE0801F740040000000000204002001000800008000000280000000002040000000881292F00000000006157DDBCFBFFFFFEC76FDBA1A9906FFC0522017457FE2C000000004010000B800000010AFB7AF942A08BE000A6201020000000000000020000040000080B164A00010000000BFF269D62CEFEFFFFBEFDEBC5B67BE6FFFFF9E49FA6701A254FF5028805EAAFFA8200000006800000100000000A1F4547A014022EF80D401030302000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00090000040000140E08442000000000ABFF4E7A6ADEFFFD7BFFDAFBD75E7DEBFFFFEFCBCBDEBE0890BFDC056202B4BFE81A4000001360A00020000000202ABFBD15414883FE2EC030101001000000000000000002000002148F20800000400057FFFF9963EF7FFF7EFEEFF5D7293CF2FFFFFFF563E97FC0455FEC0290015A87E56300000012C0000000000000143DE1E84028002AFFF50018382808000000000000000000000008028292020000000025FFA75A6A9FFFFDFF7B7EFFD7CEAABBFFFFBF7567FDDF07E13FBA454400F47BF7D800000124A800000000000041659EBB150000005FF000080809500800001400000000000000010485348000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h0DFFAEBAE3ED7FFF7BEFED9BE7AE28F2FFFFF7FB757EBFE1FFEFE80A900963EFFFF200000049A40000000000008AD773F720000108FFE0001C1416880000004800000002010180021103C9210000000012FFE57DEB9FFDFCF7EAFEF7EFAEFDF5FFFFFFB9FF3B7EAA7FFFF8150C025DFFFF84000000174000040000000223EF8F5D80000013F7F1000C0C2D040000080000000000008C00010044B080800000000AFFEFBBD3BEFFFF7FFFFFFBE29E1C72FFFFFFFFBEEDFFE09FE51C0AD0507FE7FBDC0000004A000000010000010FBCB5EE8000242FD978A00285B408000004040000000100D040000081D8800000000000FDEF3CF6DFFBFDFFFFFFFFFFCFFF7B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFA6BDFF567F4A03E4401E97D1222BFFCC00000018000000000000147BAAAF5A000440FFE0FE080E1EDE06040000000000000080F020008150B40000000000037FFF7BE156FFFEFDFFFFDFED9BFE71FFFFF7F5FFEF9EC456B809BF480065D7DF1C00000040000000000000017E79DAF0502103FDC07F11485F8A04000002000000000081E000000020E80000000000003E6A5BC55FEFFFFFFFDFFBF7DF7CF5D7FFBFFAFFE50F95097F838AF6C0FA1FFF48000000000000000000000FBAAFEFA501081FFCB57FC4276F4C04060100020000000002E0000000485C0000000000013FF779571FFFFEFFFBFBBFFFADFD51FFFEDEFDFDFFE0C4ACFEB0060000D58F;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h0073B00000081480275C00000100012BFE34D70AEF30FB5FB33A8EBDB6BBBCD30AFF8A7C7D66FEB80026FFF054209FFFFFF400000000BE0000020000000000FFF82000000000100000000032700172C0015AD000000408017DEC000000000045EFD95DCFAC52DBDFE79E6BABB6BEB6DAADFFD3FE36CD7DDA0289FF5029803FB3DFF80000000040000000010000000FDE855700000000C00000000031FA01BB40026D68000000009E9EE000000000003BFF8F778AEEB2FB5DE7BFDDB9865F7AC98AFFE95F2934AE008022FFA05544748AFFFC0000000080090000000000006FE15410A0000000003FF777D71358056BA004DDC800000A002B4BC7060180402040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h542D4E6F7762DAC534A1EFB386AAF6F79FFFE3AF93597F020005FF4099AD7B73FFFC800000000024000004000003FFAA1C85540000D000387878C23DEC01D9802AB4A8000000000E273378FE3F8F80BCFF3FCFC6C666FBEE3CF39ABD965CB4CBABFFF1C6FCAEDBC0B5DFFF80C36B750AFFFE00000002119200000000001FF80076735F00016000D6F4BDF0BDBC096DC016DED00000000005B77BD6B53D4EA02EAAAB6D776DB6D6DD7DB6EDB78EBD34D23FFFFD07E31927B05FFFFC087CD02FC37FFE0000000026200002000000FFE0488BAA6A804A00006EDED48CECD004BC4024EAC00000000087F0BD6E5FB6EB8076F79DEFB5AEA5F75F6DD75FA086CEB2CB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hD7FFF933FF3ADBEB06FF208504005A35FFFE000000006D110004008007FE00123D779B57F000005B76FE7AD6B412F800045F400000000223E36DDB6ADDB6416B6D5B457768A5BFDB5DF6EA87D62D35D2AFFFFE99E3F5F7A215FF801048007ECBFFFE0000040142240000000037F00AA4ABAD47D3C00001376F707FFEF81666800B7B600000000001D9D6B67DDB77415F3BCEF7D6EEC5F6D775B7EF87966EB2C6FFFFFE10DEFB9BE02417FD00B500DB2F7FF600000800BE4000200001FE0000015AFBF07DC000005D770F6A57402E1E80116F0000000000A09D7E5BB76DA3036BAEEB56BB6A45B7FB5DF75A83E70D34D8DFFFFB08B67DEEFA2129F6815A822DA7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hBFEA0020000054200000000FF000154AF716F3F5400000EFBE3F777B600C6C000BBC000000000030BCAB6D9AE6F8805D9765F377E1D3F69FEDB5DF9DD7FDB6CBFFFFFF134CFFD7F41457EF82A100F64FEFFE84000000BD00000000FF8000001F5D7F97D718000255B32D2D2F70273B000293C000010000402AFF3B5FB754026B5DF6AADB4751B5FB7D776D83EF1D30C2BFFFFF9075AEFFDC0157FD515405CC9FFF7880000008D400002803E0000534A8B5F97A0DD80001FF07BBBBBD800EB700078E000000000002DF6AB6ED72FD013ECB57FBB2C9C967966DD6CB80976EF8EFFFFFFD8A1AC7BFE9542FFC02B100B527FFF000000000B01000007C0000008375;
// synopsys translate_on

// Location: M9K_X15_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFB800000001D000008000007EEAEF7790D000FFEA481EE28FFF070602140001010000002620100000906E0000000001015E7B7BE5DFFFFEFFE7DFFFBFFB5FEFFFFDFBF375FAC189017FE029000B745EFE4000000047240000000001DBC7B5DD478487FF5FA50BF03FE7070701000001008000403020000000203B2800000000005DBE77C73FEFFE7FFFFFBDFBDFDA7BFFFFFFEF2EFFF132177F5054401AEAFFF4B0000001BAC0000000000FFD769FB80E103FF8020A4FBEDF87078282D101010040004060100000001077034000000000397EF5C73FFFFFF5FFF7BFF77BFEFAFFFFFBF03FF5FC4955FDC02C8004B45FFD400000105750000000002B6EABEAD5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h6880FFEAAAAF92FFFF53C38B8D80008086800000A018000000021DA03000000000387FF7C5BFFFFEFDF7EFFF7B7FFFFEFFFB7FFD77B9FA2C0AFFE052204AC93FFEA0002802ABE0000000017F85DEFF604007FD50460FE96FF983B9A316818000004000222018000000000E89200000000030BFFBEFDFFF7FFCFFF7DFFFEF7FFFFFFFEDF67DDDFEBE2BFD44AA00436B5FFF80020000F6500000001DF43AB2D5CAA23FF12FB153DFFFF7EBC3C3FD80804060400014100C8400000003D54200000000100FDBCFFFFFFEFBE7FF8FDFFEF7FCFFFDFFD5CD7C6A4FCAFFE8594001587FFF60000002AE84000000F790B5DBBF1048FF4AA82A5FEFFFEDC3CBCFF1C04041;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h80200030A8040000000004C2920200000028DFF6EFBFFFFEFDEBDFFFFFFFAFF6FFFBDFE82DB63CD3FDFAA1B0000B633FFF84000000F528000005FC0A2F7FD54207FD1557D2AA7FF5FBFDE1FFA8804023600000201C04020100000201E80000000001CEFBCEFFFFFEFDF5E7FFDBFFFF7EFFEDF7D5BD5D0E21FFFFE0AD409550FFFE040000055D4000001FE200F5DDBE281FF42BFD5DF5F7CBBDEFF5FFE0C0A014002000000C060B0000020561518000001024CFEFDEFFBF7EFDFBF7FFFFBFFFFEFFFBFFEB5D9F88C47BFD40A0000FA2FFF010000001B59000007A80294B7F6A81FF095D57F75FFFBD2FF5F7FCE2A04048300000080E030100800000A1B0280000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00018FF7DF7FFFFEFDFBF3FFDFFDFFFEFFDFEFF27E9792897C2B0152004AA27FE2200000056E200003F00002FFAA100FFA22AAAAAEFF7B5D47F8EFDDF07033700010080406031180400000416802000000000FFFBE3FBF7FFBFBFBE7FFFF6FDEFFFFFFFFFD53E4505F25B2FC007FA5FFE800000000BB4000168000298AFC02FFD0150FFFFBFFFFFFFDFBFFF2F57020D030000000070301C040000011590000000001CFFDFFBFBFBEFCFBF7C7FFFFFBECFFFFFFE80040004002C008000000007000003F80002F00007FFFFFBFFFFFFFEFFFFFFFFFFF82FFEFFFFFFFFFFFFFBE109AA8C49FFFFFFFFF7000000042C8C0E0EE9C363C82278E18000402C78F3E4110;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h4B37E6A36B20DB7A76CF4ADB3EFEFFFE867EB3F76FD57F9B8000BFC048A40B247FEF800000084AD600000000003B000010000000000000172F7B6E66D6807EDE2066DA408000240802577D566F9EF6FF92BEB7F05FB1565834D7BB571FABABAE89B6B9CDDFE2F7E8000FFF84CA8801D3DFE6800000001F3A4000000003C00000000000000000001DBB2F7E1EFA8096FD0546EF023BBD9F8D03F97CFB1ADB52FDC795D2BAF5B99EF8B2D759DB0EAAFFFE8E39FBE2DF55ABF817FFE8000A440690DFFF400400008AA9100000003A0000000000000000000017B5B5B07F6E001A7934137501BEB6DE6A8171EEAE3F6DB9BEC5CEBBC46EA516D935A696FF36EBABAE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h90B5F0F8BFACF1BE807FFFF8050803F1FFEF4000000235B84000000180000000000000000000001ADFBF172B7B444F262A872E89B5DDE9E601E9DA7D95E6E9EFC6ADEDA23BC5BEB3799655DB1648A6BE173CE8FE3F4B46FD300F6FEA0A500EC3BFF90A0000046F4A8800000800000000000000040000007FDADC1DB6B7003C1B134DBE06DB5BE75605DEB573DEB7D27E6DF75EF1B6CB38F273B697D72EABBAD2E86EA2FFA6A59DB620007FF815040564FFB84000000139A0400001E000000000000000000000002ACFC3D79BBD40132990669D83DDEFA5F9003A5F8F6BDABA3FEAB2EE408B5535B0F5C646DA3EFABEFAAD3EE977C15A8D5B4012BFEC166A16A2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hAFB2D0000000AC7500000C0A0000000000000000000000176F0EDADD9700CEBD0C1BC1096EA672A808AF6B9DE579D23FEFD9B76FDDDA3DF6FBEF6BAE076BAADA926EB33DF415B7FE9004BFF8088045F1FFC80000000137A2A000E000000000000003E0000000000BC04FCFDB5D001DD30A1F0C0FE7E1FBFE08F53E0AB7ACB45FC5756D02DAD235A4F79E8E9ABECAA6AAA55EA63FDD532AB400017FD016921F46FE90080000026A95000000080000000000BF8000000000020000004ECB815B41804CDC0100000000076BB9EFDB7E415F97AEDB83DFB06D65F3AE8DF686ABBCFAD9BF8B1FBCFF2D7D20157FF02D2049D1F74F0000000157E20000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h05DE0000000000004818184BEE01BDE84003A2063FBE0548953D00000000322FC1004A2D7AB07DE9FBAF4FBCF6EAB6EAC8FFA5A37F7F37EC4000BFD82B902CE7FFFC80000000755400000020000000001B780000000000000000004D6C02EEA000077000000028410FAF93816FFF011FFF804027EFB15B6DEBDF0DA9977BBABA93BF9B73DE9FDD7900557FF114200B8FAFF710080000AF400000000000000003C06000000000008000000007E10265E000B6D500001040008A9A000000002097F390792D6D756FC4EB9EABBDD6DAAECBA77FFEF9FD4FFFE940857FA02B402D7DFFFA00000000658000000042000000157E88000000000000000000578001D791;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = 2048'h805FFBFFF55FC081BA50907C0DF6180000001C17808300098BE146C7FC5FD63FE6FFFFFFFFFFFFFF6F7FFDF6EBF51BE8DF06FDFFEEFBF75F335BD1025BDFA4200437FFF7FFFFFFDFD5FD0010000000008465FBDBF7F6F0F37EB3E3EA0FF7082000001C0FF423F80FFB3E7E07F86F7FFFDEFFFFFF7FFFBFFEFFD9FEFFFB7FFFFFDDFEFFFFEEF5EF538CFFDA02DDF78000504BFFDFF7FFFFBAB7FC5000000000008017FDFFF9BFB83FFE48B0BE03B3C01000001E0FFC13F83FFEBFFF27F9FEEBF7FFFFFFFFFFFFFFFBDFFFFE7FEBFFF7BFEFFFDFDB6AFFFF6F575F41017F5F890804BBFFCF7BFFFFDFDB7D100000000000807AFBD7FE5F7A07FF13C87F8B5BE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = 2048'h00001E0FFE03F83FFDBFFF17F8EE7FAFDFFFFFFFFFFEFFFF75FC75C22C7E0BE01CDFFFFFFFF7F777BAFD6805AA7F8410100FFFDFFDFFFFFEF57C5410000000008013EDFFFAFFDF03EF4420DB2ABBC0004A001C3FFF93F8FFFA3F3F07F97FFFF9FF9FFFFFFFF7FFFDDFFDBF7DABFFF6FFFFFFFFFFF7ED6DAD75FE80027EDF82A8145BFFFFFDFFFFF7B6FE800000000000821BFFDBF75B6980E890D40642B5F20020001C1FFF83F8FFA3BE1F87F8CFFEEFFF9FFFFFFFFFFFEFF57B6FDB7EFFFFDFFFFFFFFFF6BFFF552FF52A09F97FCC080017FFFEFFFFFFFB5DFE040000000000800DFDFFFB6FBE10DD624803817EFC0020801EB77FC3F8FE613EDF07F94FBFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = 2048'hF69FFFFFFFFFFFF77EBEDBFFEB5FEBF7DFFFFFFDD9DD56FAFFFA800495BF2134406FFFFFFFFFFFFFEFFB10002000000080277FFFFD5DEBC02EE8A805E1FBFF0011003E307F83F83FA33F3F07F94FF2F7FF9FFFFFFFFFFFBFDD6F6DF6BF7FFDFDFFFFFFFFFFF7FBEBFFEE504FF9FEA8980427FFFFFFFFFFFE7D7D200010000000800AFEFFFAF7FE005F76754B705D6B2000001F003FC3F83FE43FFFC7FABFEF3FF51FFFFFFFFFFFFFBF4FD6BFEAFFFFDFBDFFFFFFFFFF6717FFD2808576BF0600005DFFFF7FFFFFFFF7DE8A0000000000800EFFF7FCA7EE545BAEB20EA4DEB70000041E000FD3F827F33FFE27FD6FEDFBFF9FFFFFFFFFFEFB77DFFD7D5FFFFF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = 2048'hFFFFFFFFFFFBFAFFFF70901FE9FE0888012BFEFFDFFFFFFFEFFB82000000000080057FFFFADFFF006FC7F415DA775F2800001CC00FE3F801FC3EFBB7F09F2DEBF79FF7FFFFFFFBFFDF697FB7F3FFBFFFFFABABAB528E2B087E840265777B0280004DFFFFF7FFFFFDBAFD4180000000008003FFDDF929575017C16203619FE7C021201F200FE3F825FE3E915FC90E933FD6AFFBFFFFFFFFDCEBE0000AB8003C0000000000000FF6007F72809FD1FD0D54002F7F7FFFFFFFFFDFFFA00080000000800FFA5E86FFFE002DE94A86C2B5F1E200001E000FE3F87FFEBF3897817EE57DFDDFF7FFFFFFFFFBB561913FE0007D884A8242A040056C68772800B4CBFA63E8;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = 2048'h407C7E6C7D3C0120000068056BBBBFAA0004BFFFFFFFFFFFEBFFFC80001000008000D6FFDFE5FFFA037F1EA8051D7FC786201C004000000000032ABFFFFFFFFFFFFFFA53BFD5DDF573637820E92A011C005C7C3C7C0C0010000028035FDBEF280045375FFFFFFFFFFFFF92000400000080002BFFFFF8B7EA80BEC71026AAFFE14810BC00240000080001A557FFFFFFFFFFFFF12BF7B4F7F40DB5281020343DADFE3C7E7C7C0F10080004080AAFBD7DD40002C3FFFFFF7FFFF5FFF580010000008012ABFF8FF2F3BD82DF94580203FFD0A1081C0010000004000052BFFFFFFFFFFFFFFAD55D6FEFF060E27500599C250D6A767C7CFC0100200000200B7FEE7F48;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = 2048'h00054BFFFFFFFFFFFFFFDA080244000080086FE976A47FFE00BD91912F47FFF010041C008000000000009967FFFFFFFFFFFFF8EFBBD1BDF04AC84A085182014500427E287842400000000016DFD8EEB2000158FFFFFFFFFFFBFFFCA00000000180007F35E8FFFEFE017ED4D81321B6F809401C00000000000000E51FFFFFFFFFFFFFFFFB6EEFDEF9340C160430B8C10400007E00F80C200000052015AFD7BF480882AD7FFFFFFFFFFFFFEE8000210001800FFFFFCF93FE46809F62680DA15FEC00001C004A000000000015F7FFFFFFFFFFFFFFE577B7FFFC1500012727000108015FFFA27800100001051052BFC8FAE8008175FFFFFFFFFFFFFFFAA000000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = 2048'h804855FFDFFABE00417FC8FAA090D6FBC4001DF0015555FFFFFFFFF7FFFFFFFFFFFFFFFF8CFFF5FC0A080128821000155C6FFFFCF88121001400002B7EA7BDA800A02A7FFFFFFFFFFFFFFE000011400180056BFFEFF95F62F15F82900DA1BBFFE0201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB3FFDF7E0A02005D25080000005FF7FCF480500000001012FF4F7E50000154F7FFFFFFFFFFFEFA5100000000800015FFFFFC39F21FFFF87C11897FBBD4081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9100DFFE6BD0000801001600000000000008082A8000018014F7E47FBE00800087BFFFFFFFFFFFF7F008008A00180002AFFFFFBBD5F87FFA55A01E23D6F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = 2048'hEA041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80055FF2FFF00004040040000000000000000600100208000217F117D500022A53EBFFFFFFFFFFFFBD800240000800015BFFFFC30BB51EBE876036875ABC0020000100000000000036969FED853008000A1BFFEDD7F8000100000C0002AFF777CFF7008C00000180057FD3FFFA4008009DBFFFFFFFFFFFFFE80400000008000357FFFF8BDDEC0FF829C88FE5FF3E800180000400000020000955FF5A8849C10000E75F9ABFF4000000DF10000535DFFEFFFC0C225002400000ABB7DFC500450A1BFDFFFFFFFDFFFBDAC0000000080002BFFFFFA0B6B00BEF62A004FB5787200000209000000000000EADFFB2A50;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = 2048'h021D5FFFFFFBFFFEF3BF42002400000081FFFD6F07FFFF8416D1448DE1DFF97008101CC81FC3F83FFC7FFC57A00E9F5FFFFFFDFFFFFFFFF76EA1060AB5FD3DDD4BF67FFFFFEFFC786D2A01EF93F20D40002FDFFFFFFFFFFFEEFE800000000000A8477FFFFDBEBEF02BE12402B077EE7204401E105FC3F83FF2FFFFF7811F2EEFEFEFF6FFFFFF7FDAB5551B2007DE3DEBFDDC7FFFFF6000F8F04802584DFE57E80012AEFFF7FBFFFFF7FF6080000000018002DFFBFE4FF20417F88297543FFE2800001EA0BF83F87FEABFFF5FC81F9BAFEFCFF3FFFFFFFFDD5FA5850002EE38FBFFEC7FFFF7C000F1D5002B5E27FA4AAA0017D7FFFFFDFFFFFEFD290000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = 2048'h8002BFFFFF9BF8000B726E82DA14FD0042041E3DFF83F84F215345F747EFEFBFE79FFFEFFFFFFFF7B55AAABFE59C39F0007C7E00FE7000E2E00206E093FE0F70010BAFBFFFFFFFFFFBBFD020000000008002BFFFFFA7EE0F5DF48B04F0577F9200001E0FFF03F80500A80F67FFFFFFFFFD9FFBFFFB7FBEAD6FD2EA77DB1A3DFD006C4E0078DDFFE1C800159D55F61EE40017D7FFFFFFFFFFF7FF50000880000080115FFFFF9DA7C1FFF8A5C0B90FDF8080C01E0FFF83F80000B2B5B7FFFFFFFFFFBFF6BBADFFFFF7AAB90348960E1DFD42587C745DFFEFA000003F6097FD2B520009B7FFFFFFFFFFEBEDA0000000000080015FFFFFD7CD7C7FFA3692EC07EFE8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = 2048'h08051E0FFE03F80000555B7FFFFFFFFFF6FFF37FF7FFAFB8FD65E0800BB584FDB66C7C7CEC7801C0402012BA57FB1FA80807D5FFFFFFFFFFB6FFBA00008000008001AFFFFFDA97D21EF94641392D2F3220001E0FFA03FC40000AAEF7FFFFFFFFF3FFF7FFFDDFFFEEA2DE21420C1F01FC005C7C7C5C78014CB0003E8157FA7AF2011ACFFFFFFFFFFFFDFF440000000001800157FFBFEDAEF80FA256801E0ADF7802001E1FE801840000155777FFFFFFFFFFFFFFDFB7FFEFF57FB47BA43A02C1F8005A6E547C3C02858400A922AFF7AFA40006F7FFFFFFFFFFFBFFFC00022000008000D7FFBFEBF7DC13DD12C015036BBD00011E0DD0028000000AAFBFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = 2048'hFFFFFF72DAB7FFB7AB6F00660D23D0FC87B47C7C743C4D040000240A5BEE3DD5000927FFFFFFFFFFFDFF42000000000080002AFFDFF56EFD05E7B0681DE1FED640001E01000000000001D5D7FFFFFFFFFFFFF9DD6FFFEFFAFDABA0A134E5A2FFEADC7C743C3C664200811C052FF71EA400AB76FFFFFFFFFFF7FFFA10024000008000DFFFFFE7F7E8035BFBC10CB2FF7B40401E01100000000017EABFFFFFFFFFFFFFFA73BBFFFFED775CA5C8280129BFBFF47E4CFC3F020800002402DFFBFF54000BD7FFFFFFFFFFFDFFA600008800008000ADFFBFE95F6944FDFD422A6FF68E20001E000000000000045567FFFFFFFFFFFFF4AD7FFFBBFA8EFBD030104E4070;
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = 2048'h01220000000039FA8104E2FEBFDFFFFFFFBF6D7FFFFFFFFFFFFC787FF3FFF91FFEFFFFFFFFFFFFFBEA0125DC805FE800002FFBF3FFFFDDB7AFDA80000000000096BFF6FD5B6FA07BD4D80C2937630010000900000000027FB50A1D7FFFFFFFC493689AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF288296E1057FF4000013FEFEFFFFFFEBBFFF080000000000BD7FFFFE57F7D0DD81721103DBE0000000121FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFE4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAD32C2CFA05FFE000000FFFD5FFFFFD56DFF6000000000000C7DFFF5FBBFF102F501806C0EFE88000000D1FFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = 2048'hFFFFFF7FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54802AEE012FFF040004BFB6BFFFFFEFFFDFF500000000000AAFFFBFFBED7E813BD4E12A0DDFC000000555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD340135D411FDD0002097FFDEFFFFFB55FFEB0800000000008B5FFFFF45FD920DCDFC83507EFC0012800D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FFFFFFFFFFFFFBFF8FCFEFF5EFEEDFFFFFFFFFFFA492D6D800DFFE0000027FF75FFFFFFAE9BFF80000000000096FFFFFFABB7E00BF3EC023C7F37200800025F3FFBFD000001DFFFEFFFFFFFFFFFFFFBBFFFDFFFFFFFFF67F6FB7BE37E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = 2048'hDFFEFFFFEEDEFCFC91915E5019FDA000004BFFEABBFFFFFDADFA90000000000083FF1BAF24FF9015F1A50A2B3BDF000000031C000000006BDF002097FFFFFFFFFFFFFF57FEF77FFFFFFFFFFFFBF7FB7EFFFEFDFF6EFEFDFE2A66FD8087FFC0401037FFB7FFFFFFAAEEFF400000000000BFFAAF8057F5EC06FA7480079FCF800200009C0000000094EAF00817FFFFFFFFFFFFFFFFFF5DFFFFFFFFEFFFFF74FBBBDCFEFFDFEEFFDFF6C1293E902BFFE0008816FFEEFFFFFFFFB7F7800000000001CAFFFFDA7FFFC30B70BA84AA7FD3E00200009C08000000175F850007FFFFFFFFFFFFF7EBFAFFFFFFEFFFFFFFFB7FC7DDDFBEFBFFEFFCFB571A97FC22ADDFA040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = 2048'h006FFFDAFFFFFEB57DFD20000000000000D7AEFF9FC3EC02FD480160F7AAC01000003C000000002AB9680467FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBF7EFFFFF36FE6F6EDFEF2B24AAF54043FEC1202827FFFDFFFFFFEF8BFE40000000000080ABF7F7FAFE40057C9C00D877F4F00080003E000000000DDFCE0037FFFFFFFFFFFFF7FBFD5FFFDF7FBFFFFFFBFBFBFFDFFEF6FFEEEEF7675AADD800FFDFA0000457FFB7FFFFFEFBF7FA0000000000000077FFFFCBBE8002FD0B50A93FD6100050001C01000000300EFFB907FFFFFFFFFFFFFFFFFFFFFFFFFFDEFBFFFF7C3BEEDF1EFFBFEEF7DB33ACF7EC819EEB8280088FFFDEEFFFFFF6BBFE500000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 .lut_mask = 16'h1110;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'hE02F93FFFFBD5BA04AAB85FFCF18F080FFFF3CF000C1D558A8000A80894FFFFE800016FFAFF777FFFFE841078102E750E33C7FDBB2D939D600511000703801000103800000054483F220AA80126BBA00183F7FFF7FE29F25E1F25C1FDD6B9728BFFFE7C000A2AB54600104F49E037FFE800009FFFFA5FFFFEB2C20171B05051D46605B7B876053BBA118B000840000401E80D00000001D315012180005BF4E803656FFFFFFCD7F5FE5F92147F8CFEAD2FFFFBD8000515DD72A209150170857FE000016FFBB7FEFFFD7C800EF86046289BCB3D39E88719E94801E0000520000CF1020080000187650011E200001573E20072BFF7DD7F1FFBDEEF9D3CDBFE784B0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'h6FBE7FF400A3A6AA820824FD5D550D5E800005FFFFFFEBFFEB08417F018014036B0C8FFD26031D10882C000014A01002800C002000098EBC045F6000000DF7E8004FDAFF7FFCAEC7E4280F9B9F90B2E91BFDE5C400A95DF55510505AD7BE073680001AFFFFFFFFFFFB802069881804582E02D3D4F1C074070000000008480070A00402800022B555000FC1010003776A003FF5FFFFFFECF1EEA793FB7FAFEAF9811F1FC00043B6AD4150054562E801DE000003FFFFFFFFFF570050E016425A5FB9E17396F600EC006000301000D20800440320000040FBD500A2200000009D9680078AFFFFFFDF6FE9FC75BD0782D9C8A21F4FC40030D9F66A08002BC4BEF4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'h00000FFFE7FFFFFFFA00206104008C3FA7980757CEE0C8042000000202FC0006040190000046451A044488002000270DA00BEAFFFFFBFBAFEF75FF8471E7CBF3E9BA3FC4C0CB575B90000550992B2AFE80001EFEBBFFFFFF36005221087022FFF5382425F793300850000330E1FE200100001D000296408C09A7320000001DE9C802F9CFFFFFFC5FDF73FF51FDBFFBF2B9784FE08012AEB53284802562BA94AA80002FEF4FFFEFFFEE006801009E20939CBFA802F8A4C011500000849EBF80029030040010E54280276A04800080067870009FF7FFFFFF2FE3F3FAC7DF7FE81978992DE44041B5DAC8420292142BFFFE80005BFD6FFFEFFF5E08202200378B78;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'h02123D0F1E788023340008634FFEA80030A002405733CC54257EA360000000DAFB402FACFFFFFFDFFDB1DD0276FFF1BA26449FCD00215A6D654901490AAB5A2A80002668BFFFEFFEFC3000020039F8983819CE040D4C010A26000005EFFCDA04280102404C9819B8163FB25800000024FCF00BDF3FFFFFFDF5F3E87EFF69F67CEDC22DE44000AF93A8104014006215FE80000AA52EFFFFFFEA4800C018637E0A1A51FC1017D000206C00004B93BC68801688A00019844973680FEA120000000BD1FC03BF3F7FFFFE73F7FEF9A108721DFC3287EC80419EFED5200A895AB556D480000008F7FFFFFCE80042C2A0239FA196434F8000802050100004409A4FE600;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'hFE7CF68180AED5414108420ADFBFFFF600001FEFEFFFFFFFFFFE73EB0E80F0EE78E63FD2512201103677082000000B2F00020056F02E5CC0700C00740189E4238FB63BCAF0B92DF093F97E22FD8F8067F1FBFF8060BB6A4A0AE248B577FFFFFC00000FFFF5FEE7FFFFFE7FE00D40FD238E3E2318A8DB238D50E4120200001E1E00080018FE8DB5E0820301EC0022BC400ABF9F9DB382A6737BF8BB839D97C0FFF7FFB79FF855D500A000304ADBFFFFDE80002FFFDFFFFFFFFFF87DC21E00C7642A1C3EB62C0C9CBC11C322001000787802004005325A0D030000C570000AA36C027F5F0793D38C74DFFFDB7D8FCE81291F1BEFF0363F6A84155925552FFFFFD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'h800055FF75FFFFFFFB0079040130B0B0B5657FA0921C7B898565620C000011F0001210012D88C6820C003ED1000396B0109ECD5BD7FCFFD9E4FFDBBFAB9800FF7CFF1DC00382D1A1000342029BFFDFBE000007FFEFFF57FFD60879000430F22034817A9C12E26EE4068004200001C3C150000000512BDCE00C3207BF1001EF005C25FFFFEFFDFFDD026AFF7F26EC03E9F9FEEDC0011FA3004A9092C0EFFFBFFE0A000BFFFBFFFFFFAA3E31020809EA402880B9F60550D70C2A10402000030781800000001C4A50B8081020BED4006A05C70BFDFFC9EDFF1C1924FD1C947BDBE03FA981C03602D488804408201FFFF7FE900014FFDDFFEFFFDFFD58021251FD30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h720C94FF46A7132877204038000A1E00000008002742A53C006030DF91400A010982FF7DFFCCE0D8B8CFFF26D9DEDFF0BFEE1DF8F807AA42422001488BFFFBFE000007FFFFFFF7FF7FFE300042A1EA322C920DF474779571CA001004001538000100040009C1041F004003C806D0028065D1BFD755E4DAF39F3FFE2E9B6726003F9C239EF00555B0128A812A6EEBFEFE00000AFDF5FFFFFFFFFE700C41A1D59B9AC543F8ADDC1C63BE5800900050F000008000000060E7DF400181F3777400E022003DFE3FFD8F8FDF663E6FDF75C8A17FF8CDE180436A604004824A83BFFFFE800015FFDFFFFFFFFFFC200D09A1C326D3B33F647FDCAB8371C0202000E1E000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'h07000060805C47F4B00C1EEB73CD005802D178FF9BFB5F5DAD3DCFBFDF096002BEDBEDE50002AA903040095212D7FFFE00000AFFEDFFFFFFFBDF10380343A0351E322FEF706EE19CA100A0000283800400280000002115FB440029CCFEED000E0181FE3FE3F64F3FEF8F553EAFAAC9FB7B5F6F9C00A3D56A080414A0297FF7FE800015FDFBFDFFFFFFE84005D143C701F8838FE0F4F77E3A6E0AA200040F000AA0100000040085610780FB5036B5E003838155FFEB7F4F7B7A2E95FF116BD26FFE3FEFF800039AAE0800214C41A7AFFE00000BFFD7F7FFFFF79D001B8141CB43E0524BE7B9D21C77381000000C1C01001800200001004F692521AD404DEB5800;
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'h08C910024A2170CDA800FE8CC0000005B6ADA9D6FFFFFFFFBFF6DDFEB56F3BBEE8A4ADC44000E5556A8020020515A77E800000043FFFFFFBEE0828C24043EA45EFD9C3F8C3E82341A000000F7341F5060010002806028157A0002FA0A000000C912F44A7FFFBFFFFC5FBFCEA91E2FFF824FC2BEC0000BEBE95500552A8A2C096800000057FFFFFE1DC385B8100F0DE797F9A5C662000CC818008008F332027818000007A400E112100001BD028000014DF5FFB5BFDBFFFFFF1067CA2523FAFFDE5FBCAC4C000FFFBEAA000040108470200000028CFFFFFC17E797E85011C16C2CD3F148C701082810026001810356001A000001280116EC0400007EA16000029;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'h1E5FFF76F3CFFFFFFF017C1F6E9EE0FCB67F608C80FEEFB6AAA806A820524080800000057FFFFFFDB86B858403000629A7BD61881240006400040018273B1602000003ACC0342120304000F3EE8000BA7F2FC7EFAFE7FFFFFE03FCEEBDF9847FE2E8C844C1FFBFEDD552000540202568000000257FFFFFFD7CDE28000E8041A1FD9F9E24D3000030010A20206287E0863A010824A31876E8200C0036E2200781EFFFC7E1F7DFFFFFFF01FF7F3FEF1F15F764320141FF7FFB554981A0100010B4000000146FFFFDFDD83CEF001F000839FDB7DED820000000000250010164FC60018038910F8D3C6F0010001D916C086746F7F138FBBFFFFFFF017E6F3B747FC7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'hF2124C0043FF5FFF9552240AA1022A2880000025FFEBFBF9B95103801F00020ABF0BF192F044C000020845040020D880080383107F09004480002006F15F290CEFBEFB7E1F7FFFFFFE14F84F32215B57FE6BF5C183FFFFFFB5409150148021D20000028A7FEFF7F9F160500077D0010250D9FC3900C2180010129500001B070006C43380BC7840C470000000BD7689390DA77F7F83D7F7DFFE0200FF4E3FAF503E393B9051FFFFFFEBA2540000000C628000010D7FDFD7F873E8F50132780060D536FD2A276A2000050820200000118000509E4371E949E75C000000669F2CFEAFF057FFE1FDFFFBFE8101FE7BBFED471DF4E80413FFFFFF34AA12A80A080572;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h0000082B7FFFFFF8F2C30C000FAE8028103CFFDE004BA00080B0CA200008A1647A42DEA7478006830B0002000BDC83FCBFF5D7F9F83DFFFFFFA5417FBFFFD51DC5F92A2705FFFFFFDB2898000142031C80000252FFFFDFF2E2125000D7AFA0BF0353993ECAB4C002A20341A08000E20668808C4F4E30125812C00400003107D3FFC1F1FCF60FEFFFBF60AAFFE7F13470FEF93BD2C0FFFFFFF6D525A4000802F50000088BFFFFFFB3E584001E1D0001FE00B9F06CFBE0E0003C06D0060001140D38F84C3EFD3160C1E970000000429FC87FA16D775F1BDFFFFF920DB70BD711E5DABF5D42707FBFFFFD9550100005141C8000082FFEFFFFF9E7AD003FF5C403FF;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'h00003DD0EFFFFBFF03FF01F477FFFF1E09EAE7E0000A0DFFFEDDD31DB0640000D0201EDBB601F6F060012007CF7EF7C00B3E4FEA329FBCBFF2FDB407CF9E3ECFFC580014D5556855A072AB3FFEBDABFA40000FFD5FFFF7FFFD7F01E17FFFFC3A794ACFE00004C7FFFFAFD8567400000192680CF07081FEC01C02080BC9B7954C5F63B7A2A3E6BFEFCABE3807847F643F5F140000B4BE9202542D556BFFDABFFE000013F7EFFFDFFFFFFFA1EA7FFFFC3F539A3B0800004F7FFF6A5CE003C0000E05CD02F14CB60A800300A6046245D60170663F8493F9BFFFA327A20FADF76F7C61050005977548555319555DFFF6AA7E00001FFF77FFFFFFBFFF15E577FFF4FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h27D634280400C7BFFE1EE14E040000182C12807B212D3DC000C039B69E119220060218A466FE6B8CA55BE00AA3C6F0F3FF028002494B55011806AAAFFFFB5FFE800023EECFFFFFFFFFFF20F27FFFE3F03C3C78400082F5FF1D3AE7B9AC120000510B712EC5499C700020086939F7DAA000E02A31DF2E3EEFABFDF82CC5FD53CA7B80A00496B7500AE402EAAD3FFEBABE80000FFFBFFFFFFFFFFE21F4BFFFA7E513297B0D0800869FF27B0F907C002000C1E680060412457C0018021858E7687A01BA93C3F1DCA7DF19F57DCB85F6AF1FFFFE3800956DA94480085557B7FDEF5A800013EEEFFFF7FFF7FF75E23FFF8EF3FF170200401D1036FF6D1451C0100001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h600886018884776700020023BE70AB7883E1FBFFFED1C1EF53F05B1F01F77DB63F1E0A002AB7AC2A1886AAABFFFFDBAE80001DF77FFFFFFFFBFE20E86FFE5BCBB38FA420403C302BC1DA778C41420003000C2400E04E88154000C009D763BC42224DB7C6F144FC6FDFFC13CFC3BEF1FD7CCA028115DED3114A425554AAFFBEF6800023EFFFFFEFFFFFFF71E22FFAFBB38931668100B028E75972EE04010200060100C2E0889E6795780010061C02017CB841BBC58BA3BEFFF01D05B78D60CAB5FAEF81805577E822B5158AABFFFFEDBE80000FFFFFFFF7FFFFFE60E4ADFC3C48156CBCC202982064E93CCC0C02000000600072B40625879D84000C0091284068;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'h9E0020CE0CF307FFF3E5CE6FB643FF7FF33AE4702ADD6B4422C222AB6BFFFBE8800013EFFFFFEFFFFFFF31E10EFA203600D802010292407AD5B2424E0030001071001C9D0022C3A78100030027B0419F5901A60AFC7C5E4FFFCA36C87BA1630F5FEFFF14127AD4814A114455BFFFFFFE80001FF7DDFEF7FFFFFE60E00F04CA909C1800A1510404E221ACA101180000A8ED80071E080100EC104000C0085A37F2BEC17FDEF7FBDB35FBF6F8028F827ABFF2173085155555482A40292AEAFFFEBE800007FFFBFFFFFFFFFE29E10F584FED2001C0280D9000F38627520021000183800001C8C04A047C20000030022C470ABFD8BF9FF3BEBC2C63FAF910AFA3FFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h4BFDF6800000023C000800000F0005415AE0001008001C50D9000801340A03F00044010820920004000000034CFFBB7D63FF3C02A0D6AFFDAE4511CDB8C5141081103FFFFF6EBBFBF6C002BF5025FE3457F7FC00000000A001628000A5822814310005D400463430686201A3421000000001971296500000140000853079F8F7C1FE1A00F5AB7BBEFFA04FEE3965043286103FFFF1BF5AFFFC10157FC49CFEAA8FFFF5000000040000080000120442A0E0005BA8000A9428580201210281200000220E8440002000000000D03717FD5F81E80700797BB75BAD2641CEFBE534928908C7BFF55F57D5F4C002FF585FE92CA7FDDA800000002B20A4000001212816;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00022EFE5011063400000051E1E80400000005C6050000004000000A580EDEF7429003C436ADDDFDEEDE76DE39E10482808867F9FFFFAAFEBF60127FA0EA4456D9EFEC0000001AE570400000008886C000EE9455A0011618001400A8B05000100004020005400010200001840917EFD7FE5A01E03FD7EEAD7A5FF3DAE5CD34A284456D731DD795B7F92005FF87C411BC1FFFFA800000654EE92000200026380016000D668900080000A443506610008000004004A0100000020000000043FB1CE72E00F00EBEF567FEEA17977AC33CE2A06C8BFCCB7CBB6B7A04157E18309559A5FD95000000000DE24800000008000000FED9D170500000263E7C7CF8FA0051;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hF010900292080F4000040F9FC1F1C02A877CFDCFFCF1BDC1FCC194F2DF2F3CA2946E2FFF92BF47F7EF0005F0C82A02F697F75C00080004AA8880000500000217AAD4423F480402815D3B6AF6AEE00119EA4440FAD14105001005AADFC7DDEF9F87D656E6AA689AF5D5FEBEF7D60F38A08A1797FFD8C012EDF7C01FAC1050995A43FFFC042000021DD520000040000DD8018AA9527400000417AF5F5EFC2402ADB82829BC00058B00000BDDEE32EE1F8BBB7D7B77773E6F1DBDA7B5B5DA2A38A09A23AFFFB206BFFFFC00FF80A02002B51FFBF428000010ABA280000000001AB574500028A80000009DB52B6B787420FCE8007DED2C842180002BCB61EDBE3AC6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h2DAB95B9DD95AD6AEDEDADF6BE4A28A6C523FFFFE7B5FFD78807FFFF40D10AD55FFFC2800000253A9400000A000005A892A00145000002025B9FBF3F0772686ADC401ED452644040400566E35CF9B76F5EFD4F74AB4F2EDED56FBDC7D6400926D993DFFFFFFCBFFC037FFFFD4422057A0DFF80C0000040AF484000002200031EA910002800004085CED595B83F7C9A5EF4104AFD360140000017B799F677DDEA7657E5DE7DEA2EF6FDEB6DADBEA40B26ACDDFFFFF7FF2EFF800055FF40AD05D5B7F5040000002453240000002000036144A80A80000000006B4EDF87AB2E0FEB640E3756201880000015D97CAB0DEF8E553AB2AB6AF7B2BAA97D7DEEB45B1542;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h9459DDFF59FCA42D748005FFC15002F56FE900200000097650000000014000942945400000A80102EEEDDC1EBDA3403F2A2A3BB900020000800378FA7E15766AFF9FE9FFBF522CEEFBCF6DAFBDBEC20E9CFDFEFFF6FD5AF3E300A5FD40A405E8BFE41C80000022568800000200100049522800002D014003B5AFC5DBDBDA02BC0C03B7B00110C000000BE0D51ADFD1EA554D5CAADAEB2CDAEADB5B6DB5E700208E3CFB5FFBF8ACCFB2001BFF8154032A7B13F800000008B210001000100000148440000000A00000F6E6074EDECD8A92B20E1D90264A0000003C9EFF8BED71A03FE7FEFFCF5990EEBBDE7BEFBD9AD9A6872EBFC6DEFE557FDB014BFEC2AA01F5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'hFDFFDC00000004D9400000840410000252000000A254108553E00000002A898ED0845AC00A808014002000000007EDE4000000002DB46A76D000006BAADD6FBE8F65FFEEEBF95A5AF20017FF815002C7EFFF90400000A96A00000100A00410012000000208850025FAA800800107804FC945CF8C47E50800001C7FFFFFFB9ED2700600C016EC535ECC618F6DBDBB71E686F7BFF855FAADD7450055FD02AC03BDFFF7A440000001D800000022084082000000040000000001F105016082C105ED6044EC4884425002000010054800BF0ABED200D493DE617A9EEDAD6BABE6DF2C83F73FFE3FF958BFF20117FE015C05FFBFFFD800000015600000021001004900;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00029008012800098180A0C20380036FA124E3E003A200000000080400086B167D5C00701B689F6DBB756C7D77BBE9F601EBDFFC83EAB96B6E00ABFF82A133E097FF740000008000040000040090004000100000000280087DE055A1408009B58182C3F020901802000000100008B6B94FA980363DB5E575195F2FE712DAEFBE81FAFFFFB04556DFCC0017FE1159285A7FFE200000003001000004A1000000010000000000000004EC2880F0A008AAF793247B80038064800000001000076DBAB7F5603D74ECC37D1AEB5EDD73BBEDEE81FFEBFD5C88B5F75202B7FE82D57BA1FFEF50000000000D00000008044000D80000000000000016DE0050000081A3DB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h4145FB40180096000000D0000197BB3F5EABF03A2ED1C76D99D36D5B735F7BBE80FFF5FBAF5FFA9FD8000FFA0348A0DA5FFF90000000047A100008A201001F40000000000000002A763FFFFFF01158A909056DE02004425000202400522A952A6BF8F00F1678ED7E7ECB2DDD7BEAEFEE80FF7C7557EBF36D650297FE08D509C96FF7400000005B91400002000800FF80000000000000001F5A6121024400CDFC8201BC80003A110401381E02029DCF7F2A3FC55F3D5BDF6830D35DD74A5BEBB6815CB25FBFCFFFFF98042FF8274002B35FEEA10000002576200000005005E000000000000000003B775676F87C0064ACA22AEEA15BEFE4F900E783FCF32B6C7E;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00A01549EE012284000403C800185F60008D1020000000000048826DEFFFA6FF90C62DF0D9E2EACA118018214229460880003EBBFFF6E5BFFEA400780A00A83E02FFFDA0200000224BDA000000000F801700002555A440920000004204030E601180F6040000000000241096D3FF7FBE6F311F1AA037596088C02828CC28CE3880000FFFFFEFDAAEDFC007FBB104005BAFFFFF04800000494B3140000000900F81DEC5C87B4580009040342808000FD00007E590000000000011E1C982E7BEF80EC5EC07412DB454214030318A3BC608800003FDFFDDD77FBD4807FFE20502362FFFFE1200000009D043B80000088FD4B5B5BFB294A3810300420C4608000E74;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h01B688404002112000031BE40177D5781AA97A16C00F7ABC446808014A71873C800024F92FF7D6DEF7C0BFFFF402005D25FFF08800000055402D4E0000083C2200DB554D0BE2A792000036004300000000F8250801820040240020F406A8FB9FEE43346650AF9D5A132404508A618620800002DE355FA27BFD07FE5FF105201A9FFFCB8000000006E1347EC01003A01FD42DABB54551C000080010804844020002F8008420400000080042239F7FFE8FB1BC8FD85C0FEAAD5010187304511F70800008BFCB0007FDC02402AFF4AA40369DFF002000000033B849DF8C0030002801F2FEEAFFE000000A201710121409205C2AA232521000A801000900AFFF9E7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h402605A0292AFEAAEC99086290528E148080137FFBE15FE900000457E244505D57BC0A800000000D32120404004801015A248117D000018200400C14206A0CC8510109C0FA080000000221060EFF57FFC0DA84600A15DF775000680194B280118040057FFFB607F8EF4801FFA42A04759EF3EF4000000026D12000000022945416DFFF824000015200000A8E5C54A435140008008500000A0000005FA77A237E93A91EF005AF2FABFC0A00C41C028850802019EFFFEFAADFFBD03417F10A015C7FFFF220000004934280000D40080002DB67FFF40000A0F300001E86200738F86000E014040004010001512BD47553FE7EC6BC3C03F5FADD7C2000A304E30450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h8038557FFF5F4AEF7690016FA4048277F7FFED4000000106B80000ABC09042096DAFFF0000307850B004038041008090800000602280088000250207907F9FF43F01F01E04EDC96BD50400E410810050800730FFFEBF56BDBD80045FEA8904DFFFFFDE8000000014E000000D51229451DB6FE000054C68E00081460000103AEA00002E0A41400000000014DA05FFFF38FF03F00F08D6B6B6AC0D110B20E214508020C3FFFFDEBDFEF66012BF5000023F3FFFCC000000004300000002D400400A75D40000702A3808B04028010000081800402A210180000020200144C2FFDAFF5F84F005856BEDDB7B5411E73825145290107DFFFDBF5575FB500ABFCA981DC2;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hAAE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00097FC000100000200741037B77FFFFFFF277F63441527BE0002C00D0C614D4800015FFFFFAF86F90000117FD02213EC7DFFBB400000000000800000000000000004220440008E60981F3B79A6811FC031DFFD00004000004883E87EE3FF9C7F08ED5B9A75D05011600120020CE72AE000002FD201F847F18BD00ABF48290D75FEFFFC0000000000000000000000000000920140000001780005CD3C0D63BFC3099FFD200000400001C0173FFFFE37FFE73D7CEA8305A0012800680E2C67196000000AE86D22DFFBFAA0017FD01027D65FFFF700000000000000000000000000012028152000005A0469C9F031AF2382837FFD400000101008632BF5DE3B6FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h1FE3755B6940FD8006C0018069C6318E8000001FFC1C0C6DFB780055F800907BFFFFFFA00000000000000000000000000000241002040200B409027C8CD4D488BDC1F7C000000000301D3C6EAFEFF47F9BFE7F190B048AA001100008718C398C80000066FFFAF537FFD5000BFD0821FFCB6FFFE8000000000002000000000000000492CA813C00000942C8A2310700B832E9FFD400000040201E8E83FEF97D0FFC7B83D41CB1CB6800400021109C610C8000019EFFFDF4CFEF5A0057F68587E401DFFFE4000000000000000000000000000200207E000000063C4538ACC37426D83AFFF800000020000E2095FC7FB28FFC3FA5F4634C104A003A002071ACE31C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h80000057FFF76B3BBFF90097FC037B7DCABFFFD00000020000000000000000000000883D4002400008850048B288A81A20027FC00000000001807007FBFF45FFF87FD7DB787EAC36800A0048478E6B0E8000009FFFFDCAEF6EAA0117FA80CBEF0FFFFFE6000000500000000000000000000113E0001300000071E4C06000F9A01203007010000014080899A1FBF3E0FC2FF0FE2B61921806200780326B1D21448000012EFFFBF59FDFFA0057FD17D0B5D2BFEFD20000028000000000000000000040F0001E0128000014222020000F500602B50000000000000004F0E7D5EF1C1FA0FC4B83886001B000C0002158AAA28000029DFFFEF4DF7EB40017F86C00DE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h4BFFFF48000002035400000000000000502A001DA10524000009C9000C0007F000A094F8080000010140D25B1EF6729F67EDFF2764C4320054006030A61581588000023FFFF7EB37DFE001A7E161006B9ABFFF5000000076C0800000000000000740078A8A20102000922E4411000D600077E40003000000010928415FF3FE07F83F87983FA147A816003028E528D1808002015DFFEEE5DF7EAA002FCF82015E25FFDFA400000C2D5B04000000000082E003201350C2140800844B6000401BE00085401C00802000209000C19FDFB11FE0DB41F0620153400E0050284528C63C8000406FFFFBFB3EFFE0052EE40504659DFFFF4009000087B6B0000000000034;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h6BFFFDBDBFFF7FFDAFFFFEFF6DDFCAD481000000000001245FF6E16AD5BFFEDD80007FBFFFFFFE60FFFFA007FD5B217039FFFFFFFE96A5F341CEE0D41810FBEE98EA7E749441CE59F813EE7F36C7E8ED89BA9853F01EFFFF0B7FFDFFF7FFF922408000000000009127FFF5B57A5FFF7780000BFEFFFFF00027FA880BF673C01FF5FFFFFFF95ACBE26FF5E6BEC0723977033FAE3D23E845787CCFDFD38FF1E597D23BE7FFFEF9F841F2DBFFFFB86FC4E6000000000000012493FDEAE8DD3D7EDD800057FFFFFF5E7F5DFFD215FF2AB603FFFFFFFFF0AF779E58A3F4E7E24035D00DCE5EB20B746BF008D3CB0401D0BA37F906BFFF94E6FFFE08E56FF7E82FAAA4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h000000000000004146FDD4BB2AAA7FB7000015FFFFFF907FABFF8016FF041182FFFFFFFFA402277F339CFD7F38610FF80083F56631EBE9631874EFB81AEF74AFCE838FFFFFD782FFDC18FFDF71DFCC5200000000000000022FF6EAF0CF2AF7FB800097FFFFBFBF7FD5FFA00B7FC50CCAFFBBFFFFE1E63E3F5D2E3F319E10C704063F9EC198802E8C087BA8B2A75FCF17F7A07FDDBF77BFD9A3862F6FBA37BAED0000000000000001557FEED82E6AABFD00004FFFFFFFBFBFDBFBE015FF4803F3FFD7FFFFCC01715DDC1EAFC4598826300184BF082304A4F3851F6470053C34E7F6E81FF3069C5BCFB9212196D45F8A5284000000000000208AFEF57855B6D7FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h8005FFFFFFDFFFEFA6FF5011E7A0003FFFDEFFFEBA06E2597957A6E9FF27924008042E0008C1337BE356A1F02AEE354C0FF84FFFF87F2EAFBF40C3AB2BF7AA12A00000000000000A57DD96EC22E9579F804B7AFFFFFBBF5FACFDD016F6C987FFFFD5FFFC0D5C64048F036E68BF0955005E80040002322FC1830A6EC015322D27D55D1767FE6F7ABEB1821808126FEE7500800000000000008AB771743476AFFF8025BD7F3FFFFFBFA67F50035C0187FFFFFFFFFC0C3ACEFBFBA7E30DFFE5220B29C1830001901360834F08290237B9D7FAFF654BFFB661E1C3760C01109FB23A82000200000002052BFBCD7C0A8D55FF8002F53EFFFFFF5FDE7DE200F81D3FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'hFFBBFFFB0B0D58B1067E251FFDDF4407632110800066087702E903A2C7F567C7EC78F1DEFFE9EDEFEFD8830000EBDB0940408000200000021555AEBE1555B5FF80257D7FFFFBFF3BAA7FB001CC0C5FFFFFFFDFC7441D8B0E36C8073FF1D90006FBE8D6300018141B06F29A63D73D879DC27FF47FFC5546EFFA94E0C017BFA6B6800000001200002097FEFB7F8A234ABF8005DCFEFFFFFF6FAF7DF005F002FFFFF5BFFF842A9FBFB804BE1F8FE3E9C00F9AD85B080003C68459E5C73AF96B8BE77CFE6C0BF2E53D23E9688460076BDA9D40008000200000012B556EFE1554957F80257FF37FFFFFB7CABFD2083A01FFFFABBFFF9776F5FF35DC4B59BF72F00070;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'hFF153771F6EF09FFC1FFFFF777DC3280A4017FD806C008195710C0BFEC47FFE11CF777DBF59F1D40FF6776FD680038000004A9095290000042AFAF8FDA9B75568000AFC5BFFFFFFFFABF9003C7FFDFFFFC485CD225B9CC7B8DFFFFFBBFB30EC88314FBBA00300E0EBEAED2072F02BF96F26447FFFE7EE708DFBEFEBFB3B80A0080010312100108009556FFEAD75FDE5480005FFDFFFFBFFF7A7D2400F7FFFFFFF85D37CA97F2EFCE03FF6FB9BD28F392C402F7C8C34C00063C11101BDF8F7C84FCDEE467FAFDABE37C856EEFFDEC038000005642A80420022AABBFF5D1957B94000037CBFFFF7FFFFAFFD6013FFF7FFFF87723F95F7DFFFAE3FFEF5DB8EA4063;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'hD010FF3E60010041B81CF49B6A8338A6F4AB3F93FAFCFBEB584B1D8D9D9F10C0000141009190080142AADFFF7EE8EEEA80001FEFEFFF5FFFBC5F04202FFFFFFFE23879E4E87DFF5AFFFFDEDFB9FDC22D9C84D8E7D801801860052CE836AC68936481FFAE763A3EFBAA2672F1927C7C5000040A028A2A0400295577FDB57F5BAA00002FFFBFFFAFFF7B7FE46027FFFFFFAB2BF8DDD7D7A7D27FFFDA3647B4004CA188EFE3E607C0042000C535F8A1D00ACE9FEF4315963F9FC823D759F7F98014000004963450010085556FFF59D5B6F680005FFDEFFF6BFFFA5F086013FFFFFF9A57E0E7EC87FFE9FFFFFCF8CB402020027F17F1D98AF000080039823B67E02A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'hFDFD9C7BD0E23EC7843F2DF7EFE7C40700005414A0A28A402AAABFFFD72E5FDA80003FE8DFFFB7FFBAFEC1F5CBFFFFFE1558E1ACEDD9FF03FFFFFEEE1D44000010CEEFCFE9FFFC004280186F0FEF8019F2DFF551DBFA3E77D27AF2B9778CFE028004002AA757809445555BFFDADB436E00000BED2FFFEBFFFDBF01FFC7FFFFEC48BFD5CC527DFF5BFFFFCF6E395E580001DC72F9FFEFF700108007144DEA60ECBDCF2B0A6FF9BF0DF9FC713F532C8F10A000541552A9400012AAAAFF6B25A9FA8000FFF0DFFFD7FFFE5C03F4AFFFFFF89DEFABBE13F7EF5FFFFFF96CF10D000205121FF5FFA5F5C0042001CFAAA89B7F37FE448994FD3FA73FF8B53C5AFF3EFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'h3800000AB556D054015AABFFBCFD7CDE800137E9AFFFD7FFF9F001E177FFFFF34BDE1B6C513FFEDFFFFFBF31C60B010082007FF73B57E75801C80075F41212DE1490D8DFF73F9C3DCE7165DFEDCBF8C60A0400154555A00482A555BFDD279D1C80005BF16FFFF7FFC7FF09F4B7FFFFD369FCD990009DF47FFFF98B67B241824050010FB917BFC1FF00628008261DE79F0459DABFD5CBA71FB3F8390785F5E3FE0280000AD55CF016009AAADFFBDAEFE280000FED57FFDFFF017F01E26FFFFFA742FBC9C00102C5FFFFFDDB8EA000040090103F21DDC5F2B8C024801E0EC7088E8E3F4FAB54777D8A7AFCFD03A497C67100E000212AAA5809514AAAEFED75BFF4;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'h000000004800008FFF77F5AABF7AFAAD80037F403BFFFBBAD5ED885FD50980195E09CFFFFDFC1F616F6CE400217C0008FA1DAD027BCBBF0BF97DC7F3F7D0FFFF3BF8F0FFF43D69010012A7BFF6BAD588000000001000002FBFACCB557FD55EAD8003FF407F6FFFFD2F7C202FC80620390413FFFFEBFE16F8AFEB3400042580023BFF8FD18EA20EEEF97E31F35FDF6FFFBBC3FFFF7FFF14A040805AFFF41F77640000000088000055DFB2772ADFEABB558009B7FD87BFFDFEF7FF005FE4090847C14A7FFFFCFF95FFEBEAF4002B8140150FFF935B83042F77630190FE171F2BFFC22F01FFFBBFFB251005157FE57FF1A00100000004000009FFDB75D55FBD5DD5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'h80037FFF22EFFFFF2B7EA02BEA0341C6121BBFFFFFBF722BA6BB800019577A0E0BFFD840CE2020056E10E02E77280EF77F5FFFF7B64FFDE82008AAFFDF15B5600000000000000013FFAD9AEABFEEAB5B8001FFFF46BFFD7D7FF6802FE10C4B6C952A7FFFFEEFC204C1FFCE018039F81D0FFFE065618C000E1808211E7EAFA3D9BFD57FFFFFFFFBC95012ABFFF55FE5C20000000000000045FFF34DC55FFB5EB580013BFBE0EFFFFF5B7F109FF4430EFA82C9FFFFFEDFC02CDA7FB901414447E50EFFF2461EEE320C1802B3C8FC8D8C73FFFA9F9FC3D59EB540895AFFE39FE2700000000100000009FFBEAD76AFFD956B0001AFDDFAFFFF7FDFEEB02BE200B9EC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'hF1EFFFFFFFFDB9B6FB994C82C049C5FA01FFFB1F1CC5780A180018B9EEEA975FFFDFFAFFFEFDFFAEF524CAFFF65FF9920000000000000025FFEB87A95FFBEBDF80013BFFFCBFFFFF35FD4057F40E97BE3CE7FFFFFFBC676BF42CD6F6284DEEE603FFEE1B636340C13000B139FE8BCD5DFF39FEFBFEFFFF9FE8A9BAFFED3FC4F00000000000000048FFF68292AE7EA97780001F7FFFDFFFFF5BF6400FF000FDC1CFDDFFFFFF7C0AC146591486388E6E0013F7760BB3EA91F2200002FF8DB884177BD857D3F7F3FFF5FB536AFFB9BFD9810000000000000025FFFD65A455FFEEB58001DFFDFFFFFFBF7FFE815FC887FF80733FFFFFFFF5222F24957C070F109B10;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'h03FF5AD63F18D04630001BF7C2FEF5C45B1BEFFBF5FF33FD7D5DDAFFFD5FE4C40000000000000092BFFF9B5AAAFFBB3F80003EFFFFFFFDFF87FE15F8DCB7DE0018FFFFFFFFA9370C441F796D271060C106ED552C1E705D87DC003AFFE0F7DFF573DFF01BBFFFF9EEDFF5ADFFD72FD23000008000000001205FFEC5A92AFDEEEB8000CFFEFFFFFFFF2FD00BFF83C26EA01EFFFFFFF7C5299C6CF6509030585B7017FA4FC207C2DD43E5806AFC9C7F97F51A6B7FFE5E7FD7CB17FFF5FFF947E4C4000100000000004ABEEDD2D652BDFBB780001F7DBFFFFFFD3FFA802FF12EF8C819FDFFFFFF9A18F83DFBE114102B73DE37FD67760FE6FEB9FF017DFC179EC3A7;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h19CC84C20001584300E0296C2FEFB717F6A9FD17FD7F7FFE80884B5811BF6F95800000001000000095FFF97F5AA2750B0005F73BFFFFFFFFEF7DF81AA9C3FFFE97FFFF6D61CB5DE1F60FF2FFE17A803A1D7E8FF08000265352079A4FB43DD621BDD9FBD187D7A3DAFA9AB816015795D8D0000000000000005755D7DF4AA92DF58002DFA6FFFFFBFFF2BFE01E8621FFFD27BFFE7A8187D3FB9EC6A1FF6B3400076AD6243C3000189604002549E1A32A0016DED9E98DBFBFFC69AD6E4183357F9761010080200000002AFFED1F92AA52EA8015FFBDBFFFE4FFF739C57B01F0FFFA6BFFF0054FA2E3EFFC239BFF6D500620DFFE0C678C0004053001CE3067D2A43D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h22E75FBB7FF66771AD85BF28C06F62AC800001400000000057AAFB6E0D5485558012FF9BFFEF415FEB70018000FFFFEB1DDFC2BEDE9C77F0B98F9FFFE8A00002ABFA0004630001E7960BC503BDCFD34F1D7B9FDE9BD368D798F71C71195A975660080000000010041AFF77EF86AA2AD7003F5FCCBFFFC4BF97FCC57F00FFFFF5A3FF6E2E1C360BBC7FFD1FFEFF7C39066F9C00C010C0003338854172AD9FE1D7D6DF9F9FA4F72C62FFFBF6780C2F7A9B2000040000000000476BFBAB5F9555EB8000BFABFFFF8CA93DFEEF4381FFFFFD379F905A78A1FCEFC339BFFE5DBC6812F60600306E200010A9C048E83E7D33F65B7396FFE9618819F4FC4FEC021487F6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'hC2000900000000002DDEFEFCA5EA8A4A80032FC97FFF4C54093DFC8041FFF7FF4FDE0695C15FFF7F5E60FFFEE71D401CF6018004198E00C01D14BF5019562F75893EFF5DF2BD1819EBDF668360C5794D802012008000000057B5FF3F57B5549D8008D7B3BFFFC0219AFEF98033FFFFFFFCBE255F8B4FFFED2600FFFF7983A0FC7C06600300E303AB3E246DA94E2C9F2F010CDE49BD380214EB4FFB5A905096BA8A044900100000008AFF7FAF6EDAE96A80027F98FFEF807BF5BF7D8017FFFFFFFFF8F1F3830FFEDF421BFFFFFB8789477C831800411884D80C5C2FFCD420E8E6D3E26E5FD35E1198FFBEFC76341522854002281080000000554BBF6B13BD56AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h80011FC35FFFE1FFF5DF9FC01FFFFFFFFDBB00970FBFFFFE0C9FFFF3BB8BC5963034F600302C3C10EA4E057AE425FECBA1D07FCFE7C7A6C01CEFD9FBD806112AA0008A1008000000257AFF7DAAEEAA928002BFDAFFEFF6BFB53FE7FEFBFFFFFFFF46C09EAEDD3FE9B0AFFFF8DF202F625C83FD800C03810B304803FF6E947E4298F85FD3F7F9C4F00FFF4B6A9E018082800028105000002052B7DFBAE9BB53AA800037C3BFFFFFFDFABE607FF3FFFFFFFF860439749C0FF971BFFFFFEFB18CB90A007F200200211CCE2D817FFD107F786A9A2EF195F8F7408CAD9D277BF0A00AC000821100200040955D7ED7356DB554000157F15FFFFFFF7D7ECC1EFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75 .lut_mask = 16'hE020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~75_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76 .lut_mask = 16'h5450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~74_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~76_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77 .lut_mask = 16'hF5F4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = 2048'hFC9155556AEBAAEBFEAABEBBFAEBFF8C00A0000001405450800A8BAAAAA28AE8A20050000000000000000000000000000000000100445555555555555555555555555555104451544445544441114444451111044441115455550404000010445555155555555555554444455455555551400000FFFFFCCCFF511080000222A2048AAAAAAAAAAEEABBB5F5DD55555FFFFFFFFFFFDD5F32E99995562AAAAAAAAAD55965B9D65E99557DFE9803FFDDEBBFF330B81AAAF57FFC0210C00030C145455040045A808822222008800000000000000000000000000101011054454141155555544000000000000000000000000000000000000000010440000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = 2048'h0010410504551551555555555555444404000CFF3FCC33C700440888A2884AAAAABAAAEDD56FD6E55999AAAAFB555B5545141131555555656AAAAAAAAAAAAAAAD55A59AE556D5D5F5FFFEC80FFFFFEABCC006589AA5D5FFF007400002310107150000155A820882228822000000000000000000000000000104444415514544445155554000000000000000000000000000000000000000041110000000000000000041051115455555555555555555440003333FFF3FC71510202022AA22AAAAAAA8AEE555BABB95556AABBBB99965D11C11305555555666AAAAAAAAAAAAAAAD555559A665A5655F7FEEFB01FFEEEEEF330011A66EF557FC000F0080EF40110;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = 2048'h44400055AAA022088A008820000000000000000000000000041104444445111111411551000000000000000000000000000000000000000004400000000000000004410411444515555555555555451110030CFFFF3CC71C1010208A88A20AAAAAAAAAEF9557D665559B6AAABFD595D554400C45555559569AAAAAAAAAAAAAAAD555996B99677B555DFFEF4001FFFABFAFC00146AA9BD4FFF0C300000CC8145055040015648A08A2222A220000000000000000000000000000411111151454444114555500000000000000000000000000000000000000001154000000000000000000110045555555555555555554444000333CCFCF3CF1044202202AA8A2AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = 2048'hAAAAAABE5557ABB66555A6AAFBE565D545504130555555565AAAAAAAAAAAAAAAD55565669795DF5577FFF9E2033FFFEAECC300216AB9F55FFD00400803F20100144040159A8A2228AAA0220200000000000000000000000000044444445151515511454440000000000000000000000000000000000000000100000000000000000004411114444555555555555545440000CCF3FFF33347100009AAAA808AAAAAAAAEEB555BD6D55559526BAEE6995554440C4555555556A6AAAAAAAAAAAAAAD555566AE566B7D55F7FFA2831336FFFFF3000085AA97D47EF0C0030008C0114051000055A2288888A8A22200000000000000000000000000000504411111515;
// synopsys translate_on

// Location: M9K_X104_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = 2048'h557F400000000000000000000800000000022BFFFFFFFEEA8057F6CA940004000006F7FEEFA055DFD755FFFE86000000FFBC3FFFFFEA2BEAFD00B2FDD900060A9B03E0000000000000000000002B57BBF6BFA00000000000000000002A0000000010955FFFFFFF2A022EEAA540000000000AF9BB76E2AA9FFB26FFFE80000000F0BDF4B7DFFC05F7BA09397EF48005024E41B00000000000000000000014A84CADEFC000000000000000000008000000000526F6DFFFF7EA0099FB6F100000000002FFBDFFA012DFF535FFFDA000000092BFBFFFFFE90AF8F7005E776E8002051B00E0008000000000000000000153D12ABBB000000000000000000012000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = 2048'h0002259BFFFFFE90013FF6B4A8000200000BFFFF5EEAAD7DFA8F7FBF08000000BD01E78EA7F5037C7180475F8F400183AEC0FC60222000000000000000002C2DD57FE8000000000000000000080000000020584E7FFFB55002D5ED99000000000009FFEBFBF2113FFFA5FFFBC1000000EFEE9877BBFA85FD3D022BFFE78004B05FA876622D14805E61D2D822D0A00D2228B050000000000000039380E5C038E00FE203F9DFFFDA87897FF5CEA000020000157F7EAFDA893FFB977FFF54000000FFF557BEFDBB04FA780081FBE2C000D126906060132A84A264D32801E00080AD48424800000000000003BB0071C01CE01FF04FFE35DFB54782A7DA5000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = 2048'h000FFF3FFEF5049DFE85DFFFA0000000FBF99F73CA03037EAC0204FFF1E00040E3E0356240B180C66603181103300EE1CE9FD800000000000003BB007F801EE01D78071FEAEF6A0F82BFF7AA80000100081B7E76AFAF297FFF977FFDC4000000DFFE03B2FF8000BF1700827FF8E0007053A00572A0B3804661E2E023E0301EB95A757400000000000003FF003B801FE01FB80F8E36FED4FF2BF7EC90000000000007FFDBFFD58287FF4DBFFFB2000000FFFBD1D7FBF0815F5F4828BFFC7004A029F8157334E180C660F3E011E03003B1F8A76E80000000000003EF003F003FE01F380F0F97FF52FF00BFB55280000000002BBD1556FED057FFDBDFEFA0000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = 2048'hFFFF22B3BDFC2ABF8BCA850FFE3C80161BE20B34CAF180E6633333012030029343058800000000000003CF001F0078E00478071E27BF55E72F5DDB400000020000057FDBFDF1C2A6FF52BFFFE8000000DFFD4B757FFE9FFFAFA08837FF14001A28D90DDA6D8E003865D2E2C2D1D0320603E5A600000000000003C7801E003FE00FF007FC8BFE81FF4AFF6A5200000010003EFFFEABBF094BFFCFFFFFD20000007FFD21D2FFFF8BFF57D06207FF8E0008247C03794C0E001801C0C0A0C010010000208D00000000000003C7800E001FE00FE003FA01FE00FFB2BFB148000000000044BFEFFFF5D491FFA55FF7F9000000FF7FD2ED6DFE40EF83745983FFC60011;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78 .lut_mask = 16'hA0C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h4CC8195F94DCE48576CF4D24DEFEFFFEF9F77F6ABA2FBE13C000BFFE48B40B247FFF8000042AFFD60000542FFE00085AFA40000000000028D084919929906121007925D17FFFDBF787A882A9906109FF9D41480DA04969A734D7BCA8FFEBABAFF67B5FB77FBFF7C0000FFFFFFFA801D3DFF680001817FF7A400046FFF8047F0FFE8000000280006244D081E105C0290304691083C442607286068304E524ADFFC86A2D4B0A49E107B2D75E24CEABFFFEF1F6AF5FBFFFFFF817FFFFF00A540790DFFF40000095FFAD10015A5F802B54C37F500000000000284A4A4F80918025873C1C8AC241492195F28E1151C09247BFCA314437915D692735A69900F6EBAFAF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hEF5F5FEFFA57FFFE807FFFF8472803F1FFFF4000002FFFF84000B5FC05FEBFA0D7E40000000000252040E8D484C470DA3E38D1824A221619521625826A1917FFC9521253C435C14F79965A24D648A6BEEAFF5757DEFFFFFD300F6FEA1E500EC3BFF90A0000AFFF4A8801AFD03BD5E5003DFA002A800000602523E249488043E71F12410524A418A9BE214A8C21482E7EF208A112493B470E73B69828AEABBAD397F95D657FDFF7F6A0007FF8174C0564FFF840000017FDA840027E076EFF12A0177D02B002000035303C286442C06CD59739638C22105A07D7C5A0709425463FF54D11B774B5CA4CF5C65925BEFABEFBD2DF5EB9BEEFAFFB4012BFEC966A17A2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hAFF2D000028FFEF50005F23F5FABE95005BFC0185128001890F125226880B1470D243F0E91598D56FF5094621A862E3FF026488C223AC20EFBEF7451876BAADBEDFDEDC2ADFFFFFE8004BFF82CC045F1FFC800000017FFA2A00E0BFFAF3E440400A004028440400C3FB03024A280E22B8B20F208181E0402CF0AC1F548534C5FFA8A92E52532CA5CF79EB165BECAA6ABDBFFD9A1F77FEFF440017FD09F921F46FE90080002ABFA95001BFBDF7ED4AAA800005804208A9003FFFFFFB13481A4B98673230EFFFFFFFC089446102481B15FE851246C2073929DF3AEB20986ABBCFBB7FEFCF2FFFFBFFC20157FF02DA04DD1F74F0000005FFFE200AFD7FDAEBE1100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000720180204A00481818741101421C42FC5F463FBE05481AC2FFFFFFFFF22FFEFFB5EA85738219FBAF7043F6EAB6EBB7DFBA5DF7FFFFEC0000BFD82F902CE7FFFC8000022FF554047F6F7DF6D7488000017D2450900052081000729303115400788C8008002860105093816FFF011FFF8040281072A49DEBDF7257977BBABBEEFF6CBFFF6FBFF900557FF1BEA00B8FFFF710080454FF4001929FFEA4B2900000001F0945000140000000381F039A1000C92D00001044001565600000002097F790793292F6903CEB9ED443D6DAAECBDBFFB35F76FF7FEB4085FFA12F402D7FFFFE000000AFF5800025FAFFFBF0220000000FC150150274040408687E022871;
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h000000000079560FF060E0E0326062001BF0C0000504000079C070380E0206E0380C0E0C75DF9861861830E3D7AD3BF2FFFFF0EBFFEFC3FCC117EE82EC009D97FF83400002BF6940009A03CD2800000000000000002D4FFFFFFFFFFFEC7FFE201FFF8008220200002FFFFFFFFFFE87FFFFFFF77EA9AFFFFFFFFFFFE1D7DDBCFBFFFD41FFDFFBE0E9906FFC152A017457FE2C000015FCC410016427BA0000000000000000000D76018FCA94401000202000020000D10400080B1FCFB6800080000BFF269D63CEFEFFFFBEFDEBC7BE7BE6FFFFE655EF6FF00A254FF5238805EAAFFA820000055F890006A2FA10A0000000000000000003D017C50D0910A0002080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h30010009494500140F0FC76340004000ABFF4E7A6BDEFFFFFFFFFAFBD75E7DEBFFFD53FBF7BFFE0190BFDC057202B4BFE81A4000157FF4A01A8F8F4A40000000000000000000002C46454A800020005110000004A8A00002148FE3A0A900000057FFFF9963EF7FFFFFFEFFF5D72D3CF2FFFFC6EFFFEFFF00455FEC23D401DA87E563000005B2C200295FF565000000000000000000000293E38782C410001C0C08000052851220080287F3D00480400025FFA75A6B9FFFFFFF7F7EFFD7CEBAFBFFF553FFFFB7FF07E13FBA4F6400F47FF7D800000BFDA800F8FFFF00000000000000000000000FEF4681208800001028080000072AEA000104C7F1E8D1C02000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0DFFAEBAE3ED7FFFFFFFFDFBE7AE38F2FFFF8EB7FFEFFFE1FFEFE81AD80963FFFFF2000033FBA40003DFFD25000000000000000000001EBDA3E28124180809A40000000534D200020103F9F80250100012FFE57DEB9FFDFEFFFEFEF7EFAEFDF5FDD533FFFB53FFEA7FFFF85FAC025FFFFF840000097F40000C7FF5800000000000000000000004F6F20280430400079E000000038232A0010441F8DE68A000000AFFEFBBD3BEFFFFFFFFFFFBE39E1C72FFFE84F7FFFDFFE29FE5DC0ED0507FE7FBDC00004BFE000003DFFA5400000000000000000000031DB120012140040281420001006B0110000281F8D46A40080000FDEF3CF7DFFBFFFFFFFFFFFFCFFF7B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFB55DFFFEDC7F5A03FFFFDE97D1222BFFEC000015780000057FF480000000000000000000000177E08000D0A800111E10010002160C8000A150FC782A710000037FFF7BE35EFFFEFDFFFFFFEF9FFE71FFC63BDFFFEF1FCE56BBFDBF480065D7FF1C00002BC000000BFFE1290000000000000000000000EEB1A06131520244A7320100112E1B50000020FC3A35180400003EEE7BC75FFFFFFFFFFFFBF7DF7CF5FFB44DFFFAFF0795097FB78AF6C0FA1FFF480000AA00000006FEF41000000000000000000000003BD88030D15002020880080081181C080000485E2F14AD0400013FFF79D71FFFFEFFFFFBFFFFAFFD71FEE52FFBF73FC0CCACFEB0560001D58F;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFB800002001D00013FFA60000000000000000000000001D7000A860A888020650000092908EC00800906E3B86840000015EFF7BE7DFFFFEFFF7FFFFFFFF5FFF7DDA57BEF5BFC019017FE029A20B745EFE400000884F240004FFE820000000000000000000000007C01850D8545D0004CA0000A445CD2C0800203B3F4AA70600005DFE77C73FFFFEFFFFFFFDFBDFDE7BFF905FF3FBDFF91A177F52FE401AEAFFFCB0000225BAC0002DFFD8000000000000000000000000000078807858048002888000099BC7E8040010771FC57040010039FEF5C73FFFFFFDFFFFFFF7FFFEFB7AEA2F7FF9E7FC4955FDC02D8004B45FFD4000069DFF5000027F480000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h000000000000000000283C04702AA128312040CA07C4B54400021D87E7AB11000038FFF7C7BFFFFEFDF7EFFFFBFFFFFF7F24DFFEFDF1FA2C0AFFE052604AC93FFEA0009B8BFBE0004D7FA000000000000000000000000000007C445800240015221041444FE7DA1200000E8DE17981008030FFFBEFDFFF7FFDFFFFDFFFEF7FFFF6E1B7ADF8F9FEBE2BFD45BB00436B5FFF800120B7F6500012FF000000000000000000000000000008103034007A220A0B9A0028E7E3F980000003C7E3D0AB008010AFFBCFFFFFFEFBF7FFDFFFFFFFFDFA836D6AF87C6A0FCAFFE8794001587FFF6000014BFE840057FE00000000000000000000000000001200343006351404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h36C02043B7A3F542000104C3F378A0800029FFF7EFBFFFFEFDFBFFFFFFFFAFFFEF44BFFFF63E1CF3FDFAABB8002B633FFF840000B7F5280015F8002000000000000000000000000004021E001606129409580009E3F1FCB080000241F9F858008001CEFBCEFFFFFEFDF7E7FFFBFFFF7FFD52FF6EFE1D1E61FFFFE0AF409750FFFE0400009FFD400093E0000000000000000000000000080002100A00133B0D40DC86105E93F8FC5580020563F1D428009024EFEFDEFFFF7EFDFBF7FFFFFFFFFFDA857EB5FF0F80C47FFD45E4080FA2FFF01000016FF5900127004000000000000000000000000000000A000114169123454008A3B1F8FCD4200000A1F8FE75C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h4001CFF7DF7FFFFEFDFBF7FFDFFFFFFFF52AFFBFFB6790C97FFB015A004AA27FE22000005FEE2000580C8000000000000000000000008000000000020F8B8C044B4C049A79E8586B08214141F8FE5A4080008FFFBE3FFF7FFBFBFFEFFFFFEFDFF517BDBBFE13E4D05FFFBAFC007FA5FFE80000013EBB4001817E00000000000000000000000000000000000D028E800785FBD05B38BC7E3480000011786E29A04001CFFFFFBFFFBEFCFBF7EFFFFFFFFDFFFFA1000EE20EC002800800000000F00000005400000024000000000000001000000000007D0010000000000000000000400160000000008E280C060100001F1100063CF3E78E18000002C78F3E79F2;
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h008C48400008140138A338000000012BFF36D71510B704BFF33EF141B6BBBCD3F7FFF5D7BFDECFB88026FFF055209FFFFFF40000005BFE0000035FFF4EA55000000003F02FD2A00C0004044D8E028D2001A52800000428036213480000800045EFD95DF053F5243FE79E9457B6BEB6DBDF7FEE5FDFBF389A0289FF5029803FB3DFF800000A6FC0000002B7FDC752000000000078A01A35020400004E060244A0039298000100001FA11F34810040003BFF8F77B511B504BDE7BFA245865F7AC9F7FFD7AAF7DEFC009022FFA15D44748AFFFC0000009E80090010FDE9DD0800000000003D12445A3FFFFFFFECA406946001223800000A000FF438FFFFFFFFE07F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hABD2B1908965253FEFFE104F86AAF6F77DFFFD5FFFFFFF020005FF409DAD7B73FFFC8000057800240000FFFB4A5000000000000F5F02A54787873DC2140626402B4B58000000000FD8CC8701C07060C300C0303939690411C30C6545965CB4CBFFFFEF3FDFFEFFC0B5DFFF85C36B7D0AFFFE000010A011920091FFEED500000000000007940E9AA90B420F42440E92401721300000000105C884294AC2B160D15554928893F929228249124F8EBD34D2DBFFE2BFFFFBFFB05FFFFFFC7CD02FC37FFE000003006E20000EBFF67000000000000000809D6E91212B7313281B43C027152000000004878F4291A0491440890862104A52FA08A09228A05986CEB2CB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFBEDDAFFEFFEA06FFFFD504005A35FFFE00002A07FD510025FFDCC00000000000000005555AA4890185294C1D078007A0A000000002239C9224952249C19492A4BA8896EA4024A2091577D62D35D2FBFFE976FFFFFFA015FF9FF64A807ECBFFFE0000141FEA2400177FFA800000000000000032A557C8908F8001081999800C84A00021200141A62949822488C1A0C431082912DA09288A481077966EB2C6FFFFB3EF7FFBFFE02417FD09F500DB2F7FF600009EFDBE400065FFA800000000000000002B5AA9A288F095A8B031E1801690C000008000A0E281A448925C83945114A94496CA4804A208A563E70D34D86FFFDDF4F9FDFEFA6129F6855E823DA7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hBFEA00070177D6200006FFE002800000000000000744A91041C08884901393800C43E00020800030C3549265190781A2689A0C8819DC0960124A207DD7FDB6CBFFFF71FFFFEBFFF41457EF83F100F64FFFFE84000AAEFD80009BFC00040000000000000001FFA7AA4CD2D2D09038C5000D6C40000AC000405500C4A048AB0394A2095524B7DE4A0482889263EF1D30C2FFFED1FFFEECFFDC4157FD5B5605EC9FFF788000037ED400006FE000200000000000000000F7FA00F844444260B149400871800036900000E09549128D0302C134A8044D39CE986992293441976EF8EFFFFF4AFFFDFB1FE9542FFC03F100B527FFF0000009FCF2900297804A54000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hAAE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = 2048'hFFFBFC96FBFFE081BA54907C0FFE18000D15201865FBF8EE783F7C0003D0354007000000000000000001DC5F4387BCFFE3FF0E3871C7CBA7CCA400000004A52804287FFDF7AB7AB43FFEFFEFFFC80001FBBFF73FADFFF0F37EBBE3EA0FFF08202519E0100FFC0250004180000410C01020800000800000000003CE7FF38FF87FE3FF1C3C71CBD3AFF30000000001800070589FFEEFFAF5654AFBAFFFFF900001FFFDFB07FEFFFC3FFE4CB0BE03FFC0101607803002BC02000040000004110000204000000000000000078F7FE387F03FF3FF3C3CF5C1C397A8A0000000048B8844B457FFF5FDFAB427FEEFFFFFE90001FF9FFDAAABFFFA07FF1FC87F8BFFE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = 2048'h07814030017C034000400080040180040000000000000000000202602001401EE3200000000808884500000000128410101E1FFEEABFFB431FF7ABEFFFD40001FFFFFF05FDFFFF03EF4420DB2AFFC0000542812000BC03000040C080041080020020000000000000000000000000000000000000081292528A000000000C83A83454B7FF37F6FD9C4BFD7FFFFFF40001FDF6FD27CAFFF9A0FF9ED40642BFF2000222A10000380180B841E04004000E022020000000000000000000000000000000000000094000AAD0000000002BCC0840185FFFDFFEB925B7FBFBFFFFE04001FFFF7F837DFFFE10DFE24803817FFC00011160AF8050020114C1208004006200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = 2048'h00200000000000000000000000000000200000022622A90500000000001563B4406D2BFDF6DDF6D416FEEFFFDFF20001FFDFFAE1EAFFFBC02EFBA805E1FFFF0000D880A0404803406040C0C0040008000820000000000000000000000000000000000000000804140000000000AEA898442C7EFEBFEEFA5393FBDFFFEFC80001FFF5FFC1BD7FFE005F77F54B705F7F2008A8E3002014010010C00080041010000020000000000000000000000000000002000000000098E800008000001B06800057D5FFFAB5FFAC4D7575FFFFC72001FFF5BE89EBFFFED05BBEB20EACDFBF0000480240701803F8084001800400214008200000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = 2048'h00000000000405000000000000D60888212DFEFFFFEFFB691FFFFDFFFFC40001FFFEFFC0FF7FFF406FC7F415DE77DF280260E0C0303402FA04C186000810C200002000000000000000087F8003FF83FFFFFFFFFFFFD1D5B500010000053F03A00057D57FFDDEEED74DBABE7FFFC28801FFFFFC3F07FFFF5017C36203639FE7C0001A01A030280326044110080001048228000000000000000024FF800FFFC7FFFFFFFFFFFFF009FF0000000000DD0DF4002A7A7FBEF7F56AA97BFFFF7FF24001FFFFC4A17EFFFEA02DE94A86C3F5F1E2001421A01030038004408E00401000022000000000000000003CCEC007FF8677B57DBD5FBFD291968109000001BA63E8;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = 2048'hB501819302C1F1C65A8000056BFBBFAA00053E6FFFFFDFFB35FFE37FFFEE1581FFFF2FFEAEDFFFF8037F1EA8051F7FC78600A06FC004006F70F04008000000000000000000000002840003078750FFE3FF81838383A16151A40000035FFBEFA80445B2B57FFFFBAC80FFFDFFFBFE9A51FFFFD7F617D7FDEE80BEEF1026AEF7E1480040A2A400001DAD52000000000000000000000000000BB00001030EE3E753018183830270F1DAD400000AA7BD7DD40002C95FDFEBDDFE8A7FFA7FFEFF1DA9FFED57E27C0FFDFD82DF9D580203FFF0A104401B9004012FBFF0A00800000000000000000000000E820002810E415FF39583838383F963F72000000B5FFE7F48;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = 2048'h0205205ABFFFFFFE407FFDF7FDBBCC11FFF7FF9EC9FFBFFE00BD9D912F47FFF010002092A00000B5EAA90000000000000000000000000005B40001C40444DBBAFFBD83D582B821AEC0000006DFF8EEB208011AAFFFF7D7FD84FFF77FFFFFA624FFFFFCFF57CEFEFF017EDED81321FFF80942006BB000005BFFFC100800000000000000000000000608A000801A613FFBFFFF83FF83942BBA22000015AFF7BF490C82AC5557FFB57E813FFF7FFFDECE3CFFFFFFE03C7FFC47A09F66E80DA17FFC0001001AEA000002BFFFEA00000000000000000000000003A21000E09C78C0F000DF81FD02A8575E81000052BFC8FEE801814557F7FFFFEF403FF75FFFFFF3A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = 2048'hFFFFFBFE76C5FE00017FCA7AA090DFFFC40083FFFFFFFFFFFFFFFFF800000000000000000000000174A050C018B7FFEAA3900003831D2EB54400002B5FA7BDA804A0285737FFFF9A917FFDFFFFEEB1C2FFFA977495CFFF60F15F8ED00DA1BFFFE02060000000000000000000000000000000000000000001F50898B0383825FFFFA00003828E572B00000012FF4F7F50000154A3D7FFFFAFA09FFFAEFFFFFCC57FFFFBFF0767FF721FFFFEFC11897FBFD40000000000000000000000000000000000000000000000AE64602FD8BBFFFFFEFFFFFD7F8D55F6200001477E47FBE00C00092ADBFFFFF7405FF7FF7FF75B14FFFFD5F545B6FFFF07FFA75A01E23FEF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = 2048'hEA0000000000000000000000000000000000000000000000F731A21FFA8FFFFFFFFFFFFFFEEFFFFEA00000217F117D500022A41455FFEFEFA00FFDA7FFDBF519FFFFFBFF95E7DF7BD1FFEB76036875EFC00009A87400000587EB44800000000000000000000000006F88AC31021FFFC400000100000AD7EC00000057FD3FFFE40480096969FFFFD7F04FFFFFBFFFFD9DFFFFCFFAA74FFFBEC0FFC2DC88FE5FF3E8011450D94000023FDEFD000000000000000000000000003FD3188200DBFF848000000000CAAFFD2400000ABB7DFD500450A12A96FFF7ADA0B7FBD3FFFFFB1DFFFFD5FB92E7FFFB00BFFF2A004FB5F8720086295D000005DF6B570000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = 2048'h221FADFFEFFEEA950EFEBDFFDBD08401FFBEEABCFFFFFF8416D3448DE1DF79F0008121C80008038001400300400100042010000000000000003860801800870010098000001003870022000003720F40102A9D7FFFFFFDF491BDFFFFFF1941017FFDFFE0E3FEB6F02BE17402B07FFE72000E83F0603001800C400200001080082010000000000000000470DFFC01470402218000009FFF0E8008000005FE57E800156ABFFFFEFF4D4EF7DF7FFFAA44007FFD7FD43FFFE00417F8AA97543FFE28002300F0C05002C0112000080400601020100000000000000010207FF0018604001180000A2FFF040000000006FA4EAA00170D3FEFBFBFF4877FF6FFFFD51081;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = 2048'hFFFD6FF8757FFC000B737E82DA1FFF00011283E200000370E81CBC00CAF01AC010200000000000000000503FF0414307FF8183FF009D6D0C4080000003FE0F70110B53BFFFFFFF4B44FFAFDFFFC6A001FFFD7FB85F7FFE0F4DF4AB04F857FF92000B4290009001C57D0150000000000008200000000000000000300000C18702FF91B37F0722000C8020000015F63EE40015AA5FFFFDFEFA0AFFBFFFF74E8001FFEFBFD0757FFFC1FFF8B5C0B90FFF80800B81D000A0036B96000000000000000840000000000000000008000041E703BDA5838B2200001C0080000017FD2F72040B53FFFFEF6BBB947FDFFFFFE75405FFFEBFCC7F7FFFFC7FFAB692EC07FFE8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = 2048'h0002427000A0037D5AA0000800000000030000000000000000001C16C0607E03499183839306D4384280000017FB1FA8080BA937FFFFFDFECB7FEDFFFF730203FFFE5FFA1DAFFFD21FF95641392D6FF22022C130064002FBD6000000000000000C0000000000000000001A1840C03F03FF81838323877C34A100000157FA7EF2091AC5FFFFFFFFFB92FFBBFFFFF78800FFFEEFE47B3FFFF80FF25EA01E0AFFF8001102B018227FBECD2800000000000000000000000000000000061CE1F02F07FFA793AB03C338192B4000002FF7AFA4100568ABFFEFBEFE86FFC3FFFDD58401FFFF2FF56D9FFFDC13FF5AC017037BFD0008428FC02880DF6390000800000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = 2048'h000000000000000000000709E098210087C983830BC39434D52000025BEE3FD5000B52FDFFFF6FFD12FFFDFFDFF9E301FFFFDFE43EDFFFFD05E7B9681DE1FEFE4084004B000001FFBDC4000000000000000000000000000100000F05C1381C001501838B43C15A325200000527F71FE400AAA96FFFDFD5F7C8FFEDEFFDBCE081FFFF7FFA15BBFFEA035BFFC10CF2FF7B400240579008004EEB4000080000000000000000000000028000070F837C4040000183B382E2E82928000002DFFBFFD4080BEAFAFFFD7F5D82FFF9FFFF751245FFFF57E85FBFFFEB44FDFD522A7FFF9E2021202A000000AFDF4280000000000000000000000000052000078F0330DE8F;
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = 2048'h93AA034465488000000000000020000000409280000000000000000000000660010000002200000415FEDA0000000000002ADFFEAAFAE248FFF57FFFEC8000007FFE8B7ABFFF807FD5D80C297F6300068A5907FF79DFE400600000000000003B6C9765000000000000000000000000000000000001000000D77D69400000000000157FFBFFF55414F7D4F7FFB1400000FBFF50D5FEFFD0DFC3721103FFE0000A8D1A1FFFFFFFFFFFFFFFFFFFFFFFFFFDB6DB4B4000000000000000000000000000000000000000152CD3D21000000000002ADFFFAAFA8AA97FB9FFFFD6000000BDFF48BCDFFF102F799806C0FFE88007014D0000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = 2048'h00000080000000000000000000000000000000000000000AB7FD51400000004000457FFDFFE565025FE8AFFDD900000057BFE5F66FFFE813FFCE12E0DDFC000186FF4000000000000000000000000000000005400000000000000000000000000000000000000022CBFEC8000000000020AE5FF32AFAF4AA2FFEF7FFC4800000FFFF905DBFFF920DCDFC83507EFC0001414D8000000000000000000000000000000002D00000000000002000000020A00112000000000005B6D29600000000200022FFFFFFAD25517FDC7FFFEA0000006BFFA2BFDFFFF80BF7EC023C7F372001A2A742304B4000000BDFFFE80000000000000440000000000000700F0387F8F1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = 2048'hE3FF01C071E1C3FF6E6EA00000000000005457FF6F7F6A8257F56FFEF5A00000FFF9ED50FFFF9815F1A50A2F3BDF0004E35B807FB6B48C000000000000000000000000A80000000000007006038FFCF1E3FF03C0F1E1C3FFD59900000000006810157FFDDF5FB455BFECBFFFE91000007EFDD67FC9FFEC06FAF480079FCF800050A2C03ADBDFC4000000000000000000000000000000000000007006078E3878E20703E071F0E38F3ED6C00000008000885297FFDFF2D5B05FFA7FFFBCC800007FFFF0F5FFFFD30B70BA84AB7FF3E00034B1A01FB6B467000000000000000000000000140000000000007006038E683EE00707E070FBC7AFE568000000002040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = 2048'h004C7FFFBD7FEB4AA7FADFFF7E900001FFFFF11F7FC3EC02FD680160F7FAC001284C601D6DEF6100000000000000000000000000000000000000F006078FF87FE0FF07F0F1FCD3D7DB550000000081302832AFFF6FEBB6D07FF7BFFFFC900000FF7FFC5DF7FC40057CBC00D87FFCF0000816A007F6BAB980000000000000000000000004000000000000F8060387F87FE0FF0F7071DFCB9FA55200000000000004483FFFEEABF954AFFDFFFFBF700001FFDDF60FBFFF0002FD1B50A93FFE3800072A40011FEFC446100000000000000000000000000000000001FC070780FC71E0C70E7071CFE7CFD30800000001028818AD1FFFFBFFDD4947F5AFFFFF240001;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hEA62;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79 .lut_mask = 16'h00CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~78_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~79_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80 .lut_mask = 16'h0504;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'h80382B0000796C7FB1F6FE0030F74F60004111002513D558A8000B80894FFFFE496FE900DFCFFFFB6AA000BC034117FFB201802D4C6050451FB0E40017D7C7F824EFFC4E08BBCFFE7DF315F7ECB48800685087E0003D70FE3FBDFFA02AD868D0008402004146AB54600114F4BE137FFE28BFF6005F5FFFFB160001281102E7FDA0178C9CDE107B445EBD800067BFFC3AA03DFF377A7E27FE7FFB1357F8080C8028905FF0003A06AD8786FFF04790152C000088000AA35DD72A209552174877FEC05FE9007DFFFEF47E0100B01E018077E4851C6C3832130F789E400245EE61B7EF9FFFFB69E62DFFFFFC5D5FFE43C84004C17FFC000C085ED70FEF3240187B4F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'h902200001043A6AA820824FD5D550DDE66FFFA00FFEFFFF8BE0001200181E1FFD0934A4AD80108CFFC0D8000035E42BDE432CEFEF370F7FFFFBD17EB7FF201F0008DFDF80002501CFFFFF174C04F151ED400E00021035DF55510505AD7BE57360D5FE503FCAFFFF42E0208408B046127D471F56B8E801A05E0B1000014D780FE7BA89BCFDD85FFFEFFFB27FEDFFCA8FC0007EFF80000158E775C7D5F80721D6676010000129BB6AD4150054F6AE901DE801FFC07C07FFFFBBE34AB01083D000047938709ABE01203E00228900011E0EFDEC61ECEDBABEF6FFFFF822377FF277D000975F7000006BA070B8BDEF07D26375801410410CBD9F66A08002BC43EF4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'hE2B7F0081ADFFFFA2E045FF01CFE60005820243CF8E9B005200000620158680FFBDD6CFF4E07C5FFFFFFEB86D8FF4ABF400C57DF8000005383FE06FFDC716C0C160210001013575B9000055099EBAAFE59FFE101446FFFF2FD1CADE00107C8002A69A6D7A87E9008400003FCA2005C13DFEE217B7D7040BFFEC5FAE3A33FF28FC00217FFC00003AFB6AC20FE86607C0D4680408011EAAEB532848025629E9CAA0B57D010B5DFFFFC1FE397080301D4044946D7EF47FF0016E60009FA0B619C19CF5B2BF9E96355BFFCD1FED9FE5FFC83F400E7FFF00000F30F2A7FF9AFA0377A87600000089FB5DAC8420292546BFFFE5DFFA4029A2FFED4AFBFD9000E2A3506;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'hAC97F390E5EFC028C980001C1801410C6F7E751DB912418FFC475EEC6BD7FD25FE4030D7FC000020F75BE7FFDFE00F05D9B0010410D35A6D654901496AAB7EAA77FFD997417FFFED3EFFBF80340E8743CC56F9FFF6BE10BD9C00288B900326E81FFF3D9F809C000FEB801D3FBCEDFFC9E31008FEF6000003C689D7A7F3D41A83123C000008E5AF93A8104014A563F7FE5FFFF55AD5EFFF94E5DBD7A8105F9181EC4A87EDACE8101F00002615686394BC2377F81E2CC4486FD660740DFF3FFFD73ECC000FE8000001CDE81C10DFFE1DA601CD000428AB9EFED5200A897ABD56D43FFFFFF7095FFFFB12473F804045E4547944B26F47F8010FE00000307DB01979;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'h107FFCDEEC01F5D2541A180BBFF69FFA4957A9C9F6000000A45DAA117E9200691A5B41000855E5556A8020021515AF7E056F7FFBC2AFFE87BF0CD7E940421D89596ABF870C50012E600004DD8DBE0B19D41FCED2C402A3C1502F86705FFD5FF19E97C4A0EF80000039CDDB7F763F0017DD07D08008D5BEBE95D00552A8A042960051DFFA847FFE59CE3D968300A0A7A4922823934FF1534E000800C81CDFD813934CD6CBC68F37FC6025E92845FF3FEB2067EB587FE000000E29C1FFEDEAF01B0A243144283DFFFBEAA000040568DF52800AAFD7315FFE3F7E7F0493008009ED3386DB7227D080440032001407CAFC3356240FCDC01B3FEFB089F8003FFFFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h21D797770FF80000000787F1B1F1FE034C079E00486DEFB6AAA806A82071488502253FFA856FFC239CFE00E0002A07FE5A84D0751F910096007100043F96E0050F884751A1CCF6DFE0BFFF0D0E7FFE0420F77DEFC03C000001A44EFF405FBB84591337803900FFEDD552000540ABA9688089FFDA82BFFC1BDDF400700B07A15F92A8065B6C5A000000F4A0208144168705CEF6D880B9F9F0E0F1DF4A7FBFFC1590A6FD69C0FC00000174FCBED8FEEBCE1A9D4DF0B000FFFB554981A01005D0B48037FFEB94FFFE33997010C011EFD817E2C825A7DFFC000000F8686041E600E8006E433F00FBC39C026F3FC2F6D7F106298FBFCBF4608000000E73F9FFBBAAFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h0DEC13F83A00DFFF9552240AA1032A280AA6FFDA01FFEC3F91C0FC001AEFFC0DF8700E490F9780000B714C0302506630453C607E4072A9BA005FCAB02BB5DE584000D7FA5C50F00001EB0DFAFDFEBDF805843ABE73007FFFB5549150148071D3817DFD7583DFF835B9C3AF00088FFC01BF3603C44FDDE8000562AF1660871A000EE075504006D13BC0A1FBFF0AEF60F0CE0CFF1A8B37DC2001FDF748B9C3DFEFC1A4C66FB0007FFFEBA25400000028672A9FFEF28F3FFC373387320147A7FF502AC902D41EDCD80078CA8828014C2E1800086647840CDB39F000FEEF483FF0FD100665C72186870401FEFE0FB75073D1E629151BEC007FFF34AA12A80A880472;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h8377F7D4BEFFFC27A30C0E01F0D07EF81FF3013179A5800008A1C0100014931A147D26008020061DFC2D3DDEFC338F874008832F6435EE00005ABE18638C6EC27A0AD04AFA00FFFFDB2898000152079D0AF7FDAFFEFFFA3F330E2003D0111C7001EE6404392230030C1020A68001CB5BF79F724080913029FF8BAFEFFEDECE24A03866D7991D380040BF55703A3FEBDF47068507BF00FFFFF6D525A4000882F5A57FF77FEB5FFC7D7718E01CF21CF906807F879E05006002C004000700001A82F347B213027129ED3FF4F383FFF83906805E19B1FA866C0000EDFA49FDBCECFEB442A03DCF80BFFFFD9550100005141F53FFF7FEA9FFFE37B6948030C82B1C33;
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h0014D781D1FED541411C438ADFBFFEF6D7DFE090BFFFDDFFBB5600000000FC1C0719902D7659BFFF30087628420009D5808CFFC47861A3400009F7E401238005890584A79FCFF6EFF94E87DC8800C040201B4D0073FB6A4A0AFA48F577FFFF1DFFF7F0005FFFDFFFD70A00000000DF1405D45CBF072C7DF4201A0E0A880063ED06D7BFF47FD2CAA0C502FF7A0009E00409416F174DFDDDDCD9D7617C624880212080258FB8FDD500A002306ADBFFFFD66DDFD0023FFFEBFFF9420000008003DB45EC694FF3FB6768310EBE0218000FB7443E2FFC0F207501000093FF00007C44020339046CEE73ABF03435C240300021020A8620367F6A84155825552FFFFFEB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h5BEFAA00DFFFFFFFC67E0002011001CF50898040DDE38EE102988FA40000A668227FBFFF420930000C002FFF40008F503009980621FEC8EFD2042D40D462003030000440DBFAD1A10003C202DBFFDFEAFFF7F8009FFFEDFF3CE0000004C000DFC1218731DC1DB5C18973FFF28005FCB0A04E79FFCCC60470004803FEC0011702E81003001AC698BFFF860B81D91001800002004051FFA3004A9090C8EFFFBFFED5DFF4015FFFEBFF6484000009B800FFF347C229DEC7E9001CFFBFE00004FB4260257C3FFA754074007040FFEA00080300080E9E365633FFE6DE40A36B440660211001007EB6D488804488221FFFF7FE6FF7EB003FFFF7FDBFAC0004301000EF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h080EEDEADD78EE0C499FBFE00007E9A806321FAFD8EDEFF5006010FF76C00000660303C064F7FFB7473E12FB26310D001188000038FFAA42422041488FFFFBFCFFAFF8012FFFFFF1E3040000049000EDDD4236CAFFFEE850663FEFF8002ED60437730FDAF62AFFE740A003B83F90010058F1416EBB5BE54DEAFC03E9FE9CC00018000086F91755B0128A81AA6EEBFEFEFEFFF5025FFFEFEF172E0000419000F5624D7FC73FE378204167FFF0003F2A0F2BF383F37FBAC79DD00282E4E3E400002A500001C0A276526AFB819220AC3000F880000183A7EA6040048B4A8BFFFFFE6D2FEA007FEFFFFEC29000008C2001F9216AFEDBB7EFE084E03FDFD0007F1114;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'hB5FDD1FC5FAA01FFF4141B3698FB0060036041504015FAA61FCBA10560F698015000000711ABAA9030400D7212F7FFFEBE3FF5013FFFFFFFAE080001820003EEE273C3596FDD4103C2FF5FC001FFC82E59FF7BBE3FDDB33FFC001E330C1E0000014011A00D09FBCE67ECB3815055B602A04021044157D56A08041DA0A96FF7DE696FEA025FDFFEFE8A800047D02003FA080E765E4B18002E71F5500003F686C69FFFFCE00BFFCFDF7F817CAF006EA00202840AE0045179BDFFDB6F006A943D800000C80002AB9AAE0800234D45A7AFFAB4DFF4007FFBFFFD8A08000E030207FB9008941B6685040A3777F20017E7E5B1CC5FFF9C12FF86FC1FF19EBF90070801;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'hFF6FC22F3FFFB7F9FEFF0000000004107FD13C4C828BF7FFBF7E411A78C80901443020D21B00B9BF801D1FF807E72ABFF4C23C77CB5446C03F044890000000011DF80014D5556855A4F0AB3FFFFFEDBFBEDFF003FFFFAFCB3FFB0001000000312FFD78CC00552BFFFC7A103CCF44000318E803E000809F9FF40507F4F7E9C637A8FE5A1F5535313025C103A058000005741D8800B4BE920257AD576BFFFFFBFCFFAFEC097FFFF7FFFFFF0000000000C03635E41B000847FF7BBE981A9EA0C20E155D00E100633EFFE50104FBB3C327DE83F9BBFF6DFF38005EE840C200814000237740159775485553197D5DFDFFFD7FEB7FE000BFFF9FFF7EFA000400000981;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'hFA7BCDEA00037BFF6FFB21F808E30408215700181E0FBF3F7B407149470AFD7DFFFDF75B1D15DE71DAE413460400000019578003494B55051806ABAFFFFFFDF77FAFDC11BFFFAFEFFFEF00000000120026929DA0044AE0FFF7C1223A3C918000DE4FD10A3A85F6EFBF400056CCAC97BFFF5FD5EAE1FD0F51D5620C971A80400012A2F40496B7500AE402EAED3F7FFADF57FFF0007FFFBFFF7FFE000480000600E9DF4BCD01127D7F5FE28070AF1410002EC57408A2E103BFAFD00216B160A7AFFE452EA63FFB4362F20E8232380080000DFE3801956DA944800A545F97EFFD197FDFEC11BFFFCDDF5D9500020200020078F0C432669DEFCFF8AB9FAB41282002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h4FE5E200B7782F3CF9FC004465C2D9A12D1E8CC705ED3800B407F08054000822213F0F00AAB7AC2B39862AEBFFFBFEE737EFE208BFFFE7FF7DD60000008160200E39462A3033CFF1FFB58957A1E00008F7B0D4803CB4BA1F7F4D00248C0178FF4CB21C7F9FBBBCCE300BF4203DC0000000EB018115DED3114A42D554AAFFFB7B6DDFDC10FEFFDBFFDB5500000000618001C78A8308AF5911B723900C21800015F7BE1670876A985F87FFB00406011E920DBF0C7F7F3C73C78FE6FB085380422009DE92C15577E822B515AABBFFFEFEB65FFFF002F7FFDFFF3BAE000020802040018547C713675D9FF7CF72965010009F9F5FC5B403E4789AC1FFF0000AB45AA7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'hF3FB9F37F69CBFD3CCDB79C001840062801BC4F06ADD6B4422C276AB6BFFFFAB7BEFEC11DFFFDFEFDB520000812250240343FC48AE6D3397B2495BAA8C4000BF8FA3E46C9354BC5480BF64000360816DE87E1DF741EFFFA0D175CDD30002000000CDEF3D127AD4814A314DD5BFFFEEDF2EDFE00FFFFFEF7F699C000100A470409B87DF4066EBF31DF61703C0180002770FCBFC174CFFFD8C001F7900026B120E0AB60027F9E13458104507FC70000000001B1187D55555482A402D6AEAFFFB2B7BEFF83F7FFFCFFFDB4E00010080340007FE3FDC536FD06C3019BB8042000AFD423DFF0720F9FB100817FFD0001904038AD1606331F373DE191706EB1054C000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h001E86DCC630F6003AFFFF9BF6235D80BA062FA40B4068A44E07FFFFFBFFC7D2E7BE98206A9A422804200000010838000054A909529000494AAFAFDFFAFFFFFC4FFF503EFF7FBFFFFFFE0000024F0F04002D2FA7D886318477FFFEBCBDCF90C19C1077F905D01620097FFFFFF7F9404FBFBBF4313980D0B23820000000900E8080210312100108021556FFFFFBDFFFFE46DFA003FFFF7BEDFFBA008001FF1FC0044A58E7710D3031F3FFFDFF9E065F25D0032F7843F00F89C3ECFFFFFFF3C3CFC3F1D9F244037400C00000020028078040485642A80420023FABBFFFFFFFFFFED37FC837FFFFBF7BFDFC800000FE5F280886F8E6209A00057FFFDBE42857C895;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'hCA08F7FE598702A3D7E37DF7FF7747197BD5FA310F003C11F0400000009204C000A1411091900801022ADFFFFFEFFFFE03BFE01FFFFFB7FDFFBE000003F8AF8813C3D7DB1B8324A59FF7E7E6204432859FACFFFF840200E07BDA857FFF79975CDBC75571E905D304800000000008BC3024242A0A8A2A0410031577FFFFFBFFFECD5FD01FFFFFFFDFFCFD00000176BD420495AF563829582E3FFFE7F9824E644CE581BFFFA504202A17FF353FFFFE2FF53B611DF4FA69EE60000000001020043C000004963450010405D56FFFFFF5BFFE07FFA07F7FFFBDBDFDFC0000107AEA810D6B1F7C137880127FFFB7A104B0D118028FEFCFC165A80F877DD407FD9F1F95;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'hE27E7FEF2E4DF1B8001C00020000080414505414A0A28A422E8ABFFFFFFB7FFE115FC117FFFFDFFFFD7E8000002EAB811A8FFA59322600F9FFFF77CC0731F04012CEF3FFE007F002A15FE4ABFC9B7FC6F973CFADE423C1B020340000000054038104016AA75780958DD55BFFFFFFDFFEE6FFF412FFFFFFDFFFFE6000004B4A227DDA0A5B158220BFFFFD790007B5B414415FFDF9FE8F7E00A87FB833BF959F7357F99EA7748E40B800F1004000000A00F080549D52A94000B0FEAAFFFFFF6BFE15BF000FFFFFADFEFFE9000080DF0A84F3BDD4424A0810E7BFFBFE604A0304820DA395BDFD9F3F802A19FF01DF676741DBDFFE7EDEE2C0DE40400080000016BA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'h3B48000AB556D05485DBABFFFFFF3FDE4E7EC8177FFFFDFFF751000100B6C001C55DBEB26C40A17FDFFFC84179B700B880D7FFFF33DFDF7802C67F8C5BB0EF65EB6FF5A9CDF8238EF1A00020000800442E9400154555A006A2B5D5BF7FFFED7E7BDFA40EFFFF8FDFBFD00004808B80221CAE753790000B3FFFDFF1005FB182415004FDBF011CFE630180BFFC43F05960FBA6654A78FD55FFEC1146800081022A13C8000AD57CF017189EAADFFFFFFFFF7DFFF013FFFFEAFEFEFF000000680044EB50F631050D3FFFFF9E420310F8446008101D2ED44DC95340547FE53DFD167179FC95F6FB598B758D0002C05000000202C080212ABA5809DB4BFAEFFFFFFFEB;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h01000200000000005D3BDEFF6DDFCEF4852000001200A9245FFFEFFF3BFFFFFE098F8042DFFFF19F7AFFA007FDDB208000600260001E5FE89E21202BE78F84129F15A1207BBFFF4FF20DF3942F387FF800456020000000003355FDFFFFFFFBAA508000000511559127FFFFFFFDFFFFFE006FF413BFFFEEFFFFFE9C0BF673D30110B2004000763D938CAAD8613FCDC68909C000171FFFFF5C6783A0868ACEBEF8301418000000000000BCBDFFF86FCCF6001000000204B5A497FFD3FFFFFFFFFF0555A80AFFF9B9EFAFFFD215FF6EF400005001C488F4BF43BBDC1D1811F7CA2A0671A24807DFFEEFE6E2B48C00CF7FC012094000000000002109EBFFF82FABAC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h0A4000000001424147FFDFFFDFDDFFFE824FEA01BFFBFFBF7FFF8416FF9C108000A2009011F57F94C4730280C293F68605FC7D99F697FF9D4057F4681E70FF98230270000000000010BB5FFF71DFDF5250100000001051022FFFF2FFF9FF7FFE457F6806FFFF54DFAFFFA00B7FD5C8000054028820A0DD86C6D9C0CE6820FFC40E18F6326C03FFF600BF9743EFA27EF003808020000000000842ADFFBA37BBFD008000000022310155FFFF7FDDFFFFFF93FFB0015F7E6A6FB7FFF115FF6D0000006802800E5DFEA62FE7503B76B03B6C0348BCD4F6BC7FEF467F5F800741FB181600600C00000000020161DEF45F8EDA94200000000400A08AFFF5FFEECBFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h2FFA00007BFD3A5FFFFF5191EFE000000421000194FB3DA616A8D9163682AD6803E4291DBE151FFED9F643102EB3F280350210000280000001A056EB2BF7BB9AA04000000020980E57FFEEFFFD1EFDFF7FB48501C2FF48BFD7FFD116F5F90000006A028334AF9BBC50FC919474DAADCC82200401CDB40DFE73DAE6C01D3FCA7C5B020088010000000250515A126FEFF500800000000220048ABFFDDFEBB97FFE7FDA4287DFFEC46FDFFF58037F508000000001017159330004581CF3F437160BDE018240127C1FFF7FB18DD9825D461417408194004190000020C411109FB77A8A000200000016052BFFFF7BFD7AAFDF7FFD0ADDFFFF70B7ABFBE200FC1F0480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h00440043E4F28747F981DECFFA2EF404BCA1D870008A1FFFFDFC8FF6B07E141253064861001000000010028808EBDBE96040800020021442155FFF7FFEABDBEE7FDA82FFDFFEE4EFF7BDB080DE4C0A5402200082D2F670C3CB37F8E7FE22C80EDC09421400B217FFFF621FFD2878F0073D02700003A2A8000042C0E017BFA7F68940000012000A2097FFFFBFFFDCB5FA7FFA23FF9BFDF8FBDFFFF0A65C0004010C400A467DE7C30FFB41F05FFC12001F7D05010C002C55FFFFAC7BE307B26047D3006F040912800000100880876BDEDD42208800200095012B57FFFFFFABEAFE7FDA87DFDDFF7C3DF7FDD29C3A0000C01060049A0B6B064A23B0A6FFFD13001F;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'h80000000CC62608F8BF7FFD57FED55532FFC80BFFFFFE56F7DFD005FD50B801908F40000029400785863380022A3B5F7452253FC243F91F5019178AFBF40500000000000000000000012A7BFF6BAD7980010000010D4C02FD82BFEAFFBFBAD577BFC00BFFFFFC5FFFEFC202FCA4EA03A74120030907204C870D8D000169EF87F840031FE815C01F130051E3C03F01000000000000000000000005AFFF41F776D020000018C553855EFE57DFFBDFFF6AB1FF6483FFAFFE3AFBEFF005FE42B4865C58C0004010800B43456000054022EEB10006CFEDFFD84D0F1035701C481040018000000000021201005157FE57FF1B60100000016AA8509F037FE6AFFFFAAAB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'h37FC80EEDFFFE17EFDFEA02BEA07D0CF319000910868010E71499C001AD72DF6341027FF3DF237FA9A14AFF18BD2810080800000000000002008AAFFDF15BD7A0008000104552C13FE8D7F957FFFF5AD6FFE01FEBBFFC3AEBF7E802FE16D4B6C9324030000192FEB4A051C0007DAA7E7F1BB0FFE9E343FF1E00856F18455800000000000000001001012ABFFF55FE7D60100000001AAD245FC9BFF7AFF7FFF7B15BEC7FF7FFFE4FAFEFF109FF5678EFB849001060044079DA591460082ED00FFF9F69FFFFB8E7FFB9002BC25137A6020000000000000000040895AFFF39FEA7A0000000182552889FEA76FC95FFFFAD7CBFE58BF6D7FF0BF3F7EB82BE222F9FC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'hE14081C1000836CBCA26B32BE12941EFFFF847FFF7A0BFE7F80027C60DA1680800200000400000105104CAFFF65FFDBF00000000012A9425FFD3BFF7FFFFFEB51DDEC405F7FFE4DEDFFF4857F56E97DEB8700290C0123994C253E909C07E417FFCC233EDFFB3FF40D000AEDE4174300200C200000000005060A9BAFFFD3FC5F40000000004AAB468FFFAFFFD7FFFFFAB23BFE09EFEFFD0BBFFFE480FF000BDC889AA003A00207DDF80A6EB79C089C1FFED0DB1FFFCF97FBC004007C072963BC084210000000000006A116AFFB9BFDBC90000000009554825FFFED7FFFBFFFFDF09DE20037FBFF0FFAFFE815FCDEFFF8570C400980011E0B78B638000F3007AFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'hFE80BA3FF3FFFE676800A0883D01295020E4100000000000115DDAFFFD5FECE48000000024AAA492BFFF7FF55FFFFFEB2BFFC117BFFFD25F7FFE15FFFCB7DF0C09120430000295FF3FE19042D950177FFF12963FBFFFA8445A3FE4001F3826100C200000000000004AA52DFFD72FD672400080000A55A9205FFEDDFEDFFFFFD5091F3005FFFFF4BEF7C00BFFDFC76CCA00F000A8000676FB178BF547CF81A48FFB85F74FFBFFF103E4FFD70363A85E9C059480000000000092DDF5FFF947EDD4000100000594544ABFFFFBFDFF5FFFFF14FFE08FFFFFE4EBFFFA802FF13AFFB410AA099800889B74FE04713BEF848C27AF02A807FBFFF2A7FEFF611FF0E47F78;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h7E009003400294F3FFF93FF477D0E96FC905A9C0020080000000002A11BF6FF780A2820010002A00D5FFFFFF7FFFDAFEFBFA1AEFF7FDFE1FFBBBF81AFDC00344141012701FB5285E09F00DFF7ED48025FA0100107002C5B3FFFB77FF1FAA011E5223EB20B8295C0000000846A9579FF8D4802000000054805755FFFFFFF7FF4B5FFD205FFDFEEC0BFFFDE03FDE2040E820400057FF683104653954FFFEE800E9FD2900002C02E35B7FFFFBD93FDC512BFC2328A4324040000000021583757FF769450080200015203AFFFF7FBFFFBF9477EA0057FFFDDB86FFE945DFBD40065A084008EABF5C251043DC7BFFFAA001FFF001F0018B004C0FFFFFFCF0FFE94156;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h7C1AA0DC080998800800008291EF62EC825021400000004077AABFFFFFFFFFEA7FED006FFFFFB623FF7000C400000F69082013517D1B8A0F467047FF77600B7DF4051B4402C00A0FFDFFFC09FFF00CB7A694C00E062C1520000000089F7A9FFE688A1000000015141AFF5FFFDFFFDFFCD7C0A037FFFDFA00FFBCC7FF0889AF4002000C19BE699C4380023FFF60F406C1F00382CEA8B000CBFFFFFE2BFF6032686C6B4005C108929800000000AC7F7ABBA4A10400000000804F6ABFDFFFFFEFBE7EFF405FFFFED757FFEDEAD38000A7C914001E3BF64B131034C6BFFFC21C3E417800C0B3521C006FEFFFFF87FFC28E1DBDFC6985C41A74A0800000003B3CC7FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'hCB140900000021282FDED7FFEFFFF5FE7FFCD037FFFDFB83FFEEF7B6602E1FA400013A2EFB946880A11DFFFE1C9D962308806208B2810751FFFFFFFFF8219EAE75DB8B9DEC10E5E2000000004ACF7D6FC02112008000004057F5B7FFDFFFEB7F77F7284FFFFDEECEFFF5E858200387B800409FB3E3A80512D9F1FFFFCE817C2480010C1C0B2002587FFFFFFFE6A617DBFAB785B7EE07FCA800040000047596BAAAA4490A100010128AFF6BFFEFFFBFD662FD8067FFFFF785FAFEF9ED008059CC0004A05F54F2812EBCDBFFFA1F807CFC30F0830101E840461FFFFFFF8A1A177FEDCE93201D01EC6004000000181933C5501228108000002055EBAAFFB7FFFD5A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h4FFEE03CFFFB1E27FBF58ED00027CF300003D76F97608009F33FFFFCEE042364341BE5D050181790A7FFFFFF875803BF1FA794E813F05935084400000406152AA2448A1008100009257AFD7FEFFFFFEE677D4027FFFF8BE7FFFDE3F8001F8C8C00A3377C10D2D037EF9FFFE7AEBE985D54D0F860901E83A84FFFFFFFF56043BF2F3B922C01B433040400000002018882888128165004023252B7DBFFDBFFFED429FFC83CFFEFFFEFFFF64055005C118100C7A1E42B2BF0068EFFFFCF148C462756037E581C03E1D959AFFFFFE2F6C0F89DF7BB8C62AB08280020000000F0E28EC250821100200144955D7FEFAFFFFFFA817EA80FFFFBDFF9FBBB02DA0016C790;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h4BFDF680000077FC000818001FDFFFFFFFE000122D6C1C78F9F00003E78BE44480071F1F3AD7C024000000034CFFFB7D63FF7C8AA0D6AFFFBE4511CDB8C514107FFFFBFFEAFF5FFFF64002BF543DFE3457F7FC000000DFA001628200A5FFFFFFF10005FCA3D6343078E001A3C3C6C561800F9F1F9E54703000000085307BF8F7C1FE9A20F5AB7BBEFFA04FEE396504327FFFDF7F4FFEEFFFFC10157FD5FCFEAA8FFFF50000017C000A080400127FFFFFE0005BAA8A3E1C2C780001E163C36290050F8F8FC0252018000000D03717FD5F81E9D700797BB75BAD2641CEFBE534927FFF3F6BDABABFFFF6C002FF5C5FE92CA7FDDA800005C02FE4A40180013FFFF6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h0002AEFE549906340000D0F1E1E326C423C787C6056030084000000A580EDEF742905FCC36ADDDFDEEDE76DE39E10482FFFF9BCE257E5FFFFF64127FA3EA4456D9EFEC0000029BFFF4400440008FFFC001FFD555A2451618003C50F8B1F1C01143C6C3C007C51C1E200001840917EFD7FE5A21E03FD7EEAD7A5FF3DAE5CD34A27FFE9FEEEAF97FDFF92005FFFFC5B1BC1FFFFA800022FFFFE92000A80027F8001EAAAD6E892A0800002C705060D000C133E3E000A3F4487E020000000063FF9CE72E15F00EBEF567FEEA17977AC33CE27FFF7FFFF7FF7FF7FA64157FF8BA9559A5FD950000D2AFFFE248001100080002FDFFF9D17251000039C183830706016E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h0EF1DFFDF3F90FE00107F0603E0E3FEEF8830230030DBDDE033E6B0D20EF3CA2FFFFDFFE7D4EBFEFEF0405FFFFBE02F697F75C000302BFFF8880004D5000021FFED4423F4924000162C49509511E016617F1DF05F1D9DD00100655203822107FF829A91955969ACA2A01410829CFBAA0FFFFFFFD7F7FFFFFF7C01FBFD05AB95A43FFFC04000057FFD520042549000DFFFF8AA952748000046850A0A103DC78D245F83643F8FDCB81808C2211CD11E07BC482848888C1EF6242584A4A25AA38A0FFFFFBFF4FFBFB7FFC00FFF0A07402B51FFBF4280005BFFFA280000AFF601FFFF4551428A8000081E24AD494878C788314F062137CFC2F80002C349E1241C536;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hD2546A46226A6D951212520941CA2AA6FFFFFFFEBBCFEFD7C207FFFF40F90AD55FFFC280000737FE940000BF00C007FD92A0A14500000242A46040C0F88E7C952440212A7E647540412A991CA306489FA102B08B54B0AF212A90423829C0092E7FFFFFFB56EBFFA0037FFFFD4626057A0DFF80C00002FFFF4840000A87E003FEA914142800004085312A6A47C08C3EA10C0075033E036E20641848660988221E89A81A218215EF090214925241A40B267FFBEBFD4BFCFE7F800055FF40AD05D5B7F50400002D2FFF240001A03A2B036144AAAA800000020394B1207854DE1F149C0E48AA201F9B20881A268354F2107FAAC54D5495083345568282114B5B1542;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFEF7FDC080C000020074103FB77FFFFFFF277F63441527BE0002C14D4C656D4FFFFFFFFDE07FFF780000117FD17213EC7FFFBB400000000000800000156D2AFAABFFFFD7CF0F9658F817FFF4660C77FECF5FF8A5502000004883E87FE3FF9C7F08EDDB9A75D0501160012012ADEF6BEBEFFFDE3DFE67EFF98BC00ABF483D0DF5FFFFFC0000000000000001150F42D55555DB7FFFC78F0A300001FBDF080046F9FF7FFCF63000000001C0173FFFFE37FFE73D7CEA8305A0012800694E2E675B6FBFFFF7DF90DFFFFBFAA0017FD0B227D7FFFFF70000082000000004B120152AA927B6FFFFE7CF1F224478BEF00640C5707FDFF8DC0010001008632BFFFE3B6FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h7FE7755B6940FD8006C001826DD6B39EFBFFFFFBE363FFFFFF780055F812D07BFFFFFFA0000048000000458128AD45556DBFFFFFFE7C0000520FC8BC81B3E0031636E79A80800000301D3C6EBFEFF47F9BFE7F190B048AA00110000CF3AC3DACFDFFFF9FFB15AAFFFFD5000BFD0AA1FFCB6FFFE800003554400059828282AAAAFFFFFFFFFF3C00047F47CD15210FF8092A60FFC500000000201E8E83FEF97D0FFC7B83D41CB1CB6800400023189D692CFBFFFE6FFD07FFFFFF5A0057F68D87E401DFFFE4000044951218000058AAAAB5FFFFFFFFFE0000395B67C701E9F5F8087824F7C970000000000E2095FC7FB28FFD3FF5F4634C104A003A002975ECEF5C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'hFFFFFFBFFE0BF5FFFFF80097FC237B7DCABFFFD000001BF5629000010552A56EBFFFFFFD40027C781B01C7CAC68BE800A00205274821000001807007FFFF45FFFA7FD7DB787EAC36800A004AC78F6B2E1FFFFF7FFD0FBF7FFEAA0117FA80CBEF0FFFFFE6000025D000C000042AAA9DD5D557FFE0001F3C7891D367C6D000F8070202C0B018000004080899A1FBF3E0FC6FF4FE2B61921806200780326B3D2144DFFFFEDFFA17FBFFBFFA0057FD37D0B5D2BFEFD200000A800F280002955576BABFFFF0001F1F3E3C68B203E348000819A301A9B9A4000000000004F0EFD5EF1C1FAAFC4B83886001B000C000215AAAA2CFFFFD7FDB0BFBFFFEB40017FDEC00DE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h4BFFFF4800003A03FFF400289555ABD7FFFA001DFF8F3E3C56F8D9E02200099000238CF9480400010140D25B1FF6729F67EDFF2764C4320054006030A6158158DFFFFDEFFC1FF5FFFFE001A7E7E5807B9ABFFF500000217FFFFF40022AA95D6FFF4007FFFF8F9F3C38F8CF4004800158895C7C0057000000010928415FF3FE07F83F97983FA147A816003028E528D180FFFFFEFFF437FAFFFEA8002FFFFB015E25FFDFA400162FFFFFFFA01496AEEBFFE0037FFFFFC71F1E3CBC4440859027F042B1D01E29812000209000C19FFFB11FE0DBE1F0620153400E0050284528C63EFFFFFFFFAA1FA7FFFFF0052EFF4F44659DFFFF40085456FFFFFFE8416AA557F4;
// synopsys translate_on

// Location: M9K_X104_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFFA77A6F3FFFFF40005FFC17A02F56FE9002000195FFE50002D86F3F400D42945400000A80143111223E1425F0DC0DA3E4445001F9EE2901C870581EA899B0060160040ADEF110430925043BEC20EFFFFFD1E0FD6FEFFEB00A5FD42B405E8BFE41C800036AFFE8800B6A317D6A049522800002D0140224A503A24243A0F43FF1FC84E019FCB8200141F2AE5202E1BAAB2A3552514EF251524A4924BE70020FFFFFFE2D7E77FFFB2001BFF8174032A7F13F8000008BFFA1008BE94FC39A0148440000000A000030919F8B1212F8F6D570FE26807CFCF960823610074128E51C018010030A6171144218410439AD9A6FFFFFFB92BF5FD7FDB114BFED2EB01F5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFFDC000003DFF94003B4C6AFBE000252000000A2541086AC1FFFFFFFEB8A71378EA5380FC7E234043FFFFFFFF81217FFFFFFFFD24BE9892FFFFF9456DF6FBEFFFFFFD7D7AFFFFFF20017FF855402C7FFFF90400014BFFA00050907FEDFB401200000220885002605580080010783B02FC7307C47E7E022001C7FFFFFFC6132FF7605F3691354A13D6DBF9245BB71E6FFFFDFE7BFE7FEFF550055FD02FE03BFFFF7A4400005FFF8000012BB7DF7EB40000004800000000E0EF1016082C10612B5C513B887E3D0CB41001005480740EABED200D4EC216E855EEDAD9457F6DF2CFFFEDFD7DFEEFFFFF20117FE055C05FFBFFFD80000537FE000004A5D5FFFFD00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h000290080128000E7E40A0C20380049067E51C1103E200A010A00804000F94F67F5C0070649798927B756C828FBBE9F6FFFFEFFBFC55FDFF6E00ABFF92A533E097FFF4000005BE00040022362FFCFFE2001000000002800F826051A140800E4A43E73C10A1F018AB81404000000F49794FB98036424BEA8AD95F2F18EADAEFBEFFFFD7E97FFBFFFFCC0017FE13F9285A7FFE2000002AF0010000A4EFBDFEDFF4600000000000001B13E880F0A000AD0853E7846001807CD4C4C020000008927AB7F5603D4B12DC82DAEB5F228BFBEDFFFFFFFDDAABDFFCFF5002B7FE96D57BA1FFEF50000054000D000015FAFFFFF4038000000000000019218050000001EC24;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hF1C604B05800FE2A0AC0D000019844FF5EABF03AD12DD89219D36EA4835F7FBEFFFF6EF47EFFFFFFD8000FFA0348A1DA5FFF9000002C057A900129FB6FEFC00EC80000000000003589FFFFFFF011775699069228200C7E7A4820240052356ABE6BFCF00F6984F281FECB2E229BEBEFEEFFFCEBBABF9FF5FD650297FE18D509C96FFF400000685BD9400012EBFFF700376400000000000000A59EDEFDBC00D203E0064340003E373489FFFFFFFFE230FF2FFBFAAFC2A7E097B0D35E28AA5BEBBEFEFF7FA9DF77EBFFD9442FFBE74002B35FFEA1000100FFF6A0002A36FFF0056FD90000000000002488A9890782007B53A02D11695BEFE4F901187C030CD493FE;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00BFFFFFFFC78F9F3E5C00C1C04C8FD0739C003A140081800048826DEFFFA6FF90C66DF0D9E2FACA11801821422B5688BFFFFFFFFA0FFBFEFEBC007BFA6BA83E02FFFDA020002BFF6FFFFE1296BBBF801FFFFFFFFFE7C79F1C000004A13498D055804F1D1140468000241096D3FF7FBF6F311F1AA037596088C02828CC28EE7CFFFFFFFFEC37E7FFFFF087FBB3CE805BAFFFFF0480005DFFDB7BFF24F955900FFFFFEFFFFFC7C78F90003C6469C1081800822F9E9640F0200011E1C982E7BEF80EC5ED07412DB454214030319A3BC6887FFFFFCEF06EEDFFFD4817FFE68F82362FFFFE12000017FFD6D7BFC55ACC8FFFFFFFFFFFFDE3C78300023C7CA0B0AC16;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h2B904FCD58B6710000031BE401F7D5F81AA97A16C00F7ABC446808014A71973EFFFFDBE6D02F7FFDF7C0BFFFF6AF005D25FFF0880000EFFFE92DEFF2F4A03FFFFFFFFFDD1FE3E78000063E2C066956D2B367E7CF01C21050240020F406E8FBBFEE43346650AF9D5A132404508A61A6A0FFFFFDF9FAF7DFFFFC07FE5FF10FA01A9FFFCB800000ADFFF5B67FFAF803FDFFFFFFFFFFEFF1C0000F871E346436B151808363E7E0FC0008080042239F7FFE8FB1BC8FDA5C0FEAAD5010187304511F747FFFF7FE38FFFF5DC02402AFF6BF40369DFF00200000F77FFA49DF8CC03FF7FFFFFBFFFFFFE00003CF8D1F1C3C44D9422E6BF3F352B000A801000900AFFF9E7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h402625A8292AFEAAEC99086290528E147FFFEDFFE79FFFE900100457EAE6D05D57FC0A8000009DFFB692040002FEFFFFFFF6FFBFF80001E347C30F1F3EF847921CD9F9C0FB4A0602000221060EFF57FFC0DAD4600A15DFF75000680194B280117FFFFBFFF07DFFF8EF5801FFA63F24759FF3EF40000176FFD9200001777FFFFFFFFFFFD7C00021F3C3C58F8F1C053A3A80B8F800DD2402080000005FA77E237E93A97EF00DBF2FABFC0A00C41C0288507FFFE6FFEC5FD7FFFBD03417F15F015C7FFFF2200002BDFFEE80000D6BFFFFFFFFF7FFF40000B0F3E2C28E8E000876FE257CE01CF4A706800001512BD47F53FE7EC6BC3C03FDFADD7C2000A304E30450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h7FFFABFFF1BFBFFFF610016FA516C277FFFFED4000016FFFB80000ABFDFFFFFFFFFFFF00003078F1F1A78780011E4EE1BE7C007C6FA28D8080250207907F9FFC3F01F45E04EDD96FD50400E4108100507FFFCFFFA776AFFEFD80045FEADB14DFFFFFDE800003BDFEE000000D5FFFFFFFFFEFE0000DEC68F0F1E3E6000595D40935002E3E7F537880400014DA05FFFF38FF03F80F08D6B6B6AC0D110B20E21450FFFFFFFFFABBFFFFF76012BF502C423F3FFFCC000000DFFF00000002F7FFFFFFFFFC00057ABA3848F1E3E001068F16311E003E3F2BAA800000000144C2FFFAFF5F84F1A5856BEDDBFB5411E7B8251452FFFFFFFF5B7FFFFBFB410ABFDABF1DC2;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~94_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95 .lut_mask = 16'h5450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'hFF2000A99C00A316FFFFFFFFFEF7FB5680055FFFEFD1264AE08CA06BAEFFFF6FD88ECFCDEB3FB00A9E6DC00A88B9FBC0891A0B4100041BFE823803F495C77CFFFFFFFFE87724A11FF3DA00017A01803FEFA303C6D8000AAD8FFFFFFFFFABFFE88014DFFFFFEAB27695EC100857FFE06B7A08750FFBF4EC00403B800CA4657CC780410049241824F65F11524CDA1DFB3FFFFFFFFA150802A4D6FF8000F4D2001FFF183F272C085437F7FFFFFFFFF7AAFE80027FFFEFF87B9FC4AA8100697FF46E9494E457ABF8732424000003BA4017DF7DA41C88D1158BF77843148C0AE2FFCD7FFFFFFF01501118429AF00060340003FF1401F9904602BD5AFFFFFFFFFD955E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h80095BFFF7F24AC5FF0A6A8006F7F1EC2F7E202EB0E9DC20FC0000003600C5FD66008E313187DD774270928317FF3CF1BFFFFFFFE082022471BBC400C0090007FF0078202901012BF7FFFFFFFFFFEAB4802ED7FFEFFC677FF6121B8000AFF5EB5CAE90063D3B1E7CFC00000185821078080038E8655BE20BC01C523BBDE8477E47FFFFFFF8610041DEEBE18E90038009FF81DE02CA29983EAD4FFFFFFFFFFAAB8200FFFFFFFC9FEBF80012A015FFFBBEF5A1D100B1FE3D3CF4000000EDE1A040631413382AF9D0C7E847E81D8F41C0EF9BFFFFFFFE1E29086126A8C9B800F062FF466F062884642BF7EFFFFFFFFFFFEB8016DBFFEFF3148FFCA43B00027FFFB5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h8BB4C22150DB9153E5000000BC76750124638EA199BD43A9E610C02922B8503B73FFFFFFFF8241A01181AC3E4E0824005FCB7AF9B81D12015ABFAFFFFFFFFFFF8022F7FFFFBDF76FF804392200FFFFEFFB85C2C1D71C171C1C0000089447C0026081AF197E3A1DC1E0041BC86460FC0EFEFFFFFFFFF192542602EF0F9FC02F003FACDF45D050CCAAF7EFFFFFFFFFFFFF8005DFFFFFEE56FFAB10007F83FFD35FD48797BBA14007FFEC0000092167AD396501A706BC98EC95A6043C48F189F4A3EF7FFFFFFFF469C189886AE3FFC153421719BE33E4BD11142D5FFFFFFFFFFFFF8211DDFFF3D10B57F400070A0FFDFEEF724DC1F7C22107F966EC00FD229FC343;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h4400A9A034095AF3F0DA4C09A191AF41EC9FFFFFFFFD082C44F00CF8CF003E50180EDCDA527E465187FFFFFFFFFFFFFF804DD5FFFFF88FAFCA20AB903FFFEBA5D900C12D8DFA1609AC9C827F863FE528C4B5E9F1DF53DAFB85E0C8A12AE6E9BA1F05FFFFFFFFC2412A3C4F2F280029386A0D6F2D69DD512AF13FFFFFFFFFFFFF8001DFFFFFFE09F7B0D0EF23FFD7FE0FF44083A4FC420C8F7003307F344FE5E360A0CE72CE70AEE428040615AE69FECD17E95FFFFFFFD0D840CE01CF74001FECFA2BDBAADFD18CE4545FFFFFFFFFFFFF800DFFFFD7FD53BFFB801C1FC03FFB6A688996F54EE042C0BC00CC3DD052DFFE46F82FE01E153DF1D010F0F473885F41;
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'hF02FE7184450000012080010780003C41643FD84133488E91FBB7EF5FF4D669FC563A22C00818B33107FE470F81FF61C7A72D2834A003FFFFEF5554D4002A2A306FFBFFC127FBE2F571900108BA3BE1E0403E0AF02C80000080000144000900F81FF1FD0176F03035FFF7DBBFEA38A35FFFFC012006040C082BFD03CE7D2378FE9D835822A383FFF7FAD5010140014551977FFD0ADFEF85F761500616F872AC119007E1C14CC00101444001010C00142A04F1F201F763F1065FF9777F8B7286FC2DFF010818A912003FF020F33912BF7BE950DFE01123FFFFEDB49502100228B4DFFBB2115F5BE1D77110031C31789F861C05F858B10000C000800441970003A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'hE279CEA003FE18286D7DFFFDCF6CE3BF7FECFF8800E2840E3DBC80026C1E2FBEE3CF832201D9BFFFFB2D6550044009512BE5DD80A6F97E5FB6B104C0ACB877FDF6FC07F2441001C4001300005DAC002E94D47F91C37FB30AFF1BFFF7A22B9A3D8C7CFFC24836A92EDDDA000009BD2FDB3CFF63D132A3FFFFFDF6AAA85020042B1FFEB2024AE8FC174E1B0B8480C82FFF1FB0007E22000C8380334028FE7A008F88D9BF978CCDF5200317FDFE04D00DFE0108FFF092002B6BF7A800002079DD8E16ABFBE95C85EFFFFEABAA90000A1144DFFD2482BFF3FC3F1F0D2406DDF940FFE2CEC03F0A8009F6E42CD882FFFC6345100A64DBA4BDBBE56A29FF9C9FBC62B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00319FBC40090DD2769000004903F95A85EC9F4BC20AF3FFFFDD55440050400917FB8A09569F7E16DF862108B78BF89FFD777807C0002038B511000EFDD807061908D3FEF78793FC6BCA3FF89EF0D53080821B540C002332ADC0000003D85851DFF381C304301DFFFF6BD55115012AA25FFD080B3F9BFA2DD38285DC79870307FF0A0400F800A82E9900001CF78AA942602234974500FFDE05456DF8FD4B904188742F67056008ECD800000040C62F56FFFC8D20E02415FFFFBD5554804080003FFA84067E1FFE97D3C0C31C464829C1FFDBDD001E021B53823020907F078118772303C1BE01B161EA45BEF9EF178187A0914F31E19C241B0700000082A0A327;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'hBF1E9E78A857CBFFFFEBEAAA2A802AA85FFA8057D8B7F97F39C0B3092C3000707FFFA7900A0303E12DF80426FE050527028418AFAC049EB0961207C8C813A6003B2A833EF8B700069AC0000040266C2898076B1FBADBC1FFFFFD54AA801080025FF6086BD25FFA03B9F03643E54C039D67FE329C001A00C0DE870010EA94A047910705D74DC01EDAE1B43F32F87518001661508FEE8D883803E0000001286016A800EE2EFD5FC0FFFFFEFBD5554442A87FFB111BE1BF7FBBD0F81A7A7C5B400FD5FFDD990608007E5E15E0113B30013D52451C18F30880F537C53DFFC3B97080099A507CCB2360AF80E0000004E41202840ABB24AF4D23FFFFFFF56AAC212804;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h41EBB7FFFFFFF0211B01A03E8C0144DCF07FFE7FBBFFD32AA08BFFFFFFFFFFFE804BBFFFFFFA0BFFA14908FC00BBEDADB2489681350022A50502120620DB7FFF83FD0381B84CB7FF45607107ECD41E821A76F3FFFFFFFE0CD2A5500EEE20B13F9437FEAAECBF85510A7DFFFFFFFFFFFF822ABFFFDFFB0ABFD3900FC0145FF7EFE9008E92482DA207A0E06C434EDD202F0678205AF0C4F3EE05E0A60935A5902C48093F5FFFFFFFC308B8B4843899426784BAF7FD7AFFB12AA3D6FFFFFFFFFFFF80053FFFFFEE8BF7FDC83A0000AFFDAC7A411360307C007FF83840D57DC3000310880581811FBEFA1F10B20854A25019F2526F07FFFFFFF0946E036D8EC24019;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hC19DEFFFFB7F87C4742BAFFFFFFFFFFF842BB3FFDFFA557DE341D100026FFF08D508374AD26C011E01004CF47F8603D378AF08F604E5E77D0D8271CB4A7984079EC43B93FFFFFFFA701154F2C38FA8278347DFFEF9FFF92AC9557FFFFFFFFFFF80853FFFFFFF0DE7F9CA040109F7FDEA6A40974582400029E04041F57FD90D210931F43D0D0F7DF18000506D6006E622FCC92569FFFFFFFE9886A97642BE8FF2000A8B7FFEDFBCD526AAAFFFFFFFFFFF8013F7FFBFFB06BFF70010000AADFE883A00307FE89FA30FF8003E9DB87AB2E18DBF14D58CAF3703501C183C640421E4DFA64F9A7FFFFFFFA320D55C4FEA07DA8003F77FFFEFFD219216AADFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h844BEFFFEFFE0FFFFA00200015FBFFA2EF0623FFFC170B5D1E4016377E904BF3BC28034A77FB7D89E25F08E948534B6E240540631FFFFFFFFCC03FAE30481570E3069FBFFBBFFB54A9C9AD3FBFFFFFFF8017FFFF8FF48AAF5E9040004BFFFD8C7D1FBA88A3019B698901BCF1FC3900C511B01CE90FFEEDB57160CF4365203D1F0A04685BA3FFFFFFEDED0FF802A541FBB006BF7DDBFFF6C9823252EBFFFFFFFF80137FFFFFFF0FFFEB388000BDFFFEC9EB5C7AD217A393FC0BE09779F59A08256EE0999D6DB9FAB4906974DA7948060A21250427FBFFFFFFC139C1FC1C6908EB823E275AEEBBFB6A50A95F6CAFFFFFFF804F7FF7BFFA06FDB392000357FFFF8D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h7BF7B76953FD16A05880B3BD45FF618DD64811FA026792A668338FC14E6E001490974322CD7FFFFFE8A4407CAD04101D841E0C694AFFFDBE2C4C6D13A5FFFFFF801767FFFFFE15FFEF300014BFFD7D7B49442FD407EF6003FC1029FD718FC102451C88210047B597DB2F17C26FAC409404715A94324FFFFFE2E8021D1035B826222F0E56D17BFF6B529292EC595FFFFF814F7FFFBFF8C7FFFB752097EFFFDBD464A15557DD7FE51AE4047C520837FA07D61E1C8418B7CD5A3BC8F101A57F70163D335F155DD0FFFFEB3A00802005204EE49E00BBD2AFFEDE0524352BF3FAAFFF80266FFFDFEE9533F33000157FFAF7FF2F066FD24BBFFA02F000D042DD0FFE80;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h7FB408B725FDFAFDBCBEBF8167BB5123F47EF40C4480000088EC1A04D0A164632D21B04A05D430BCA75C6ABE8385C7800274ADCD27A2982AA730000003B16C968CFEE1C3FFFFEAFFFFFFFFB5510A02A87FBA116CABFD6059EC7F4853DFBF9AC11E3F4030F980000067D510000584898E9120706B1297803DD37F507806EE30C0F099A2037F58C7E6A50180000142382D0BFB975E9F4AC55FFFFFFFCAAAA050027FD10D36FFA4A1EDFC1FFF45BFD7F2DC418E10C6F7000000E70320400220427FCDC04E8233C42783DBE7117C7D8829035C266911D4B230FDEC17600000CD9F591144867BEFFDAAAFFFFFFFF5555528007F7C08B3EF7EE018BE3FFFF857F77EE1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h402F183C948000000380F418009486FD93F889160472E052BF13A0915320C40FFB49B0CA37D1BE3EEA1318000046FE7801446FEE3B005557FFFFDFD5555485547FB1187FFFFEE4B8C30EEFFE42F87FFA03283A140720000030805B3E000623C77D0B8E018AFEF0C16E7CC60593C09077BFA3B8904886428F9A0234000017FEF5166E7FC024805557FFFFEFEB55540000FFA4037FFBFD4969398BFFFFD03E9FA20032CC44F44000007A1A078302205A9A7325D8E2905FCA100B99D386BF3C40DEFFE858A4A30C20E1EE012000001E7FB34944EF93DA0292AFFFFFFDD4AAAAAA947D5117FFEFFF30B3CC07FFFFF019D77440C9B944F9000000F034817B749D32F7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h17D0504A3619BC2007F2E26D54FC034BFFFE1DAA00EF80887A0019400069FFFF28D13760BB404557FFFFFFBBAAAA8040FFB0BFFFFFF280D5FE01FFFFFE849DF9104A6C10900000057A07410A5C01F1FD471274EE69003D60DBF42B5071E40EFFFFFF83631637C68C3E0000000165FFFFDF81231A9C001AAFFFFFFFD56AA95514632FFFFFEFF8A2A9D23BFF37FFA327DEE610F004E30000002E01CCC73318117D03D78D48C1726711DCF4CEA4C6183D9FFFFFE29DAD4CAC2B0A0000F3010B7FFFF8142179FC02A89FFFFFFFEEDB56AAA0FFFFEFFFF7F40B933E9FFFFFFBF025E931897074A78000007EFE3E0270F8EF4747F29B4ECC719EF7FFF9DE7E3C09DF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'hFFFFE864260B6DB8C2000281C65BDFFFED1C62A9C8010A2FFFFFFFF5B6A4AA4A9AC27FFFEFD14042E74FAFFFDFFD11EF5EB069241FB400005E3FCE82DE6C1B879C33F9C800206BF9FA3007DBFBDBFFFFFFFFFADD294C0F8AF8800061B0257FFFFFD2B2F7E400544FFFFFFFFF6B5F55A080117DFFFFCA0ED3FC2002DAFFFF8537BD8C28EFFDEE01006AD7E3F58F3CA0D5DF01FF924203231DD9A067EC9A1CAFFFFFFFFEB6E31010FF2C600011ACD36BFFFEC3CC0C5C090A4AFFFFFFFFFDABD4A88004DFFFFFA49143F40480ADDB7FE317EB11A022DF6F0050EE7D4009A20DC3D36C9377882600409CA55F211C397BEBFFFFFFFFA1BEEAC41C6E0800107B2CD0FF;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90 .lut_mask = 16'h00E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h006FFF6F0FFFFFE5000001A0043FF4121B01700000080000CD3F9BD3B7B88D5A43E031E9ADE9861F6AEB02D55FFFFD851FD7D0EE9892896FFF5AE928856E95FD803BBFF6FFFEEFFFF655C006FFABC00013DD81505D7FFFE9800000448207F5B618027000000E0203C3EFDF6D2F1089F40AC208E0A52E3DE79F8840A89E4FF7286424D0F97928B7DFFFF78242719547F78033FFF7FFF9BFEEFAE8400DFF83A001E3E7C6D90BFFFFA30000020F001D7E383C057400000C0021E5E3DAD77F3ED388FAF32B695E3D32D819EE814D35BFEBC22C1DA8E610210AB7FFFDAA94C222BFFE801BBFFF7FFA7EFFFFFA8003FFDBD008FCFBBB4EF7FFFF510000041308287ED0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h60052800000000707CA3FEC3DA878CEBBDBFF8F9DC2392E2DDFE205690AF7FBDE42E7211AA9456BFFFFF80426CCAFFFE80B3FFF5FFFCBFF7EFFD400AFF85E0B3BFFFF77415DFFFB30000080854000BDAE08D18000000007001406F73E869BBB9B4B5CE5C2282CF38BFFF80300A57F7C0322D5884414A1297FFFFFFA91223FFFB8073FFFFFFFBEFF7DFF48805FFA9F21AEFFF7ED577FFFFE8000000100F0001C1A81E1000003A004001520FAF404C6FFDC9F0A1D1C127FE0E5FFFD036058FFF9480CE36A30A50997D7FFF5542459FFFC9847FBFFFFFFBFFFFFF74980ABF47D07EFFEAA6AAC5FFF96E000000240000530C2A1C100000100070010206FC000C0BFC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'hF2E0946184B68E0D5FFFC8592A37FE57022D794CD18276E3EFFEFFFED637FA5381FFFFFFEFF7FFFFDFDA600D7FD65F3DD6BD5AD977FFFFD4000020041D1809000D0600000030020001748A38441FDEEC3F8D4FD03D4A0E0E3FFEA81C014AD255C9912EBA25A90BBABABFAAAB40FFFF0980FFFFFFF190FFFFFEED8002FF34F8AF7BED4AAE3DFFFFCC00001030000240000694000000980140004B9407846D5FB0AFF5477A04C618223FFFE2ACB82E487EF0CA7A859112457FDFD5FFFDAFFBEFE580FFFFFFFFB56FF7EFBBD2057EFC501ED55A8AC98FFFBF2C030030004802000000E02000003400A001FBB1BF03BD7F834FAB1F37902F04603FFFFC2985592D6B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'hDC24F7FD2A4090CEF57FAAAB7FFF5BFB80EFFFFFFFFD7FF7D575080577FDD495B4A1653A3FFFFF00A000012810009800B2982000000C00400164603E0A945F41A5A27F08C62300523FFFFD4E00A0A3DEF5897EB34548251557EB5FFEF7FFFFFD837FFFFDFFEAFDFFEDDB8005FFD5E83F4B1C104A8DFF7004000080804004380008400000001400A001A9331E0B92BFD4B914E5C7961C00533BFFFC1B0092B76BDFE0CBDA288012AAFFFFAD7FFFEF7E7F81FDFFFEFFFD7FCFFDEA8A0FF58AD217A8A34FF457FF9220000002400010068000100000001800E00002676D18FE7CF2603C70C0DFCB003E2FFEFE978258D9BDEBE97D7E921049955FFD6F06FDFFD68F;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h7F7FD72AB28000AAFBFD75FFBBFFD55E5FEFFFFFFA00F7BFFFEB600AFD079AFD12FFEEF5545FFFFA01090000000001421156F54316C80000400DA1E26401B60785DA80249A6001461217907E0F144EA8BAF0AFD60400082B5EB2D4A7FF55F2D4ADFFFFF5FFA0BFFFEFFAC025FF9FDF5D6B6FFEFC89217E000000100000000028440FDBD2182A0002421695F3F001C3DAF6720026F880011008282C7FD1410156AFABDF48A803C6DF77E25B5CFA5FEF567FFFFFF7FFA0F7EFF7F7400BFC57085B2537FFE940042A01001500000000540511557F7A0D20800ADC420A0F92D0A7D7B7E80C3CE280000404A20437FDC094ABEBE2ADD6541C7BF6DF4A02B7EDF7BAA2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h7DEFFFCF7FE1BFFFFFFE4055FFD2C032D45FFEE00000001B200008000000815052AAD5EE18B7802C200A0816BE2C793F91F03D1D081000000411185FFF1D8557F8FA9EE80B6BFF8AFDE0504BF7FFBEFADBDFFFFBF7817FBFFFA88015D7FD98BD85FFFBF800012A900008400000002A052D55EABF9C8044A9A1D208239538FE157260C358240001080000013DFFFFFC03F581FC8D5CBEDDFD3C00A016FF7FB5AFE7BFFFCFFEC1F57FEFFD0057BF2FA06E52FFFD580000001000000000000280B597FFB541408700C250A20CEC3FFB7FB9FCD291068200000640A0123FFFF5FBA75F864FEEFDE9EFDBF052862B55BFFFBDF7FFFFF7FF40FF7FFFD4101FE195D03F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h4A7FFF3A04000004000040000010140A8AABA000058530742CFA178C017CFBBAE43DA6CA8100000000060E3FFF7FFFAB5FBF7CFBD93ABEA2560944CD56D5B7EFF3FFFFCEFF417FFFEFFD00FFFF0FA06AB0FFFCF0000000000000000000008140A7B600027385C88B1CE810607075843476207668208000042083083FFBFFFDE6FFFB5BFE7C5423AAAFF4908DAADB6D7F7FBFFFD7FD83FE9FFFD891FFFA8D50BC86FFFDC0800000000000000000400AAB412EEEBDE3E0856D2A7828C03E0D26E80BD1114C004000000014328FFE3F7D4BEFAF7DFDA3AFE9271E0C250ED5E74B5BCFFFFFDBEEC2FFFFFFEC17FBFE6F60FB52FFFE090000000000210000010540A5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h44FDEAF7F0B782773E188F800BA1D7D41FA608C800000000A902802BFF1FFD37AFD3BBF6F749D63400E3D0532A5BFBDEDFFFFFCFF7417FFFDFF03FC5FB05A13700BFF848000000000004000004A017881FAFB75FF1F284C29E3E02F00140291DE1B443C9100008000A0138FFFFF7F3BFFE6EFAFEA8A8E774000852A7D5CF5BCADEFFFFDFFE43FD7FFF86C037FE87515EC57FD2040000000000000008000A8806B6FAFEFEF8D3ACA51539C0BC003C6D1D7FCA5F9408100004101E149FFFFDFE2F35DABB88EBF0A1850001700B52F2DEDAFDFFFFFFFD82FCFFFC000045FA07E86B89FF415800000000000200000560515DFFEDDFD7F8F1CC2E0B986F7F81304365;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'hC0D43CF0307DE1201F52FA0C66DF2659FC216F4AE1723FFFDDE500118016E823F77A8644E4FAFFEB528D50914EAFFFFF91177FFFFF77ABEFDB3AC03EFFF7FF417AA1556CACFFFE4902A8BC91974FFFE11148587C2153E90FFBC94FE1046C2DE9E3848EFA08AF9FFFEB6E204E005B3814B0349043DEAFBFFF08221ACA73F5577F804F7FFFFDFF2F7FF7A50035BFBFFB073E8A6FD24DDFFFD33350BBF6CFE3FFF5AD461A14022D7DC56FFD3167C131AD85BFB94FFBC63F2BFFDEB04E3E21ADA7503096A84120F97BFC52D9A4A296BFFDD7801FFFFFEBC40EF9EB68202FFBFFD4D37D4252A86BFFEFF009009FF89EF0FFEE25741838003D7503EFC90485207D5E87;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'hAFB171E31982C87FD6E0B974C7FBAA86A002E840AEB5EFF7842229173DEAABBF82FFFFC7FFF43F6FFB75602BF7F682FE7D026F940FFFFFDA08006FEE1E5B0FF40ED78DA000049F67B7C0008403AD6101679E04EE1021999FDB836CB1BFEEA6993007E24093AABFFEF088D4A8475FFEFF807FFFFFEFFA87FFE776000FFF6840BF7D4856C25BBFFFF0120033FF659EE7DB1554C00000067F938B10D7A21C1E06B5E7FB423C33587485DE0832C4DFD7BBE457E3F958D5B0EFFF5F2B22152BEAAB5F805EFFFFFFED1F5FFFAAC03FC6D68EFB7E826DA415FFFF00014002FCE439EFB4121490000088977E45009CF2320182E927F9C153E0231D81D814AA49FBBA6750;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h05E2E170554AFFFEF5FA55567EBFFEFF814CFFFF7FF82EFFF77400FFFCA905EEFD02D73AAFFFF885F808000B0087520009404100001E19BFFC057FBA6529EF121FFAE024401883E040504806BF7F8782AFABD7028D5117FFAFAE8884ABF555D780AEFFFBFFFC1F6BF7F563FEFD6577A6DD062DD415FE880000360022BB01D4000945110000008AD0C400C61FF7AFB8A77FF1388B9E0E00F824413F8BDFFD772827F248009424A6BEFAF7A7AA529FFF7D00D8DFFF7FFB2DEBFB7ADFF5FE9FBEDA1688AF697FFB41840005406CFD8A7F321C02BD000001C17A40079FEF3B0EE458BFDDBE11580D421E010562497FD7EF0547F9A02AA94A13FF5F5A908518445597;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h809DFFFEEFF65F7FF7B87C0BFEA9EBCA0114DE03FFFFEFEA8000804B17D215062402D500004A30720856FFFF34DAB2D882FC4FAD05BA45272C14A0C27FFFF7504E9F200514B145B6F5F7AAD0A5569F7C81B9FFFFFFFD4FFFEF60000AFE3DBEA00000BDFFFFFFFFE040003E0145EE897C8A00710000084119E03B7D7E7D5C493CA9AC3BF01C48D548005524C1BF7FFF829CBDD27EA042957EAFAD082548AAD2CE8139BFDEBFFA7EFFFFC0200BFF6FF4400014EFFFEFFFFFFE80000A00199E832E10006F00001A0007B13FD5F8EE06C4F01FFC455875C25A53B156802215EFF6285765A110553C27DBFAF7A2D32A41293E8173FFFFFFF53FEFF6804805FD07F520;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'hA3FFFFFDFFF6DFFFEEFBA01FFFA2D49D532B1AAA8FFA0000000201008000018000000000003480E000F0533199358A9BD17A5E33E3E0000CBFFFFE0A8018AB6BBF427B545484324ABFFFDAB5D7DFFC6E87FEFFFB7FADBFEFFFF740FF7F81EA2BD4C2F7FF3FF43FB100000A4000000010001700000388A0C0003E0C1080050037B89B4F6C271020432FF5FF2541095FDF7AA1B7BD211044955FFD77EFBFFFFC9F8BB7FFF9FDF2FFFFFBFEA5FEFF67D05F6DFDADFFFFFFFFF000001402010000008000000002200BA0001B0F962242A412586E1915302000426FFF7D8AC6152DE5BF7A3EF6CA44082ABFFFFEFFFE08FEAE8FF9FFFCFFD2FBFFBDEE8E92FF31E83B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'hA5FFFFFFBFFF7F2100010110000000008040200012800580000060C06403E3DBBED01308C0044651ADFFFEA22024D7FFF5435FCA212001555FFF7DAF8B7FD80E03B7FFFD7FF5FF6FFFFCB004FFC7D46EDBFFFFA8FFFFFFC2000054000000002505810C000600000000431BFE4FB68FE953496B1DC0081B356BFDFFC0B012ABFF2AF456B3CC5020155FFFED717FA0B6008FFDFFFABFCD7FFFFFA00015FE69225FA2FFEF47FFFAEFE400080808000000081C3ED4008000000003F0C2541203C4EEDB4A59770028F2E36FFFFFE0985577FEFAA2BDEA51200422D5FF6557F777050987FBFFFBFD63FBFFFD002205FE87986A987FBFFFDFFFBDC10010502000000021;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h54290261E000003C01FC13E615B4009F575BD3E7E41461F9A3DFFF8EA8088ABF5A537FDE8C80000A34F89EAF59FDEE069FFFFFFDDFFDBFFFB0033025FF42E43FC7FFFFFFFFFFFFF4000008400000000CA844954500000001006780E904093B468D70FD2000868254D07B7E38BC1257DFEDABB5D252A000254E8FC2EDFFDF7F9E9EFFFFFBFFA3FFFFF3BF100AFF2B485E9DFFBFEFFFFAFFE80000900000026E94A9A86A8A00002100611FE066061C05E1ED5EFC6080552D572A0FF4613644895F5B52EBCD04000028A9D8F043E876AFFE8FFFFFFFFFEFF7FFFFF660257E025038FFFFFFFFDFFFF35800012100003920052A5A2A7AC00084000A87F32920385104;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h5EAF7238043F5906CB4BFFA45A01236AF6E177AAA80000154DF7EABFF79FF91EBEFFFFFFFE6CBFFFFFDF0015FF2BA077FF2FFEFCDFBFDFAC000280003140000081280184C00010000241FAF208020FFCAA37FE2025DE20810482D5F1B7005D5F5B67A9D4120000427FFFC5515DF75D9E1EFFFFFED7A3FFFFFFEA0005FD05D1FF913FFA7DFF7FFFEC00050003C000000424F54B75A2068000086F078200630AED9783FC2149F800480240F7F84D0912A9EDB5D7AAC80000075FFFFFF9EEABFD20FDF7FFFFBFE74FBFFFFA402BFF578F624B7FFD3A22BFFFA90000170000000011483DA86AB256000030206CDE000887B68C72A220633C04304407C1FB23922555;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88 .lut_mask = 16'hAC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~87_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~88_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89 .lut_mask = 16'h3330;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~91_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~90_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~89_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 .lut_mask = 16'hFFA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h00000000000000003FE7E9C8013FFF522000200004252FE8C000015FFEAF5FC801500024497FFFFEF807FF7BBFEFF69DFFFE6ABA80A37FFDC04FBF7C80AFDEFC3C0042106D8000029FFDFB000000000000000000000000001FFFC5F408BFFFA9000000000092FFF6340000256983FBC000684012553FEFEFC857FFEFBFFFFB7FFFFFF5FFD0FBDFFE2837DFEF2861FFFE0E00210A3E400000FFF756E00000000000000000000000000FFFD151257FFED000000000004DEFD84000005FFE97FFF003180009297FFEF77017FFDBFFFDFC55FFFFEBBF41D7FFBEA02FE7435069F7FF030010482EA000015FFEFDD00000020020000000000000000FFFBFF61A7FFD34;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'h000000000813FF66900000B5B53CBEC400D2000A4A37FFBEE821FF7AFFFF7FF17FFFE4FD6BF1FFFF0037DDF2007CBFFF8A080C2C5EA0000077EB57000000000000A000000000000007FF7E2B457FFE290000000000955FF00000025EFA0FFDD001790001555FFEFFF417FFF5FFFFFEFBFFFFFEFF809F7FBA801BE5B000290FFFE81024220FD000005BFDFAA500000106400400000000000001BFFFBF3ABFFA8400000000100AEEA8900000A76D02BF68002000082AEBFFFFB009FFF6BFFFFFF57FFFF5FED171DFFFA02FF333785A27FF720043114DF000002FFF6028000000A0180000000000000003FFFFD4F5FFFD30000000000115BFE82000021DFBA5FDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'h002A000292D7FFB57027FFFBBFFEFFFBFFFFF5FFC0F2FFFF5017EADD40B90DFFFA80010483C80000A6DCD5D1000012004420000000000000013FFFF3BCFFAA4000000000016B7EC88800017B76FDFAE400B8000555F5FFEFF9077FFF3FFFFFD77FFFFAFE7E2FFFFF802DF1B7526483EFF84000880731000057DF7D6420000000219000000000000001FFFFFDDF7FF420000000002A15BFED400004AFADFB7F5000A2000001BEFF5FF813BFFEDFFFFFFFFFFFFFF7E1FDFFEDD017FADD2585097BFC00002086B800000B7FAE9A80000003107800000000000000D7F7FFF7FF5500008000000155FF4A0000013AFAFFFEA801508002A2D7BFFB6C0BFFEEBFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h7FFFFF92F817FF80000BF893427482FAFA8008332172000015F77FA11400003D821C020000000000006BDFFFFEFEEA4000000000142BFFF480000257FFF7FEAC001000010D7D6FFEF803FFFADFFFFFFDDFFFFFFD01F5FFF02017F55F205417FC33000018405C00000AFFED3A000000C000060000000000000057BDFFFBFFA40000000000226AFDA90000007D74A3BF40000000005037FFEDEE86BFFF7FFFEFFF7FFFFFFFC85BDFFF17FFF8CA803704FF3A800001A05400003576B7ED800400000021002000000000003D77FFFEFED0000480000014AFFFB4000002D7FFFADFB0001900020A9AFFD7F883FFFE8FFFFFFF7FFFFAFEE07DFFFD60FEFD6FA043E17F;
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = 2048'h7EFFFF4FE70EFFEFD0057E45F449F06FF120000608003200000E2D48207000000000018001003F600801600020000000820000026FFFFEEC00000AABF441C7E00000800000A97FFADCB1377FFEFFFFFF7FFFFFFCB93FFFE00002FFC52A147C7EFE008002028828800011FB02000000000000004090000B820002F000000000060000000017FFFB5C010004FFFF855FD8006000280002EFFF7B6255FFDDFFFFFF7FFFFFF477B8BFFF81FFFD6570049DAFFF400041018014000005DE0083C420000000001010000264A0005800000000008080000047FFFDA000402957F8D9C7E82000000000A177FEADD41F7FFEFFFFFF3FFFFFFCED0FBBFFE03FFC95580456E7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = 2048'hFFD0408848801C000002AA00008000000000008000000126D101780000000001000000002FFFFD5402A011FBFC77E3520200000000157BFDBF6AA7FFBD7FFFFF9FFFFFFBF816EFFFEA07FF27342501FFFFC0000001400E800025300400A4000010840000000203049A01200000000003000000008FFFFDE001000DAFFF5947B80004800000A0BFFFD6D80EBFFFDFFFFFCFFFFEBFF50D9FFFF512FFF0700850FFFF6000041968050000124008034800000020004002000000A580B20000000006000000091FFFFB040000117BFD13CFF40001000000047FF7FDA015FFFB7FFFFFCFDFFFDFFC0EDBFFF4417DFC5C06809FFFE00008042005000010A03006E02000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = 2048'h00008000010000004540780000000018000000045FFFF3D0008025EFFEB956E900000000001057FFB7744BAFFFDFFFFF2FFFFEC7FE076FFFFA02BEFFA823A82FFF3800040204028000000000014C0800001000000000100001B0BC000000001C000000003FFFFDC80000917BFE55C7F680000000004A5FFFDDDE21DFFFEFFFFF8FFFFEBFFC8F5FFFF6A17FB41000C057FFEF0003040101400000000086A01000001000800000206403B4340000000000000000089FFFFB90040025D7FB008E980200000200148FFEDF748AFFFBBBFFFFFFFFFFCDFD0EDFFFF600FEED280068AFCFEF020381000040000002004BC00000001012000008000C00E87A0000000048;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = 2048'h000000019FFFFE3002004B5FFE11BDF680208004000137FF9DA955EFFEF7FFFFCFFFFF6FFC8F7FFFFB80BF667018E03FF5F38008C05000C00000030A86F010001010000000000000003914000000008400000000BFDFFB00000015EFFD574FE800011004000403FD4FBCAB7BFFDBFFFFC7EFFFBFFB4BBFFFFA017F13AC10F4BFF97B4004602000200008000001E020004800080000000002002E80000000008008000021BD7FFDD804028967FFB1654C000400000002AAFFAED605F7FFEDFFFF87FFFFEFEE0377FFF6015F45982E703EFE57601210440028000000000EF000008000400000004001200B6A00000000C8000000017FFFE650000024D7FEAA9BDA;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h00000800000145FFCBFCAB37FF76FFFFC7FFFD5FFE56EFF77E71AF967100E0DDBF8AC024080200100050000037C00000C000011000000000C000488000000914000000037EFFDAC00A008557FEC133F400000800000695FF8F6905EFFFDFBFFFC7FFFBEBFA83BBFFF2807F815C0377B6FFC0401002100000002A40000F9000003080008000004088000475000000008C20000002FFFF4F0000005357FF88CDE90000812000004AFB6BB44B3DFFFFDFFF03DFFFDFFF23EDFFFD012FF6A90357EBFFF1400002100000010000041E40000080000820000220000200348000002450000000467DFFF75814000AD7FB08691800000D800101A5FFF5DE55DFFFF6FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'h93FFFFB6FC8383FFFA2037A3BA00D3FAFFF08002030A8001100202008FE1000081000002C000400000000A000000466000100004BFFFEF100000A2AFFED99374000008000002137FF1FAAB777FFFFFFFA9F7FFAFFF057FFFC0005FFB980870FFBFFC00020060602030000000CFE00000804008128000000004800500000004C0000000097FFFDC600A00056FFD20A97C00080440004165FFEAF716EEFFFF7FFF01FFFF3DDDC3EFC800AB7FB68A006A3FFFFE0001800080002000010367E0000080000441000000000000004000043C80000000857FFF7F0000009157FED0AE9C020A02A000806AFFB7DAAB97FFFF9FFF8BDFFD9FCEB0FFFFE03FFFE1B812D4BF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'hFFFB42022022003400001804EFF0000000000010800000010000000000029DA000000006FFFFDC80084005AFFA2887BC000A014400005D7FD56D09EBFFFFFEFF94FFFFFE1EC7CAFFBA07FFFF5400328FFFF3C008281000420000192C66F000083000E08040A000000000000000042F800000008EFFFFF720000092B7FE557114201A0898000150FFF3DA074BFFFFAFF7817FFFFF8F4AA5BFFA90FFFFEC023437FFFAC0011000802400004011A7F0000890002415AC000000000000000002F04000000015FFFFFA40000022AFFD5087CC400601F800002BBFF57E0AF7FFFFFABF867FFFFFF521F57FFF80AFBDC6011092F5FD400204084084100067A0E5F20051;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h0002104AA00000000C00000000096B0000000015FFFFB9280000156FFD69533C00950370000002FFD1BD055BFFFFAD7F815FFFFBFF0856FFB5203FCEBA802A377CBFE001010032600000280BAFF80001C2810522E90800000200080008042CA000000035FFFFDF820000A297FF5495BC0005000000000A5FFCFF8C6FFFDFFAFF94FFFFEF7EA1F1BFFE8057F3A598345BFF0740080080201002003305EFFB200100404045250000000100000001918B800000022BFFFFF2A000001566FF29555480110080000001FFF5DA4AD5FFFFFF7E817FFFDFFF85537FFA0A2BFB05152895FF81C404008100000000630FAFF2A11D0A201081040200000200000000803200;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'hA1C20108421E800016BFDF56C44004000000A810000000000016DAFFFFF52000004000000B67FFB2804000FDF6BBF78400628000295FBFFB6E0D7FF77FFFFFFFFFFFFD7FD45B3FFFC83FE0AF0910F9DFC8C00083A0DD0000095FF5D9900800000410200000000000001DB5BBFFDEC0000A100000025FFF54000404ABFF7B5FF00204010004357FFEDD21FFFD4BFFFFFDFFFFF9FFC0766FFF5407FF8824123EFFE2480041006C80000ABFEFB224004002A0200E065000000000034EEDFFF180001000000024FFFF09001801FFEE5DF7AA011400000947FFFDBA4EEFFFF7FFFFFFFFFFFE9FF43BBFFFD41FEFEF90489FFFF2440020801600000555FADB58008008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'h00000383280000000005A55BFD6E00000800000015BFFF68004802ABBFDEBFF4000000000492AFE67D037FF657FFFFFFFFFFD97FE05D7FFF6A05F3CA803447FBFD000010052E80000A94EF49D8020001200000811500000000145BAAFFA100001000000085FFFF3F000008FFFFBFDFB400820000024BFFF3DF11FFFF33FFFFFF7FFFFEBFF47FE7FFC20BFCE8E80113FFFC410008700700000498FAFB7000000200020040020000000004A4D54DDE000028000000A95FFD2000C802ABFEAABFE90240000000A17FD63B867FFDD9FFFFFF7FFFFD7FE8557FFFD4077ABD404241FFFD080444408100000325F7D7458400400000000000000000000E2B2ACF200000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'h400000000BFEFFE1000805FFEDFBFDD8014C0000011ADFF5AD09FFFFA7FFFFFF7FFFFCBFF87FFFFFCA0DFC0A960284FBFC8001001200040000CB7B5D8D4040000000000080880000000B14EAA294000010000000A97FFE88014808ABFEAABEB40100008000A17FF54F94FBFBD3FFFFFF7FFFFFBFE81ABFFEAA06FE840CC44A7FFE400083000330000057EDEE1840000000000000A8400000000B8A1551400000400000000BFFFFE4008004FFF70BB6EC0002400000145FFE6DA27FFFAA7FFFFF7EFFED7FFA2FFFFBEA0BFE47E11920DF7CA000409100400000557F58204400000000020028544000000284A52A0000002200000113FFFF46010002ABF8524FF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h0000020000A2BFFFDAD4B5FEFD7FFFFF3FFFEF6FF83D77FFAA06FECE507053BF9F2500202001D20000135EF81200000000000000040200000005810540A80000100000004BFFFD90004004FFE9FEDFB80000800002046FFEBFA97FFFF77FFFF77FFFFD7FAA5FFBFFEA857E45744C00FFC2E0001848805000002EF6D120000000040000000224F8000003C0102A000001200000010FF7FEEC01000AABF462E9F00008200000A93FE6ED347FFEFAFFFFFF7F7FFEBFF830FFFFEB53FEA5A010C03FF3C40008302050000003FE6208000000000000200300100000016001000000000000000027FFFF26028010FFF5FAE3E8000C80600006AFFF772A9FFFE97FFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84 .lut_mask = 16'h5044;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h0000002DFBFFAD840000229FFAD02DB2001007A00000036FF5BC83BFFFFFFFFF807FFFF77D51E9BFFF803FF0EA031C5EBFE060030029000200002E0F0FE18209FF000455A2000000070024000008500000000237FFFFF74080010B27FF28D75A00004040000001B7FAFE66D5FDFFFBFF81BBFFDEFF88BDDFFEE04FEA2C84F00BDFF80000800880100000131FDEDCEC6209DA0116E49001000040000000388500000001EBBFFF9AE4000021B7FDA8292A00201C02000031FFFD5D187EFFFFFEFE83BBFFF7FEA1E17FFDD037C0DD481F16BFFD0000201A00000000243B4FB820417C7FA00E0A8D0002008000400345F00000000257F7FEB58800004A27FFA892F4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h020208410000285FB577D12DBFFFFFDE953BFFD7FFC5DAFFFF402FEA182236FD7FFF10001002000000046C7EDF382066F03BE023810002000100A000401544000000057FEFFFDF00000012EFFF5169BE0000C03100804AFBFF6EB0FB7FFFFCBF829FFFEEFEE0E9BFFD8097D14E9039FFFFBFC1020C0200D04002A4334F00478F9867F809FC1491800100200400006A00040001B7FFF76C9200004107F95093DD0001021A4000113FB5BF49ADAFFFFF62815DFFEBFFA8787FFCF04FE804403A7FEFFBE000018080000004BC5DDF01069C10DFCE01308000400000180000100800000022CFFFFD328800002ABBFFA850CA008610540020099BFFD5C476FFFFFEB9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h805FFFFFBD616ABFBF401BE35D20195FFFFFE820008003780000CC16DFBC002444EFFFC0452C14A00200080090800000100401BFFDFFE78000000147DD515BFF001800404000A677EB7F3EEDAFFFFFEF819DFFEBFFC878BFFDC026EC34096A87FFDFE00000A001AE20087C3FDC105CEB456C0D5047C2401400000000000000000000455FF7FE5C100000129DFBA0A1CE0000092F242951AFF7D7D4BBFFFFFFDC807FFFFBFEA0D3FFFE00BFF75DA11C51FFEEE200001804C000007C0FDD6814E7A0BC3FF4161500C00000000010000000000022BFFFFBEB0900004127EEA85BF4800893B2084250AFDAFDB24D5EFFFFFF800DFFF57FE14F6F000FFFE422C02A8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h5CFFF00000151BE00003781D48A158D401DFBFFC040680600000000000000000000003BFFFFDC88080000296FBA8ABFA000515F80010A8D76CF6F9E7FFFFFFFC80AEFFEBFF1EFCDFFC07FFFF9F901A40FF8FE20000085E62080400F16EC2EEFFA13FAF7F4101400802000800050000008000225DFFFAF72000001117ED58A8EC00900AA6440528ADFB7DFE9EAEDFFFFB820AFFB7F9D033FDFF207FFB6B0828127FE1E8400001AC04540A20B9038D6E1FDF7FDF9FA006008A0000002000000000000044BFFFFF9A80000084A77BA0ABBC802554C8890154D7F6FBE525FFFFFFFF80CBFFFFC7E5AA5FFDB01BEF8380BF48BFE024002001FE09731230572010D012;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h1BF8373B57908A50E00181023200000FFFF8433A3220CFC020F888000000000042BFFFFFFFF5D14000000555FAAAF9EE0001200011252AB43FF8FFEA137FF7FF800BBFFF3FF95D7EFA01FFFA03C855A177FE1175695A2856600106208200001FFFFA00054E8C8B740191100000001000006EFFFFFFEFA2000000029FF747BC78800256B448C695B97FFFFFF70E3FFFFF8017FFFAFFE035FFF811FFFFFF7000883BFF807FF0665495000008A12200003FEFE334A3937C21F50420800000000000000BFFFDFFDD24840000106FFEA57BFB000080204345AB167FFFEFFE855FFBFE804BFFFDFFFBBEFF7F6C0FFFF640022157FFE0E7AC926A45402231293100019F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'hFFEE4100E39C727101010C000000000002007FFFFDEAB00000002AAFFF57DCF900015000D1A28DCD3FEFFFFB43FFFFFE8004EFFCFFF496FBFFB800BCF806C0943BFFF84D227FA557A0002AF26A0005FFFFFDEE5AA8786B86D000C0000002000000002DEFFFB549000001114FFB5AFE34800088009B4064F6BFF7FBFD61AFFEFF8013B7FFBCFFFDBFFFEA037F422020A0BBFFFD778C1B58A840010CA5A00007DFFFFAC4530B0263A33410120000000000000015FFFBEF6240000004BFFD27BBFC2005280002400B57BFFBFFFFA04BFFFF8005AFFFFEE0177DFFAE02FF23D30540B7FFCD1048D905A200001015450003FDFFFC1C942793E2C8FC042A0040000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'h00080FFFF6D200A00000214FEB5D7D3C000054000D4012765FF3F5FF70BFFFFF800B37FFEEF43DFFFFF285FF817422F7BBFFFD7A25DC0142C0123E22DC0007DFFFE0D16B86D260537E800E0000008000000001BFFADDA800000010BFFFD7FBDA400480AAA4801DFB9FFBFEFFDC54FFFB0089BFFFFFFB0EBFFFAA027F41D2527DEBFFFDF805F102847084F080AA0005FFFF800285500162487FA01E00004000000002027F7F4AD020000002AFEF85B96C200150AFE2000579EFFFD77FED1B7FFF8005DFFFFFFC17FEFFF501BFA0B482CFFFFFBFD0C1AA39301000E4800C000637DFAE6800020BDC17BEE00000000000000000011DD4B48A600002057FFB1F7FFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h00002B554E000ADA4FFBFBFFF615FFFF800DBFFF7FFD1EBFFFEC017F013442697F9D67F10188C6E3854345003020041D6EE1B800157127245BF2081002080000000000556929100400002AD7EFCAFBEE000004FFF00085BC7FFFFFEFFD8F5FFF8013FFFFBFFC13DBEFEA42BFA0D10AE0BFFFEC881496384110478A0000000187FB41BE1F057E5FC813FC0000020000000000000A95A4CA4000081577FFEBFFDF000012AAA0DA0AEB5FFFDF3FFAD5FFFF002DFFFCDFFE9EEBF7D5017FC02801DC9BDFC8C01611438CB01C1800000004011907FFBFF65CAB6269FF40020000000000000101C8122800000142AFFE0ABEE8000008FFC0050DBEAFFEFFFFFEAEABFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82 .lut_mask = 16'h88A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h8006FFFFAFFC97BAFFF502DF90BA8358B3FF39313C557E024116D400010000A1F444BFAD79B2650D1FDFC00C800000000000000548208000000015FFFD7BEFF3000027556845016D37FE6DEDFF61FFDF800FDFFF7FFD4B75F3F502BFA1300A580FA3F421A8AAC074806F8C000A000280AE0DFFB9FB508F834F85F40000001000000000400045140004028AAFFBF7FFAD00000CFFE7B003DFAFFFFF9BFFD7AAFF8003D7FF6FFE8DDEFBED41FF80D482BAE9D7F040B2522D8280FFD8000C8006180B37FBD7FF81C0838683FD04001040000000002045200900000035FFF47D7FF8800003A94A220177ABFFDBFFFFA83F7F800A6AFEFFFA87697FF3005FA00F0A3C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'h2DDDE0004915C47911F7EA0001603C4E03FEAB67FF630031E8505141000C400000000002A000A0000012955FFB3FFF66000001FC0F1101BBBBFFB7FFFFA455DF8001F7FF5FFE8BDBF5FD01FF90BA533AA907C60002ED538602EE540011F03A5F03FDD40FF976001FE8CC9E90006000000000000001220400000025FFF72ADFDC800010AC105002EF4CFF7FFD7F7AAF7F8000CBFFE7FFC6BBFBF017FD28BF003846EF300000922D288DF00C000DFFC40F83F7901FFD9C000FB5C1B7E800380000000000012000280000015B57EABFB7B10000060282888DBEFDFFDFDFDFD55ADF800A6DFF7FFD03E7DB007FFFFAB501113C33C002024926A93FC000001FF7C95E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'h8FE9A09FFA10000F339ABDFA031000000000000020110000000025FFF8BAFFD480002037C41C80DF4A7FFBEFFFAAA575800123FFBFFFCE7BFFF003FDFCBEA47C19CE2000002C8910374000000BFAF84FA7D3E4EFEA1100051D85356A8040000000040000000000800001555FED1F7FF24000000AE92A8A6FD75FF7EFEFFABD5F00006DFFEFFF339DE1FAA0AF0797CC08E773E0000051D520754000001FFE188BCDE3F2F6C8300006F8910834A0800000000000000000000000080BFFF85EEFB480000981184104BFCBAFF4D75FD5868B174FEBFFBFFD47FDB3FB00BFD04291F2C4DE409402A31880B700000007CF321907F1CE7A8F4C001E622D554EC0000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'h0000000000000000000226DFFDB5DF6900001400209E427FF45FFEABFFAB6B6F7FFFF7FFEFFFEE7FFFFC816F44FD121DE301A1000158C6A729C000001EF69F0E03FA39FFB1E200C580FF4CC6F4001C0000000000009000000000AB7FFB5EFFD4A00000000A21413F9BDBFBD4FFFD95415FFCBFFFBFB60755FBFF403FEA57447FCCC90440102C0307C0C0020010EB7BE069FFF9F901BD5F1280BFC127ED026200000000000000000000020BBFE67F597C000000002D1D004FEAADFBABFFF6F5197FF4AFFFFF9DE5BFBDFC805FC05DA0557758800202D02809CA0C00000CCAC6D04901BE1E333EDEE003D6F00FEF40000000000000000400000000B2FFFAEFF7F6;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'h26F5FECFE80180498000004D000200000000023FFFFA6C2A00001447ED516ABA020054E20012A957FB7EBECB7FFFFFFE800DFFFF4012FDEFFEE82DFDC45616A57FF80200080CE50130047E14B806B8042F6AF9A3FA0C300440002003400108000000A177FFF9AE8100000085FBA0AB7D004A3E2009055455BCBFF757FFDFFFFF804EFFFFFBF03BFFDFB413F5934232105FFE0040064B6020F0AAFE1C4018C1010C7DF901E2824880140000000000A00000000A7FEFEEEA280000242FF6D8EAB840100D751242AA97FB5D7DD57FFFFFFF805D7FFFFFE477EFDF4816F21C0EE142BFFF840000DFF80380437E6C91306C0156FFF8107C4010251000000000407010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'h00009057FFF9D441000040577D91DBDA000518D22401546EFEFBFAADFFFFFFFE812EFFFBFFD83DFFDDD81DF94FC21A80BFFF6000003FB00F4005E81222EC601013FFE0E71CD000040000000051161C80000004BFEFEA6B140000182DF3596B5880028EBC02882A1BFF5D7F527FFFFFFF8057FFFDFFE09EF7DEA40376096003FC37FFE8000CBB041FC00B301441E078008FFFE4C220D0000600060000000BAAD1000152DFFFED5C8100000217BD89B9F40002A13121209597FFBFFDAD3F7FFFFE004FFFFAFFF43BBFF7C80DEECBD010EF7FFFF2001833F8BA0000A740133011205BFC55E02DFC0000000080043153D14AC002045FFFEDD52200000095DA966DF2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'h400032804915252F7F5AFEFB6EFFFFFE801FEFF77FF03F6FEF540AFE1EA8201FF6FFFC82116A29DC800381761E020E71D0DC22CA946D0007800200082907B0DA920511DFFFFDB4400000202FF758DDFC800056A002204A56FFFDFFA05FFFFFFE047FFFF9FFE835FFF7FA0B7D4FC04A93FFFFF24050A48CDC000030045DC0001AF3D835944043D05CA0000020027A4C3D6DBC44BFFFEB51000000008FFDAB7AF8000055509802AF83FFFBFFD3AFFFFFFE80AF7FFEFFFA1EFFFEAC05FF8CA82045FFFFF900A25B17E8A002F8009682002FF3F102189497CC110000000083080D1FA69462FFFFF9A8840000015BF6A955F200010AB160C10AD5BFBBFFF0B7FFFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'h004EFFFBFFE81BBFF3E00B7F25E015283FFFF4429AC25FD148018783B1000037FFFC504725C37A022800401400A00002FD7AD9FFFF6E2A0000000AAFFBB670FC00005548D528A38B7FEFFFD8EBFFFFFE800EFFF77FF9377FFF5406FD4FA420415FBFF583052737CA400270430A00006FFFB3A141A101BA000200000000002001FFFEFAFFFFD2A00400005057FE52F5F40000895E0C9116A3FF8D7FF059FFFFFE80273FFBFFFA5DB3FFD4057F82E00A8177E37C4C3D084445D000008C8980003FFFF343A2ED5457A004011000000200001FFFF7BFFEFE8A0100000897E7AABAFC800256A7F0484B7AFFFFFFDE1EFFFFFF8093BFFCBFFC46EFFF4807FF4A5400D4;
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81 .lut_mask = 16'h0C0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~82_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~81_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83 .lut_mask = 16'h0E0E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~85_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~84_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~83_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86 .lut_mask = 16'hFFC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~92_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~86_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~80_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~95_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~93_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96 .lut_mask = 16'hAFAE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'hBFCBBB7C17E82A327BAEF7C234E200004040001521462540AC001447FFFFFFFFDF75D6FFFFFFFFE80FC1453C8000CB717FF20014BFEF02D2FFE820FFC000015F9F780201183C0086025A7D0A47C9FFFDBF95F7FA11FE41192BB7FFF08010080000202026848A202F560002A5FFFFFFFFFFFF7F7FBFFFFFAA4BE809A80020204B7FB100F0040FC4343FFC027FF26480FFAFFA004226680742075434028F07CFFB1E03FF6B5C7FB233E26FFEBCE000A00000000855A10444826D002CAFFFFFFFFFDABDEDFFFFFFFFE80FF2866A8000055B7FA287C0901B88F07FE810FFFC0136BFDBFF8400299007F007BC6E114E3FFFFFFF00DFC7B73FED58E0FC7C3F98050010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'h000080025200000F3A0041577FFFFFFFFDFFFAFFFFFFFFD123E405D200004A957ED11E332027C2147FFC057FFFC0E17F6FFF6002AA602C401CF8700CFCE7BF3FFD001FE3FC8FF143ED7BFFFFA60094800000000D21104043E8001CADFFFFFFFFEF57AEFFFFFFFFE409F28AED8000002B7FA8BF49901F613A3FD6005FFD601C03DF7FE800060038802674360ABBF3FE7FAA001FC0AEF3E119FE811FDDFC007040000100850010800E8C000217FFFFFFFFD5FFFBFBFFFFFF6A25F8037AC0800045FFB0F0AA200BC4487FFC017FFBD00322ABFFB2000840330099C020A0E7E7FD7FFA03AAE07FD4F9A4EDEB2BFFCE001C000002000A41140046E60002D5FFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'hFBEBF7DFFFFFFFF68AF5039C910011137FE29007500FC0B237F402BFFEA802EC5FFF748239FBEC01E67C3809CB9FFBFFD536638A07FA3F883FC8B3FBC00007000204008A82200015DC00202FFFFFFFFFD7BE57F6FFFFFFF910EE047FA0000224FB9100291017CA045FFA007FFFC0016D8FFFF240612C9801F19E7C1F9BBFFFFF10A3C594831C8FE21DE57FF77C0002400094002A8890002DEC00048FFFFFFFFFFFEC5FFBFFFFFFFC0A1602AF500000407FD0808A9007E11017FC01BFFEA800BAC3FFF900B2AF38017C64F80F3A7FFFE0CC1FC01804DD23F07FEBCCFEA00300A0000040158201042EC400015BFFFFFFFFEDFFABFFFFFFFFFB52FE005FC8000101;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'hFFB1002BC817E4653FFC125FFDE000D7D01F52408F22601FB7B8001CFDE7FFFAC87BC047017C99FDD6EBBBEF8006E838000840520011404C48000AAFFFFFFFFFF9F55FFFFFFFFFF6853C0037940000027FF100051007C8AC7FED005FFFA404BFBF07F4874025F81FBFC4FC7FF3FFFFFFD47F2101A10E457EFDF7DF2BC006FF1600025002812200B7D4005057FFFFFFFFAB7E8BFEFFFFFFDE0AFA805FA60000897FD8C051A005E24E2FFC013FFEE0017EEF80704F01F3DC63AFFA04772FFFFFFC5C1FC3A1640FA81F19BEC1EFF02A61078000002A8001002038000A97FFFFFFFFFDF677FFFDFFFEF50555012DF10000017F6C48049803F9173FE8009FFF54012B;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h7FF9A801AC037A47837F409FFFFA8027EE980B0E01FE3E3FA3EF1EBFFFF9FFEBDFF7F6CD5D80400C063F0FC16004C6A9DD3FFBC0001222BE800015FFFFFFFFFFDFF427557CFDFFFEC82BD77354BE00207FF224053442B48E86FE0037FF700007F4BBF7D603DD8CFFC3AA7FFFFFDFBFD8F8FA0AF0BC18000B04EF63FF801BCCCEEFC14EE0000040B020028AAFFFFFFFFFFFE8ACFFEFFBFFFFF805EAE6A97855007FFC28016A01732781FB408FFFDC800537EFBDB403EFF3FF87341FFFFDEFF5D61CABFFD838000001887F38FDC0452149DD38D3740109000E800035FFFFFFFFFFDFE633A95ABFFFFEDE12EEA0AA7FC0807FF59504B6057897C8FF005FFF6F0043;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'hF7EC64BC0FEAFFFF7E383FEFF3DFF7EBDB4F67E620600003CFD7FC3F00338442320DBADE6A1409732012955FFFFFFFFFFFD151FFBF57BFFFF028DAA2557FAA207FFE080154017425037F0087FFFA400577703C3DF4F27FC37D95AFEFFDF65CADEEBB47C045700005CFCD7F0F829F5A0FE2A0F9F9E100528C600025FFFFFFFFFF9FE61EBF5557FFFFB904AAA2AADFD0807FFF3405A4003947C5F017FFFFBF0043B6203FDFBE793E1371BFFFEFF27C664FE6BC53DD5198000FA7C0BFC7EB47F4330BE7FFFFBB08A52BC0015B57FFFFFFFFFFE85FAEFAABFFFFFB0A3D706AAFE520FFF592017B02FC18BB807FFFFA95000EDFB14FFC8E7D9FFCEF7FFFCFE80884F1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'hFCFFBE804C1400051B907DF9F8E7E4F31F0C5DBFFA88C004600025FFFFFFFFDFDFE575F7D69DFFFFF34156B8157FFA8A7FFEDC00128039B1FFF003FFFC000003FFC7C77C1E799FB9CA7FFFCFE00D567DFEBF77E413890001628517F87DBFF1181871D603FB220D070001555FFFFFFF7FEFF02B6AFD6ABFFFFBE49A381A97FAA0FFFF9200A620FFA23FFDA027FF9551776F37859FFDF89FF3BB3FFFCFF001BEA7B35FFBF7FE400003A0100FCB1F6FF008B80C05C6BED5B868C0080BFFFFFFFFFFFFA55F8B5955F7FFFC412F7CA56AFD74E8B014013A83BFFAC8BF808BFFC2820DE4CF4E01F7F3CFCF1E3FFF8FF811F3FAAE0F00337F58001DC02C55B14F9FF881;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'hA13871EFF4F43901000236DFFFFFFF7FAF48758076BF7FFFAD105DFE057DFE9080000800EB0D398149FFC023FFFD10E18B3CB01FF7F44F1CFE7FFFCFFE099FEE874FF8023DE4003780F318EA03F7C04641F872D07FF2D1C88000AB7FFFFFFFFFFFA0B4504AABFFFFF43887FF8156FFFEA00340001C57F8AA60BEE02BFFD740072CF9209FF36A6E3DD14FFF9FFF157BFAFE37A17B3DBF341F80BCC93C50FF990100266757FF97584200020BBFFFFFFFFFDDBA51057D5D5DFFDE1657FD42595FE6800B500029721A40C2FFA003FFFDA00E237291F9F3F3E6FD40CFFF8FFC2AC6DFB6BFC76FBD3FDE7983127008303F6000EBC9C117EFEDA4C08000B2FFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100 .lut_mask = 16'h00AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h00800024EB558A2BE940229FFFFFFFFFFEFBBFFFFFFFFE905E437E40001755EF7F95023402AE16EAFF600BFFFA0463E17FE0600300283F5ACBE62FC0D9784989FF78FA2A5D13EDCF584040800000000000000222BDB8C4BB15010B67FFFFFFFFFDFFDFF7FFFFFE48A5019F2A024A815B7ECC010E017F43213FE841FFEC810FF47FF00000800837FF8BDE5380107E1717BBFE7F280B4EFAA79F3000000000000002080149361D680BF20021B7FFFFFFFFFEFFFCFFFFFFFF005FA2FF81020178ED7E444050815E1FE9FFD015FFDD4860E9EEFC0011600A1BBB4E1827021AFFDE7FFFFE1F510562FDEE5EB406C00205000000010042F755E233B8804A27FFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'hEFFFDFFFFFFFFFA0DA88AFD24004E7177AC40295003EA5C15FE005FFF8200882DAFD1000B80219F53BF267809CFFDCFEFFED47FC1AF7BDFFFFE303A04008000004000453463908EEE20012EFFFFFFFFFFFB7F77FFFFFFF0429914F84800298BBFD60402C011F16F5FFA803FFEE9006045FFEC12A0C023DB87FFC871013DFFAFFFFDEA1F20363266EFEC381A400000500140401253D55AA2959004127FFFFFFFFBDFBFFFFFFFFFFC0DE40B65250912F437EA6014A805F87A07EF00AFFF44005D0BEFBC0028700FF19AF5B8E801F13F21FFFC1B4FEC87AF897657C804C0000000000202080EA9A8867A8002ABFFFFFFFFFF7FFF5FEDFFFFFE4562A3F8900009AB9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'h7FA00012029F95E8FFE802FFFD2006A41FFEE82848805C03EFFECF0019A3C7BFFED58A3E9251A34BFEF100CE10800800100481151A31105A66800167FFFFFFFFDEFB7BFFFFFFFFE83C81C712500033EF7E6200AA803787E0FFC004FFF408057907FBA02140A06C019BE4EE001DE7A7EBFFF3FAAFD8191CA96FF1AE0E8A80000000004140747430A75400169DFFFFFFFFFBDEBF7FFFFFFF506B282B4400424D5D7F80201A415F2DA7FE4022FFFDA003BE803EE2004018E807266EFD001F5755E77FFFEB63F1083B17FDD387835A4000005010201590A414E5A5004167FFFFFFFFEEFEFBBF7FFFFFD03F825DB2A10026077FF20145001FB97F000FFBFFF6C0017D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'hF81BD0022015A00CBEDC7E011DBED9FEB7DEE520FD38399BFEBFFC8297440000000002A0E8A6123ED60006B6FFFFFFFFFFBFDDFFFFFFFFA897A94718002053D57F51000B40F9F95FF407FFFFFF9005BFDE07620010088008C3BA38005F79CFFBFBFFF3C73EB8BB17ADBEFD3176000000D0082210A845284525001117FFFFFFFFEDFFAEBFFFFFFFD21D82077551204A217DF50016075FFCD27FE87FFB6B0803FFAF00E844C20B00FA00F4FC840FF36FFFF9FBFA621FB97A142F7FA35440800000001040295880605F6A0084AF7FFFFFFFFBFFF5FFFFFFFFA82BD43AFA000295CB7F34411D396A55F87FD803FF810000B7EFE02400201800E0000C7E0013ED5BFF;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'hEEE0151A0047FD98187C87EF7FFFFFFBCE88C03852077D0FFE076755FCBE7E01E0000401044220312C000555FFFFFFFFB6DFA2ADFFFFFFDBC1470097FC8008687FF4400B0007E2E5FD01FFFFFFC8005EEFFE007207CFF2F8113E87C5FDFFFF2DFE280080060FEE83F62E67F9EF63364870000051000208101000029FFFFFFFFFFBFA57FF7BFFFFF68565415FF1C000017FE80012981FCEBBFA01FFFFFF700077CFFE00F804A0EFFA86788F3D37FFFF705E1824000727BF2EFDDE7B78FD7DD3723C00000000600021D000156FFFFFFFFFD6BC8AF6F7FFFFED829014ABFEA004007FB40001C8067F56FFF80FFFF20000DFEFFF40A00630DFFABCD9BE7FBFFCFF0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'h5F3040000197F61E3FFC93FD77D27AE8CA0001040002046D78002AAFFFFFFFFFEBED5B5BFFFFFFF6C1594155FE0000007FFB1088E817FFA593FE001FF800016BCFFFFA4038C03FFC5CF83D337BFDFF9D2679E000087FE3FF8FDF3FFC67FB7E6557E0000200820035A801154FFFFFFFFFF6FC8DBDFFFFFFEB42ABE6AAFF5001007FEC48039BF6665317FE8157FE21725F6EFFF7002B0007F83F7EF17DF9FDF96795FAC000030FE32FC3F46DFC5C41DBFFFFC8000020000039780004BFFFFFFFFFF9D52B57DFEFFFFFC0AEA1557FB400017FFA500947FFE89235F4009FFFD05FBF5D7F7F01B700EFF10FDEE2DDEFF9FE1657D810000789E2FAD0FF10DC1BBB53FA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h7FDE00000004542AE000294FFFFFFFFFEFA55EFEAFFFFFFDA15EFAA8FFC000007FF4CA07150BE60F87FE815FFFF405106EFF78026E010FC587E7CBBFFFF9FFA26B3D40000A99605E017E51ECECAEAFBDDFF78000010002E1400012BFFFFFFFFEF9F49AAAAFDFFFFFE0AD51AA2FEB0004FF7640380005F34D35FA002FFFD201853EDF78018801F78AE1FB9DBFFBF9FF1AFF4F00000441028F805FE1FE3F9B3F3383FEE00000040049E0000AAFFFFFFFFFFBF155AFEBFFFFFF922AACD556E480007FFA20E45403F81F037F40AFFFB480312C2FE80F3003FE100EE756FFFFF9FCFEF7BFE00007401C45F727CBCEE30CBC0682DF48000100001FA002157FFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'hBDF52B555F7FFFFFF09E162A9BFA00007FF247FD6C42F1551AFF002FFF744017E18DD01C401EFC60479C4FFFFFF1FCAEA3FDF80003E127207C61FFC6A1377F7F5FE5FC002202A036E0002AD7FFFFFFFFFFE8C4FFFEEAFFFFC0595CBAA7F8A0007FEC07E2A403FE2713FD40BFFFD1001F74F7EC59C013B9CEE3F89FFFFFE07D9C4D7D7E1B1BC05EC21862FDEF1D7017F4BFF7FC00001840A180081577FFFFFFFF5FF232AAAAFF7FFEE02C2AFAADFA0000FFD22608D241611E8AFF004FFF6800237CCC4A2640FC811F53F3FF3FFFF07F13B7FFDABFD6C0AA20661CBF55E0F8D85BD7DFEB80030800E550014AAFFFFFFFFFFFE948FFD7577FFFE087228553F15400;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~100_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~101_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102 .lut_mask = 16'h3232;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = 2048'h01002A401DFC7FFFD4001FFFF4060FBDF1000106083B0000000000B0BC030D802CB6B8200BD900100000000200142A018100000265593B33FC400AABFFFFFFFFFFFBFFFFFFFFA00D23CEC8804ED4080000004F036FFFC3F22000BFFFAA028397FC00800206BD000000002063B8009FB08FE77F80007E000000000028800AA9060E48010012B22A61F80004FFFFFFFFFFFAFFFFFFFFFFB00184FDAA008DB8A00000000F0F9AC7D43F01FF1FFFF001697BD6400141030A80000000A102805019E079FF3F0A00D480000000010260205C0091200000455936DFFD002957FFFFFFFFFFFFFFFFFFFE8801D2FFE08856EC10004000780312F07D0BF03FFFFFD800A8BE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = 2048'hFE10408C409540000000000B8012BCF033DF7ED980A7D0000000000910152801420000000574266BD90011FBFFFFFFFFFFFFFFFFFFFF8C0240BD580409540A006001C04007E93E9AF287FFFFB4007F1FFD800248014BC0000000071FC0A431E0DFFD8DFDE875208000000040F42010022A0000808551755FF8000DAFFFFFFFFFFEFFFFFFFFFFE002297FF14823998000300FBEA80AF26805FF12FFF7F000AF43FCA00024986CC0000000007E204CE0C1BFF7D55BF85BF9B0000000080A89280490000109157A6EFBF500117BFFFFFFFFF7FFFFFFFFFF9808027FEA040B772800301F419003F12696FD404FFC5C003FE0FD40051804236000000000F84EF9C3E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = 2048'hFFE544F27D2B5DE40000002140516008000000840AAD6C6FFA0025EFFFFFFFFFFFFFFFFFFFFFA800C8BFB45101DA8541D044024001F8BF03FF002FFD280057D81C3000A48215A800000021F3A151A4C17FFEFFEBFC002FFE0040400205D080144C000240257A5677BB00917BFFFFFFFFF7FFFFFFFFFFF014E22FDE208AED402172000AB40370B6857EA0CFFC00003FFE05630203240B50000000C7E44621C1827FF7BD57BFC0D3FF4000000080234001000000889AC4CCEFF00025D7FFFFFFFFFFFF7FFFFFFFF001A09FF50100BB9009300002C002F12907FE009FFF0300177B00A5028B8105A400000187D02BF9E1807FFF6DB758C875FF0000000154080040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = 2048'h400001008BB9B9CFF8004B5FFFFFFFFFFBFFFFFFFFFFD804625FAA1082F564A1300013640370960AFFC08FFFF0E01FF640F3800CC042E00000010B104EB0C5807FFF6F5B9E201EEFF0000004002680000800040015D4E8FFF40015EFFFFFFFFFFDFFFFDFFFFFFC02F04FD4840012D21138100AB204B44B45FFA06FFFEC2E0B4AB0394024602114000004160C43B00B887FEEB7F8B7AC0EDE6C000008008200A100000121984A9CA7F2008967FFFFFFFFFFFFFFFFFFFFFD04512FFA0822AD6809780002A811FC9C07FF804FFFD8018FDBBC03201E104989000000AC08CFF1FD8AFFE7B3F8DAF38247F600000800000044400008012BD979AFF40024D7FFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h388000000000000000000020900000A05BBB3FFEA420000405FC015FFFFFFFFE0FFFFFFFFFC0001007F8017A0410096200084A457F5EA37FC003FF7C80132BFC08044A1200000000040204D689101020FD4000000000000000002A0040000050BE7B7EEFD0904002001600257FFFFFEE5EFFFFFFFFC0101077A8002400000480000275002F07E9DFE827FEEF201E25BC0201310B480000001008A908204480A7FDF80000000000000000008880000029B7F77FFFA0408000035E005FFFFFFFFBB3BFFFFFFFC001188FE8415AA00203AA00084A00BE2B63FFE00FFF035006D7FF02001A4B820000000141022095201407DFD6000000000000000040000080004A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'hDCEFDFFED802A000046000B5BFFFFFF723FFFFFFFFE8044107DE081A8400800E00056402968FA9FFF817FFE0000350FF8A084D2CC80000000014A8522A50440A084F0000000000000000001480000116F7FDFFFF4880000201BC025EFFFFFDDB49FFFFFFFFB001000BE810A4800001040000AA807F63E6FF6003FFF00006F07EE81036220500000001420408D5828D776D03C000000000000000000040000469ACDEBFFFB00820000C2000A77FFFFFFDA177FFFFFFFC00104FF60416A400000A000035212ECFB17FC80FFFFA4005DE3FD2006F11E000000008009B92D25423647970E80000000000000000020000020FFBFBFFDAC111000203F0021DFFFFFFF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'h24FFFFFFFF38014E8FD8084B89410044000285403F0FF5DFF406FFFD0806F70D6A801504A080000080032A2CE6A29D035FE4B10000000000000000004000049D2DAF57BD0140200003D0017B7FFFFFFE89FFFFFFFFAE003806F880160000002810003A01DFFB557FD0077FF7450B7E875840208A52000000006082931849C61171FC0500000000000000000000000253DB55DE8A2A0400002F6004AFBFFFFFF6A4F7FFFFFFD300A007EC604A920000000200550CBFFFFFFFF003FFFD202AFFC1F0016420F4000000000051612F20C47FB97E7900000000000000000000000A96EDFEEED00100400057E0013AFFFFFFFEB3FFFFFFFFAD402493F40422B1400010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h0002707F53FE3F84000B7FFB408B7FB07A80083330200000002C805ECAD609FFB61F20000000000000000000000004AFAF533900140000017FC00257FFFFFFFF64FFFFFFFFF6900107FC100A90100006200F4002FF0BE1F82003FFFF2023EB483000481858000000000012C01B0C01F48357C84800000000000000000000195AB5776E502200448EDEC0007D7FFFFFFA86DFFFFFFFE888121179421375001000003934A037A4AAEF17EF7FFA8008FBBE1A800401A80000000009481279E44FEA6013EA0B80000000000000000000224F55AB49001002800AFF4002D7FFFFFFFDD3FFFFFFFFF70038077C010A8450000001DFDA811F82F87FF0FFFFFFA0045FDD;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104 .lut_mask = 16'hE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = 2048'hFDFFFFFFFFFFFE013417F4C82016BA813800085201B9174DFF504FFFF1061F37DE02C064881090000031816197C0FF80FFE3D7CFFF3C0015FD40000000000008000000032AABEBBFE0008557FFFFFFFFFFFFFFFFFFFFFA02F09FFA10005EB429380002A0057C5E05FF0057FFDC00805FFE804290421805800000401FDF91FF8AFFFF7F67AFCF18077A8000000008000200041002BA9571EFEC005357FFFFFFFFFFFFFFFFFFFFFD04944BF4C200054E837C20025A00FC178AFEB047FFE900229FAEF14040020A0900C00278109BD17F84FFFF274FDBBAD8017EE40000000004084001024429D5B8A760000AD7FFFFFFFFFFFFFFFFFFFFFA024A2BAA200056F5C9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = 2048'h6C000290037C7E0FFFE057FFFA012C1FFD70812651031FE28A8880CB5AF1FF177FFF77883F9FF080CED90000000002000010140417B331EFD000A2AFFFFFFFFFFFFFFDFFFFFFFC80AE05D48884039B615608062500FEAFFFF00047FFD8010B47FFD4001300611496436C000E1CFB7F097FFCB78D773EE9601BE5000000000400400000012BB5D39FF400056FFFFFFFFFFFFFFCFFFFFFFA00D509E911021766DBFE000010277FEFDB00A96BFFEA0015E0FFF20141C0008FE59FFCC1101A7FDD26FFFE73BCA31FBFE80ADE400400001004004000842FD762FFC0009157FFFFFFFFFFFFEFFFFFFFD5015825D46801098D697420081839DFAF1FF03FFFFFF8000BC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = 2048'h1EFA422A20200342C7F0013A087BFF51FFFCB3CC468FAEB802FBE0000000080000100006D76B735EE40005AFFFFFFFFFFFFEFF6FFFFFFE80AA93F6140014F6B16B0000F1EF7C3FA5FF05FFFFD40005760FF1400A28180E1BCFC083201C3EFF2B8FD61D2CBE5DE15C007F5000000002000020008C2FD766DFE40092B7FFFFFFFFFD7FEFDFFFFFFF005C25F8B40082A9657E80050472BD5FC7FF507FFFEC000BEB81FA002150040A517F820004185FDF0F3FF79AC253DBF33F0027D00000002000004000155EA44D9FD40022AFFFFFFFFFFFFFFFFFFFFFFE402EC9F508004D7A8179801D000ADE0FC37FC027FC86004F6DA0794046240209097D2D0780183BFF5E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = 2048'h1CFBC9015F5E3B17E035F4000000000000000010ABAF66D7A400156FFFFFFFFFFDFFFFFFFFFFFD00BE43FAA400322D717EA07AA902FFABA5FF4008FE900005CBF81E602111000DA2F5E60900191FFD393CBF788806F7DEEF38197A820000000000800014BED44675D480A297FFFFFFFFDEBF7D5FFFFFFFA037047390003D0AD96B02FEEC015E0FE2FFE017FFA0000BE4DE024008A48004037039B3C019385F73FFCFD928D8F7FF7D5417100000808440000002295DACCC5F28001567FFFFFFFFFFFFFFFFFFFFFE003A35FD2A0022A7377E8BA09D007EADA3BFAA237FE40C056AFD00C40408802EDCF9F6E3801A741FE71BF3F21E5B5CFCDB5D007C8000001000;
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h204221286A000000000420A93390BD808005FE810000000000000000000019759055A4000A02C4497EA000FDFFFFFFF6C9EFFFFFFFFD400C91F280033A0800000FF015202BA4CA5FEC3FFFFF080526EFC88008833188000000000A26210EEE820000BF259000000000000000000020AE6EDA1800000508DB7F4004ABFFFFFFFD8FFFFFFFFFFAA00162DE00054B0000022D00A9403FC9B87BEC03FFFA2401C56BA20844411D4000000008104D5A3BE00007006FC0200000000000000000000E7590AAA000240A94B6FC8001FFFFFFFFF3DFFFFFFFFFFC800245F112876428020084001C800BC46A2FF4077FEF9006693FF2040020878000000002052483878C00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'h05815FD404000000000800000000615A4B5A1000142A888B7F2002ABFFFFFFFAD7FFFFFFFFFD509B82FC804256800000000001501FA29937FA033FCA8003BA3F7D00151805E00000000110B6265735800300ABFC80000000000000000000A539109A9000841555C8FD0008FFFFFFFFF77FFFFFFFFFFC500C20EE012B33C4000000005E800B807C2FFE017FE0E8046C0FB04100CC66400000000205048ED20E2948A00875410000000000000000012AE22A644000A80B84AEFE0002ABFFFFFFFDEFFFFFFFFFFF802BC4798001D0A000010000195017EAD13DFE057FF80000BF03BD08044410C000000000482888403B001DD800DFD9000000000000000000ABB4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'h45AA8004082449BAFE8005FFFFFFFFFFDFFFFFFFFFFF600ED2F6000AA5E400000000548007803A57EA017FFA00097F60D880017412340000000204A20000B04C2FF8002FFC0000000000000000011DC812114000A81B9337FC2008ABFFFFFFF6EFFFFFFFFFFF800AF06B0400D2A2000000010CA017E5752FFE029FFD0A00B5B83E40089B00E8000000000210E0505F9297FFA037FA160000000000000005A5604DA80008004E09B9FE0004FFFFFFFFF7FBEFFFFFFFFFE00192DD800AAA6100400100454805D04E1FF2883FFFE382DF7E1CA002408D780000000100A5066097CA0FF9A02FFE0200000000000000025FA023048001029B9931FC8002ABFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'hEFFFFFFFFFFFC01025EB4A203D68000040010E4007C2DC17FE02BFFED08EAD770D050420225400000000010011806DC503EE140C7F81000000000000000505809548001041562B6FFE8004FFFFFFFFFFDBFFFFFFFFFFD00340768002B44200090000494055B0750BF8803FFF7413FF7F80C0029861EA0000000001220B051A20065EB1026F40000000000080000CD30124A100010AB15A31FC400AABFFFFFFFFF7FFFFFFFFFFCC1913CB802052F14001008006A807CFEC7FFF02BFFFA00E3FD7C144004C3036000000008098580407C0001CF58203F80000000000280009268054900020055421B1DD0010FFFFFFFFFF7BFFFFFFFFFBD00488D5600129302001;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103 .lut_mask = 16'h3210;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~102_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~104_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~103_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105 .lut_mask = 16'hFEAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h916000299FFFFFFFFFFEAD150A82EAD57FFAA0252A2FD9B573EFA1EBAEFFFDFFD8BEC9F7EBFFB7FF9FFFDFCA0771E3C09D7FF7DF840E7D3D70272F7DB1C2180000000008710000000B00FFFDE8A1803C765A0346FFFFFFFFFFFDFB0040200FAB7FEB2200BC15CD8DFFFC900CD7FFFFB97A0F9FFFFBF4EFFFD3FFFF8E01B93CC75F5EFFDABD4FFF9EF9105EFFD81C8100000000001500000328E05FFE37A2301F8F060E27FFFFFFFFFFEF5DA0101000F77FFD88004807C46BFBFED5546BFFFFFF94009C7FFFFF7BFFEFFFFFD7883403EED97DF9D9FCFF81EBE003377C0AE0F1C00000000001500000BD580772EFEF7E03EBC83549FFFFFFFFFFFDEEDA0A00000B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h7FF6A604700DB5AF03FFEA8497FFFFFD3E00D07EBEFFFC3FFFFFFFFC300795F7DDFF61B7B1B1D71EE0108FB7B7BF280000000000208200000A4801FA0FF3E187EBE07C207FFFFFFFFFFF5BB760A000017FD12800AA039F210FFF9FAA2BFFFFE83C8010FE3FFFFF3FFFFFFFFDC403A07A3B7FFFB3E75DCFF4E01C575FFDEC471C0000000008610000411180E817FC8389F6E1FE03FFFFFFFFFFFAF76EE00400017DFF040818037D1607FFD6E095FFFFAA7F2013DFBFFFFF7DF7FFFFF9E400798013FFFEE1F6F98F79C015ECFF3F5FC0C100000000021E200006D92001B9FF3E62FF57FF83FFFFFFFFFFFFADBBB70080017FE92404AC0DFF744BFEFB5052FFFFB5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h8FB4373FFFDFFDD3FFFFFEF3B8004D5677FFE7E9DFAFFD0C0019C13BFEBFD0205000000000804100006E4000EEFFF0005FDFFFBBFFFFFFFFFFF6FEDDDB5000017FDD0C013A7608F887FFBD220BFFFFFFFAC80ECFDFFFFF9D7FFFA389D440022037FFFFA9FF30DCC1000FBEC7FFFBFC0C7680000000111200001C04003FFFF6313FFFFFC7FFFFFFFFFFFFEDB776E400017FFA20007163A91A57FFF07F93FFFFFFD4979BBBBFFFFFFFECEEC809A06008B07FFF67DFFD8FEE90E0193843FBFB76A108800000000468C0003392800FDFDD62D3FFFFD7FFFFFFFFFFFDFF5AED8160017DEE260ACDEEF0A90FFFE70A4FFFFFFF724FCEF7FFFFFFFFE7FFF8F92080003C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h1D7DE9E57FF554B340DB780067F0AFC1E0A0000000010820000D62400F73EE601FDFFFFFFFFFFFFFFFFFF6EFB6D414017FB22ADF0007F05C37FF6BD87FFFFFFFD900CDEEBF2AFFFBBFFFF25F8628000F203D2FFFFD3FF2D0041DB8801BEEE9BA180A0000000042400003B0A80870E11A7FDFFFFFFFFFFFFFFFFFFEEEDB4100497FFE25EACA09F60A4FFFEF23FFFFFFFFF4401ABFFC4FFFFF7FFFBC7124400003E5BADFF2FFF28CE4201D7614AF7D7EDD140AA000000020900000EA04041D1F8CFFFFFFFFFFFFFFFFFFFAFFFAB6C845017FF24FFF5642EC490FFEDC5FC17FFFFF688806CDCEE0F3D8FFFEBFB7C0400000FC9FEFC77FF931F1D01DF07473FF6F7F;
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h58323F3939FF80080FC9FFF648607AC0FEE022F6F6029B8B33F57C75FE7E80CE219EBC3FFF9F9FFFFE8012512007E81C7B7760BE133FFFF724A414084002A0A3F9004001A87E03DE579FC07F33413E0A060647EFADAE00200FDFFFFCDF40B2586FFF38FFF48C7F4887DF3DBB5EFC03FB30038E0FFFE747FFFF4078700752378FF1D9A9FC047FBFFF4908301814001455E688002F46FE07AEF71380FFE0022380088002FAE8FC00182FE7FFD39FEC174DFFF023FFFF9B9BF2F537C562FBF816737C6203C3FFFBD1FFF401B2FFB19129F7FE91C9FE001BBFFF925061A00100220BB20004DAADF401EE779701FFF000097860B061BDF2380006015BFFE638F8C3C1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'hFEC0807FB7D9AABDFF4A777DDFD039FF801221D0FFFEF47FE246E53FCC1E2E1FE3CF9382471DBFFE49055F5000400941D41A225F06F105AE76B30FDE600056F936740C7F2C30024CC013FF1C5DF480C15DD4BCBFB2F83771FF5CCCE7FFC0F3EE0000107C3FFFB73FA23BA046424427DF0CFFE9E01E13FFFF24A00AB00020042B60014DB4EAE043EFCE191FAF80000DFD0723011FA2400C3734587E3BFD5F988055F929B7FE7C89B1BF740F7DFD00C9D00003C07C0FFFE9EF88EF40A8A451D59A16AF7BF07E01FFFF8B0AAE90000A11452002DB651FE287CE9F8D391F4068007F608240E72A001F8EE57CBAEAFFBDE244AE7C9FE1D58D53E574BD75C1E8077180;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h0000604703FFFFF3CB1E95794803C95A85FC9DC5FE10FFFFB11001C000004009E80475B1D69E01EFDF87C39F200A908FDC55780FC2007FF8F47937BEFFF8CF06BBCFB467F5963547F7FE297CA0BCFC40000004A8F07FFFFEFBFAA2A425984051DFF381C18000DFFFFC43844000002AA3A002F6D70E0905DDF3A387FFF0070005BF0204026000EFFC7AC87FFCEFAAAC41623E6E6B4F8D7B9D09A7E6EF80F1638008000098380FFFEFFBFFDDD2D0E443165FE48DA0E03F85FFF727F90000000001C0057BA1741A0177F9C0E39E56C801017FDADE804602FBFF0E7A38F07FF71A1174DB0B379FF9C128FFCEDFDD01E55E01808000CE2F0FFFF97FD657D487800223;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h8E1A9FC9B877C3FEFD8DFA2000002AA9A0057F28D8A406F279C1FFCFBD1000601F6D3FB01A077FFF3FF88676FFFD3D2369853C79FD7ED69326FBF39A079B58003B0000410BC3FFFE7EFDEBF16800042898076F1AC8DAC1FFBFE1D60000000003A009F589C01047FF7DF47E5B6F240219E7AE38F4021FFFFFF76440B83BF4E007912F3547E78CA2D1FC77B8F00E4760001660000010D0BFF1FFFFBFFC95B10012A800FC0FD27BE7FFFFFEFB60000002A98004E487C180D947B0F81FFD75C3000C7DBFD698823FFFFFDE086873DBF9FBADD35A1E39DB688DE7E83FA5E01DB08000099A000B34340FA0FFFF7FFE64F0A202840AF924CF5F2FFFFBFEB5E000000005;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110 .lut_mask = 16'hE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h5C000001440B209A07FFA01FFFFFD400AEFFFFFFFF98000001572FF8F78BE8E100007800007008E001FFC67BFE150FFFCF7FB7F60000000C83FFFBF50098ABFFFFFFFBD45484324ABFFFFFB417DFFFFE780100130857609A15FF40FE17FFEA003FFFFF7FDE8036B102AA5FD54E495CD400016000038F80C003FF8071F5B01C47AFDAF3EC2010002B26AFFFDA0E595FFFFFFFF7BD211044955FFFFFE8ACA5FFFE74480049C20F01589EFFE5FABFFFD0009377FFFFA03BEA200154BDEAFBB4660288000000002420A001F6A0236247A4F2587FE3F520200046EBFFFFF503152DEFFFFFFEF6CA44082ABFFFFEA032081FFE70060028A02F84B447FE8E842FFFE800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h5BBB7FF817FFFFA102AB5FF4AC595040A00050003080048001FF6238ECAFF3EF3EFFEBF880000253EDDFFBFD2224D7FFFFFFFFCA212001555FFFFD028BFFC3FEFC48000D080E21D296FCB0043DFFD40126EFFF005F7FFD420555FF637BB4A800050004004200010001FFF7F74FBF7FFC5353FFFD40001B37EBFFFF7CB812ABFFFFFFFFB3CC5020155FFFE0117FFFF7F87002001AA03680BC05F00004B7FFA2005DBFC407FFBFFEA4055D7CCCEA294480150254808000010003FFFFF451FC7FEE91CBE1410008F262E6FFFEFA805577FFFFFFFFEA51200422D5FF4057F77FF1F978040053829F44421F802A046FFF98016FE813FFFFFFF94006B9FEB7AAA42800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h05A1022DE000063C03FFFFC60077DFFF275A8347E41473E9039FFFC440088ABFFFFFFFDE8C80000A34F8002959FFFCF27000001DA80E40B8FA03B0003FFFE40039000FFFFFEFFF8402AADFC5D5000008A8AA80098000084301E7FEE900B67B7E7D5465200006BFD4D07FFC1B401257DFFFFFFFD252A000254E800044051F7FFA61800053005E41A7FFFF94086FFF48016407FFF9FFFFF5480255B47F10026A84000800000000610061FFFFE78002FDFD855EC7608055F7762A0FF8AEC044897FFFFFFFED04000028A9008043E857EEFE7118009F401C0F3FFBFF60015FFF500745FBFDDE357FB79801AFEFB000390000000550014000C4001BFFFFE0931FD72F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h1E2D73C8043F198ECB43C63FA001236BFFFFFFEAA800001548400ABFFF87F8F64116FFFB01FFF5DC8DFF440077FFA00900FFFCB94AB7F9280053F8003140049000001000C802100003FFFE83FBF72FFFAB73EEC0255820E3048088DF48005D5FFFFFFDD41200004200A14551FFF3FDD6E108FE213FFFFE282BFFA0013FFFD0007FFBFAD5AA55FEC800BF20128002204952000B00820680000FFFFE03FFFF34E79681FCC14962004CE24253EFB00912ABFFFFFFEAC800000095581029FFF8FC62020807C86FE4F6EA8DFEC4006FFF829DB4D7FD3600A7E2900088170008288100040004D0205600003FF37C5FFFFE0DC28C32BFE0639814335C0000FFDC122557;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'hFDDF3BF7FFBAFBA03F7ED7FEE6DF7EFE0020050AE07200001DE50010FE3FFFFFDFFEA6A404FAFFFFFFFFFFFFFFFFFFFF6EE8800060FC543CA6FFC116F7FFFFFFFAA002937FFFFE4AFEF7B81097C9AF617D78CD7FFF7C3C0FFFDBFFD1842C3DFC6384849A08AD80002B6E204FF8FFFFFFFFFF938102AFBFFFFFFFFFFFFFFFFFFF7FB08015A7EAD0B50BFFA03DAFFFFFFFBE88002FFF7EFAAA3770ABF64BE25D55FD51FD53FFA2B5C56FFD4BDB4111AFFD77B9482BC61E20001EB0023FE3FFFFFFFFFFEF8080797BFFFFFFFFFFFFFFFFFF7FE010F917BBF12E17FFA02BDFFFFFFFFD420557BFBFFFA24F83D9F89CF883EEA578D5CBFE329B03EFCBFEE800755FF1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'hF5B070039980C80016E00977EFFFFFFFE7F7FAC022B5EFFFFFFFFFFFFFFFFFFBFD512FFC000BC0F685FF6037FFFFFFFFFD00006BFEFEFD5B54023E661E7F8BF75EDFCE0FFF7B61E7B7D36B2C01A522407F9E048FF02081001B8220BFBFFFFFFFFFF7E7C040AABFFFFFFFFFFFFFFFFFFF7F802FFD6205781E1AFF800FFFFFFFBFFD48013DEFFFF6C0520027DF641FE1CEE7CFC27FFFC1E1A38B617FBE041C00C13EFB423FFF5834801E0002FEDFFFFFFFDFF7F67804B0EFFFFFFFFFFFFFFFFFFF7FA12000C893E0FE83FFE03FFFFFEFFB7E80025BFF6FFE000380037CE431E7BF0FF7F0FFFFF118A247F8FFFC320107003FF8C153FE23040018002A09FFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'hCFFFE078004AFFFFFFFFFFFFFFFFFFFF7EB300115107D1290FFF80FFBFFFDDEEFD0200D7FFFF8005FBF409FB8084707209F7E0FFFFFF873872F9FBBA6521C8001FFAA0247DD801C000004C16BFFFFFFFEFEFDE00015117FFFFFFFFFFFFFFFFFF7F510002C803E0B60FFFE3FFAFFFF7A6DD00022BFFF80000001E55EEF80191CC1FFF21FFFFFCBA7F1BFAD61FA3F830022FF1188B3FFE0000004135CBDFFFFFFFE7F73A00C024A6BFFFFFFFFFFFFFFFFFFF2720096084DA1D05FFDFB55FFFBEDA16880096CD0001000005AAFFFD8A6F7C3FFFE0FFFFF412E5B76FFFEE392EC0088FDDBE1023CF4200010579097FFFFFFFE4E9F200004A13FFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h7F620000C809A09C0FFC7C0BBFFFEBCA011001FEC073FDE80018E6CEF7D214ECBFFF51FFFFFC07CDF7F7FBFF349E400002FC6E20A5C3012004159B027FFFFFFFCEDF610000B145B7FFFFFFFFFFFFFFFE7E462001D002F01513E0000B2FFDBEA00000020457FFFFA00010BC1BDDAE896D9FFDF3FFFFF401E61F7E7D7FFD5B003C09ADBBF0DFA605480057A201BFFFFFFFDEBDD0C50042957EFFFFFFFFFFFFFFFE7EC6402A8205C12207C02022DFFFF44000101075FDBFFAB800215F153FBE832A1FFBFBFFFFF402084FF7D5FFEC0284E01FBA7E4775B6A211815DBB821FEFFFFFF7E7A05C013C27DBFFFFFFFFFFFFFFFE7E8C0001A00BD0141E8148112FFFF520;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000495F6EFFF540022ABA1DEFBF4121F6BFFFFFFF40E2513FF1BDFB7BBC10A07EEB3F5ACA8281F2AFEFD055FFFFFFFFFDFD0000092896FFFFFFFFFFFFFFFFF7FC440029001D02A363FE0025FFFC00000227EAFFFFFFF6800455AEBC5FFF5B61F7BFFFFFFF80843C91FDF7D2F4F01100AD38036F501E2229FFBFF409E4FF7FFE07FD0002928B7DFFFFFFFFFFFFFFFFF7FCC0017A007C03BFFFF401EAFFFA0001618092FFFDFFE820045561F07B77E3C7EFFFFFFFFE88071E2F9DAF77FFC420882B7A8D25C408A2817E9FE8535BFEBFECFFFA84000210AB7FFFFFFFFFFFFFFFE7FE44005520581F7FDFFC802BFFFD000030404B5AF7FEC44009AACDF4628FAD0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'hFEFFFFFFFFF102707B7E3FC3DAFACCE23CBFF1A5DD44500E1DFDDF8290AF7FFC5FFFF2108A9456BFFFFFFFFFFFFFFDFE7F4C0001A203CF441EFF600A4FFFE0044000088BFFFFFFC2008458BC7B579B5BFCFFFFFFFFF0007000BE2F73E79FF23F8434FD4BBFD9C003DDBEFF800A57FFF8BFFFD884414A1297FFFFFFFFFFFFD7FF7F8C00A7500FB99AABFFC8255BFFF0251000812FAF7FFDAA005551F8FF0007C3F85FFFFFFFF0002001F49FAFFCF22FFE4975F8D7BD3B000073FCAF40058FFFE5FFFFB6A30A50997FFFFFFFFFFFFFBFFFFB80400F20DFFBAC0FFF900A3FFFC58000155955FFBFFAE4022A9165054075CF7E3FFFFFFFEC2170015DD1FD7DDDC3BD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'hD2BEF47B9FF400007BFF7FA02A37FF87FFFFF94CD18276E7FFFFFFFFFFF57FFF7F008FDC37FF802EA9FFA0055FFE00002942A527EEFFFC94022A60041D7B0901FF0FFFFFFFE46000003FDFBB9FCFCFFECF1CCFD5E31A00002BBEF7E0014AD41FFFFFAEBA25A90BBBFFFFFFFFFFFFFFFF7F00FF681FEF805209FFC8021FF4A8008412B555EFFFFF4403201230006E0895FFF7FFFC3FE0504001D09FEFD7AD99F9FAFFEF4537C400202BFFBF50382E417FFFFFFA859112457FFFFFFFFFFFEBEFFF7F010FF8404BD04D15FFD2035FFC50012AA575377BBFE5A8030030004AB4C12B7CFFFFF80FF400A001E332EFF23D62FFEFBBFF587FEC0060337B4FD205598FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'hFFFFF7FD2A4090CEFFFFFFFFFFD75BFF7F1000170803905A3BFF88063FFDD4024B5EFFC7EEFFFA00A00001BB956F30D1F21FE7E003E4386001F766F3F8941ADFDFBFEE713BE20050075F9BB000A30BFFFFFFFEB34548251557FFFFFFF53FFFFF7C8000054417027517FFA002FFFFE800B4E7FFFFFFFFF004000489DE67B5384A820BFF80007000A003D971FBE3F2B7773FFFFFD6401C00510BFFEFE4009CB7FFFFFFEBDA288012AAFFFFFFFFFAEFFFFF7E0300162007A0BC97FF8A07FFFFD20057FFFE3FEFFF822148AB57D49AD43E805502FE0000381CE001FDEEFBFE3E4DEC7FFFF7FE800300200ABFFDE80262D9FFFFFFFD7E921049955FFFFFFEA5FFFFFB;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hFFFFFFAAB2800007C0210102BFFCFDD6A010007605FF48D42BFF28005FFF8002EDBBF6E1000A6E200109000511555000C400004000CC00006FEFE7EBCFFFB406858AFFE4DE600146F606901FF0044EA9FFFFFFD6040000B68802D4A03FFCF8C6521000A4905FC1553BFEC4017FFE020294FCFA5E00002AA0000011FBE00224020000000A102200027E3F9FFBF3FDD99BF677FFC67880011029C82C09AE010157FFFFFF48A800072802025B5C825F7DD680000017005F4A941FFF60003FD10804DFFFFF40000000010017C94115510140000000028000C00ADEFE1FFF9E7CBFD5B7ABFFFCF28002040F200000620094ABEFFFFDD65400D16C204002B7E9F638A6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h0210008C101EC26ADBFE48117FC2C0053BFAFEA00000001B204D4B94422A0000000000005223902C27D21FF6BC6C312F91B7FDFF995000000510100058E00557FBFFFEE8000108242800004BF1FEBBCA24200239187FA54417FC80177FFF98027F7D7AA800012A9086ADDF2294400000000000001C0044A107FA1FE7D5A8FE05926FFF7F340001080000010000020003F5FFFC800361558200000016FD7E31AF1840014C013E8BD95FFD2817FFFFA001BDD7FD50000000000157A99842A100000000000000A4008200C61FFFFBE47FBFECDEDD0CC714000640A00220400F00015F864A038F5D88401052800B543F7B9D0800043620BF41C46BFCD01FFFFFD000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'hBFEDFE5224001480010AD660A80400000000000000A0204006261FFF796CFB9DE43FE2E281C2414000040C182C802E780021204F44602674E00944055654B3CD8C00014D00BF814A17FD407FFFFFA0015FDBECA88000014000F52D55528000000112000000140001008A1FFF5E749C37F62E0BC82088100420820000100081C00A8808030AA1018700149081AA1A653D9C400052027E23F45FFA91FF3FFF50017DBDFD41805442A002A4DAC2042A0000002020000013A0600116FFEFEBAD7EEF8BDF54D20554100000143000C5C0C7C2420204860678A90000502500D5244B59B1A00158113D851437FE17FF3FFF6000AFEFF40907D7DB5A00FF752940000005;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h448880000000A060200DDFFFFDFBDFD01FA6E9C8028E5000A9028020C8E023810880104608101418000450502A18F39D60EA04CA48BEC2C9BFF83F853FFFA000FFFFF04940FFAFA4814E5A9028000288101000000000040010023EFFFFFFE91DE1B7FFE8914788000A01287C730800C000444A03F0400BC0000292A4550C4B58212FE89C01BD07982FE6401B3FFF50013FDD820402F5FD7B0150B10240000800000100140200154000016FBFFFFFFD1D7FCA1FD40810200410160C9016A00176200A90020DA1E2520000400A12B0D6196203BFE0427F27907D000006BFFFE8007FB0004802AF57CAE026D6840020500000000000000008A00007FFFFFFFFFB65;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~107_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~106_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108 .lut_mask = 16'h3330;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h804BF5E505829D02FEBEBFF767F85123847EFE1E24FFFFFEF8439A0CD897C4402B45336AFFCFAD57137EE7C17232000002440000D86F0A057FFFFFFFBBAA000688D7E1C1FFBFDFFFDEDF7EA0000002A98045EADC2B0ADFA7FC7F41F2CFF79A011A3FE8BEFFFFFFFDF0F49143FEC7E9C29E08397B15DCFE7FFCF27E85CF400040A099800000A980150F3FFFFFC3401B710BBF9157DFCEDFFFFFF64FE880000001802EF3E02C7B5E12FC1FFF5FBFDA62C0010ED0FDFFFFFFFFE1FE2061E73863107DCADEC2939C67CF94770CC775600902A42228000B4E400107DFFFFFF0C01E111144067FEEDDBFFD7FFB29C0000020018083F4C1F0811FE7FE07FFFF57FF5CC1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h402F31FFF4FFFFFFC1F3CC1C09FC44537FFA8E9E0F7F6DA0C0FD887C6180C4080148B000002EB8015BE77FFFFC406E3001446FFE1B81FFFFF76D018400000001804EE38F80011B47670FFFFEFBFE7B380301FBBFF7FFFFFF80B9F9BD04FF28EC7DC9DEE5DEDC8C7131EC445D5E0080680063A8000079A6004C7FFFFFFE13EEE9026C77C0241FFFFFFFFB4A4000000001005BFC3C2102BE86DD83FFFD5F3FDFA20022FC677EFFFFFFDB9F9E74107E7AAEE885D0E33D3DB3184FF84CF7880040910008108000F3DEC00A2FFFFFFDC67FBA4144CF80D9FFFFFFFEFE90140A00000182AEE9F76C00CF4D3C03FFF9FFFFF730404989C77DFFFFFFD174EF0F25052ECF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'hA912F26ABD1A4D301E6F80EFC600022400061CA000107FC003479FFFFFA9FFFE18D03660A7FFFFFFFFD6488100038001004F03EE330D7F2A9701FFC7FEFFFFFC100A6E13FCFFFFFFFBFF7783F3035DFF6637486C3B1CCE84FC0EEB7FEC0009000001830000083958033FFFBFFFE5FFD5AC01031A9FFFFFFFFFFA241040016A019CD0020064075D566F01FF3FFFDE7FBFE610F426FFFFFFFFAF6FCFF54ED013FBCEF9D279F4B39C2673BECEFFCC0830000000629D000053EE037FFF6EFB8B7FFD74140061BFFFFFFFFFF488409006B6A100001000500BFC6CCBD7FFFFFFF7FFE6F18170F7FFFFFFFFFF9EFFFDEDCA7F47FFFE22EFC559B7733CDFDE7E5409C000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h000008200000124082FFFFAC345BDFFDED004229CFFFFFFFFFFF128504856AC1653D8205682EBFBF1FCFFFFFDFFFFBFF5EB06BFFFFFFFFFFDBF1FEF6A0659F87F9FF8DEF326DF9E9FFF3E7CB04CBC400000002DC20001075E03FFFFE28257FDEB608B2F7E7FFFFFFFFF540004046DDA17FEE82001A3DF12D07304BDEFFFFBF7FBF8C3FFFFFEFFFFFC9E8EFFFAA2C90D5DD7FC0BA2AE53A9F63FFDFFF040CA000000001B220000700A40FF3FE24D36BFFEC098C0C5FFFFFFFFFFFF040200956BB7FFB2200BE5B6EBC1C0494BDDFFFFFDFEBD1BFFEDF7FFFFFEFFE87F9B818D3D37E3FF91FA2E9DB57EC1FDF1FF57A4800000000618E4001E39C03EFFCB9BCD0FF;
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h408A08000000002100001F428101461CBFFFFFFFFFFFFFFFFFFFABFFABA210217FB44C82B20DF4025FFFA8FC85BFFFFFB24000D9F53C7EF77DFFDFE4204000001F0FBB9BBBDCB7FD2579300DEABFFAFF1A70940000000008D0000EB03060B380BFDFFFFFFEFFFFFFFFFFFDFFFC9088957DD540085805F54A2FFF8FC654FFFFFFE90001123FAFE6E7BFFFFFFF0EC0000003CABC7FFEF8F3E4E1B9E00CB46DFEEC480827A000000042080003519C195A5A35FFFFFFFFFFFFFFFFFFFFFFFFF842017FFAC000F611F4190BFC3E1006AFFFFF7A40009CD0FE07FFFFFFFFFD7140000000DBFF7BCEE5BE79EEFBF00CD7FBF3D9E2102D0000000010940000807686444E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h0CFFFFFFFF7FFFFFFFFFFFF3FFF200A57BD44C0994A5EABE1FF1D1005757DFFFD50800B4F9E807FFFDFFFFFC6F8003C0001BD5F7FA6DA702F3BFF04DDA7FFBF39EC40B1000000002600000093903AA24BF7FFFFFFDFFFFFFFFFFFFFFFFEFAA017F7AC0047200F21907CA04030BFFFFFF6A4000BAB5780DFFFF7FFFF57FC80D000102F9FFF60E658C7FFFE06FF93EE3EEFCC9204800000000988000001D744FFA7C4FFF7FFEDFFFFFFFFFFFFFDFF7F5117FEC0802BC85F15D0F00D0014BFFFFFFBA00078584873F3BFFFFFEFCBA7AB2A00D83F9FC38AF0BFDEFFFD82FDDDF73FFDF764A9200000000020000010FD877DEBFA3FFFFFFEFFFFFFFFFFFFFEFFFFFCB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h7BB41000A501F03A3F17A00A1FFFDFFFEF007C10D92F7BFD7FFFF7F77E904BF03C0FE3F277EB12FE9FDFF8AFD8DFCB67E7FD400100000000040000001BFA517FEB72FFBFFBBFFFFFFFFFFFFFFFDFFFFF7FE80003848B717AFEFD40906FFFFFFF7D00057FFF3C7B6BFFFFFFF1FC1900C01D0FACDD2FF5A3BE3B7FFA46FD3FFFBFDBF4680A2000000000AD00001FEDC7FFBBE3FF7DDBFFFFFFFFFFFFFFFFFFFE6F7FEC88037509F039FFFF804AB5FFFFFFEA0A852DFECF7BFF3FDFFF79F49008206EFEFDFFFFBC0F36BFCF74DDFF5A7F7F9FE10420CA000000000140005FDEDFFF8A8AEF5AEEBBFFFFFFFFFFFFFFFFFFFF7FB08008B505F9FFEFFF4223F3FFFFFD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00200097FFBD27BBF9FFF21D44FD618D7648799AE379EDFE7F6BFFD5FFF7EF3DFE0603204D0000000080400D43F47FFFDF8A1A694AFFFFFFFFFFFFFFFFFFFFFF7FE89800E509EF5513FF809ABFFFFFF80940002BFFFEA54FFFFFE1FD718141027D7D2E3DFEDB5FF7DBFF320FFEABD3F2E4310A941240000002E0020C83F7FFFFCFE72E52917BFFFFFFFFFFFFFFFFFFFF7EB08002A8073EBA06FFA297DAFFFFD464A002AAFFFFED4EE70FF4020802CA07D5572C37FFF0ADFA3AFFF784BD79EBDFF1231315459000000B3800806F8FFFFFDEFB78C012AFFFFFFFFFFFFFFFFFFFFD7FD99000D61DFFFD0FFF40ADFFFFF7FFAF04002DFFFFF953FE47D042DF057A80;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109 .lut_mask = 16'h3120;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~110_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~108_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~109_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111 .lut_mask = 16'hFECC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~105_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~111_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112 .lut_mask = 16'h8C80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000057F6C802995B7FFFFF0823107FFE200110000179FFFFFFC043F0281BF908BAFD012D78F900060000001EAD56A240000000000000000000000000000000000000000000000000000000000000000000022EEAA5004FF89FFFFF066E891FFD60000000017FFFFFFF0F760B7C37FC023FBA0046A87481050000004FD3BD5C800000000000000000000000000000000000000000000000000000000000000000000099FB4A0014BF7FFFFF00C2005FFF24081000025FFFFFFF6DFAFEFC25FB03DFD700219E1E80034000001EEF6F450000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = 2048'h0000000000000000013FF6B40027F87FFFFF0340A017FF8600000040F7FFFFFF42FF1E3DDFFF000FE18018AB0F40018000000393DDCAA000000000000000000000000000000000000000000000000000000000000000000002D5ED88000D6CFFFFFF8294001DFFC5010000043EFFFFFF001167FFFFFE854FF8001615878004A010000A9CC0C080020000084002114000420400000000000000000800000040001000000000010000097FF5C40277BD7FFFFF82A5502FFFCD00020000ABFFFFFF880AF855FDFF009FF8001E0FC2C004D00000119DCC44481000C040100811100002210000000000000000048000000000000000000000000082A7DA50008AF57F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = 2048'hFFFD80D0010AFFFB000000005FFFFFFFC206709D3B1BC227FC002BAAF18002C000000A9DDE884800003000402000001030200000000000000000400000000000004000020000001882BFF720013FFE7FFFFC859D5055FFBC800000023BFFFFFFC901FC4F83C04097FF100D8570E0057000000A8D4ECC60000400004000000100210880000000000000000000000000000000080000000000ABF7EC9000AF7DFFFFFF803C000B7FF8400000004DFFFFFFA4043E2945F08047FF4C0752FC6004A00000028CCABE5AC0020000040000000200080000000000000000000000000000000008100200000000BFB5400497FEFFFFFEC2EAA9037FFAA00200105FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = 2048'hC900DF4FC6FE286BFFC002F97C1C829409000081500430200000284401000C000050100000000000000000000000000000000002004000202F5DDB00017FF5FFFFFE802C020EBFDBB010000017FFFFFFD202BC8EC2FE9F43FFA103CC7E10005A000000018060E40204000800020800A0404050000000000000000880010000000000000002000000CAFF6A4000AFFDFFFFFF240D5448FFBEA00240002DFFFFFF8D02DF2F40BF63F9FFD031FA3F840028000000A292F09F20020010303208308010642000000000000004000000000000000002000000000032BFB10005BFFFFFFFFF421000096FFE3000000806FFFFFFA2002D17F2DFF8FFFFF4207D1B820115;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97 .lut_mask = 16'hC808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'hF7F7FEAC6BE31BFEA930B6FBE10000009089CC9DD5FAFF9BE0003BFE40B4005BBDED4015040000000000010001C4F7A51000000000000037EFFBEFFFD6803FDF200FDB826AEE4AF7835FFF57FFFEFEFDEAFEBFF75FFAF7DCCB2A4777C4145040804DE67AA05D07E80007FFFFFFA8002EB7EA002C1000000000000000043B80F0000000000000003DFBEFFFFFFB00B7FF0107EF03FBFDFFFD03FFFFFBFAFB5FF4F7F5DEB0F5F6DFFEED28A1FB9154000080CF54BD60AA5FF817FFFFFFFED4006F7FFB4004020000000000000045D4AB3C8000000000000037F5F5FFFFEF407BFD001BF583FEF6FFFA137FEFAFFF7DBCFE75FEBFDBEEFAB7DECAD96EFFC9145040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hC14AAF1745FB0EFF807FFFFFFFA8000F6FEA808095000000000000027A01405F280000000000001AFFFFFFEBFBC06FFC0087EF8FF5FDFFFF03FFDBFFF5FEEDEF26BDEFA0FBF27FB8A669A5FB69B7594080C3BFA9E1B4BFFFB005B3FFFF50003EF7FC0A02F004000000000027C42A1AFFC20000100000001FFAFFFDF6F7407FFE005DFE02FB7BFF5E07FFB5FFFEBFD47F0DFF5FE3F6F4FBF9AECB67F79B54452C8397FF9AD97A6BFF600071FFFF4C009B7FB84053A4000000000000189100ED5FE88000000000003AFFFFF7FBFDC0FFEC0076FE03FDFFFDFF07FBDFFF7BDEBA3FFABEEFD4EB6A77BF4A79BEFB4105410482C1B7CE7FB527FFD410B7FFFF68005D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h7FA2D22FF0400000000001CA005416AFFA4000000000001F7FFEFAFDF7803EF8003BFF017EBFFEAF0FAFEBFDFD7FD43FCFDFB7E3FDCC7FFB25149BEFFA945524C5935EFF59EA4DFFF000B7FFFEC0000F7F88003B4A0000000000140050C1BBFBFF5C000000000007FFFFFFFB7D00FDF4003FFF07FFFFFFFE07F5FFFABFAFB05F9D776DC6FAEDF7B36D67FEFB413559548AA17F9E2B2CCFFF8A016DFFFF9200BDFC000067D040000000000008812B5557FF4020000000000300C7C77EFB81FB74001FFE083CFE969407EBFFFFDF7FD85F9FAFDBEBFF9DEF7F4CD15DF67B544304864177ED43F097FFA008AFFFFFA0022E7202005EA0800000000000025141EEFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFA018800000000080BB3DF9BFF00BDF0003FBE09CC25F8F895FDA043D0FE602F81FC7EC57ACEFFF62478BFFF8915499497001FFE88BCDBFFD401EBFFFF900119C1E900AFD1000000000000200928B77FE0068000000000040000005D7F01FEB0007F7E00000000011FEF1063FCFF0017CE018007FFDFDF6F5C20DDEA68846544AC40F7CC21FFF7FF20466FFFFEA000742FF3005EA0000000000000015B4D6FFC001FE000000000080000007FFF017DE000FED80000000000BAFA2241F4622017F96F045D7D19EFD7946B3BFCA92D51B4D8804DA68BF77FFDC4848FFFFF400289BFE0002D8500000000000042040FDDE80177F000000000000000005FFC03DFB0;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h007FB00000000080377E0811B116000BFCC9282AFF6FFF6B3EC93EFC4B4C432CF5007FABC2B8DFFF1006D7FFFD200036FFF00026D000000000020000B15AAF0007DFFC0000000A000000007FFE037ED000DED000000000005DFF0940D6808005FEE6A22FBD8BDFCE9A61FBED69416924D2003DA1E9727DFF4A82DFFFFD80004D7FF8002F600000000000010238ADF0017AA8FF8000000000000400FFFE03BF40016F7000000000801EFF840151400011FE70805AFE07FF6F59627DFEFDAAA5B4F5003EF5DEEA7E0290029FFFFD418B7FFFE40055400000000000001222F7801EABE75FC0000B0042020201FF58036FE004DFD000000000207BFFD154552A2032;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFEBFCE7F7EBBDEF09209FFF57B5D092CE0001EF06CA6AF82000B1FFFFD18848FBFF80054A208000000000404B5AC0055E37A2BF0000800BEFDFDF8FFE80BDFC000B7A000000000007FFF7EFFFFFFC03FFFFFFFDEDDD7FFFFFFFFBAFB6DA3DBB4D4001EF92B507FE0B4173FFFC04802FFFFEC00A600220000000000112AE007FF898C80F8008000D7F7BFFFBFBC0F6F8001DFE000000000007FFFD7B5FD7EA02FAAEB7D7F7E07DEFDFFBEFDF0F14ACBECC0001FB81EE2FFF85FFFFFFC2800003FFFF4005A81000000000200098F001FB77455057F254000EFDFD7FFEFDC0FBF8001EBF00000000000FFBF6FDFF6FBC0F7F7FDFFBDBD07FF7FEFDF7FE67B316D34;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hA80047EE53C47FFF06FFFFD1040005DFBFD400AE82040000000400A33801FFEDC28840A8000001DBF7FFFBD7B01BFF8005DFC00000000000FF6FDBEAFDBED0EBED7B5D7F7B17BFFBDFFEFAFBFDDACAACD00017EF1CEB5FFF10BFFFF66A80013FFFEA00B81400000000000005400FF55B54528000000001B7EFFFFFFFF80FFF0007FBA000000000007FD7B6FDFB7FE95FFBFEFFDEFDBFFEF7F7BFFFCB7BBD5D3A80004DFFA178FFF4A4167FFFF50004FBFFD40160801000000020005601FFFFFEA50400001000015DF7FFEBD7D81FFF000DEFA00000000000FF7FDBF77DAE92EBEEFB5EBF7927BFFBDFFF7AEC9EFACBA6A00026FC4FBCBFFA202A6FFFFE80025D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFF802A200000000000000100D7FEAB508690000B80003EFFFFFF7FBF03FEC800FFFE000000000007FABEDFAFEFFA4DDF77DFF7FF26FFEFFEFBDFFCB7A477D7480008EECF31BFFFD5476FFFFF10009BFEFA4040040000000000003007BFFFFE0A2800000E6000355FFEDEDEFF03FFA000AFFC00000000000EBFFFB7FBF565AEB7DFEAEDF7923BDFBFF7F7DBD94EAEF7CC0012E6FAB44FFFC000CDFFFF60013757F68000A8000000000281C1FDFFACB5748000000270003FFFFFBFBFDF01EF60007FEC000080000027FEAF6FD7EFF21FEFB5FFFBEE6357FF7EFDEFBDE6AB557DA8000B775F73FBFE95406FFFFF1000AFFFFA000E820200000000003B5ABFF7C8A;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFF9000A400000000008059FF8005100000000000000000000000501105020000000000004950000000000000000021A9815872945865DBBC79E3CED73A91F78E8227AC4DBCFFE129041FFFFDA2000BFFFE40054008000000000017DE0038400000000000000000080000A80082A20100000080000810100000000000000456784008B58C38C74F3E79F3EF9F3EE4A3FE806FA01CFF7FF93215D7FFFE4000177BF680084024000000000027F00289200000000000000000000000780101200000000000000028000000000000000000292028676B3CD7DD7E71F3E71FBE6915860515D48FF9F7FC491F1FFFFD80014BEFFE102582800000000080B7C011540000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000004007002410000000000001022080000000020100A0914100864CD38D2DFBE79F3EFDF3E7DD22800DFA0079DF9FE200B3FFFFA600036FBFE8002B80000000000005E007A210000000000000000000004000204A900008050000001100004000000000000000140A920A6B49237DF3E78F3E7DFAE7DFB6C891E5A5B99FDFE8E13BFFFFB000895FEFD000320000000000000E00BC5480000000000000000000000000C080001408080000000081080000000001000000104AA10460EB48BDF3E78E3E78F917CF2EE857E92BF397C7A67823FFFFB4004A7EFFF200000000000000001006F4A24000000000000000000000014000000008002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000A058020000000000000200901820C6AAB277DB7E78E3C7DF9E64FBA690BF6017DFBE1CD3F76FFFF800009EF7FD04002000000000000203D5D08000000000000000000000000000004068A04080200014000A000000000000000000009400C7AEB12FDF3EF8F1E7CD9F6CFBE602BF08BB475F1E20FE7FFFFF4000AF5DFA0403000000000000001DFF0A2000000000000000000000000000000C00402A2010000000010800000000000000000A9A24C7B27357973E78F1E7CF9F36A9B6257E815EA79F8AC47FFFFFF408005DEFF01154080000000000853FD6B48000000000000000000000000000020940201000000000000402000000000000020080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h4C0187BCA08D9F3E79F3E3EFDF3CF3640AF5104D87D7D2887FFFFFFA00015FDFE22025100400000004037FFD0040000000000000000000000002000000004080300010000014B200000000000000004488000F3ED9F7BF3CF8F1E3C79F7A79F40AE842540253E4502FFFFFFC00005B7F0802AD00000000000801FFD67500000000000000000000000004000000001720080008040040800000000000010000804401CF3C825B9F3E78F3E3C7DF3E79E680007FFFFFFFFFFFFFC008000304000000003FD4002F00038000000000000000000000000000000000000000000041EF65173A00000000000010000042C8C0FFFF9C3000000000000004000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h20000000108005FFFFFEFFFF807FFC000FFF0000080000000FFFFFFFFFFE5EBFFEF7FFFFEAB1FFFFFFFFFFFC3D5AD64C00001F2BAB8BDFFC4009BFFFEC00226D7F83495A9000000000040C32D7FBBA51400000000890041520202020605F9E0014EF000000000000101A8FE3F8FCAE2010B1F9F31654A8EBA71EBA9E2826CB448002BF3DBC21E1F99049FFFFEA000BBEFE2C02A84010000000105045FFFEF50480000000001201585020002020000000000000000000000000000004010095002AF8D96ABC372F9E5DF742BE7D61953C80001FB1F3CBF81A2011FFFF8800157BF082057A80000000004D05EF5FF5E0B800000000000402A02800400040000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00080004000000000000000200025B8009F9BD8594317BB471F79FA52FFD92548002BC32BFE7FE0891937FFFF2004BDFC01042D040000000005050B5BFDFD540000000000001910088A02012200000000000000000000000000000000100454005F9A276DC91B7BE7813C83E79FBEB0C8000391FDDE7FFC040B1FFFFD400257F0542056C0000000006000A9AFFEBC2000000000000000828040010100010000000000000020000000000000200804EE004F9DAA59C64EABC79E1E7A1697FCF3C800AEC8BF8BFFF854143FFFFE4000BA89FD205C841000000000000FFFFBE9A000000000000000000317490201010000000000000010040000000040000D021A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h04FDFB555C3AEFBE79E20F9F5A51EFEE8000794FBAEFFFE0FFE7FFFFD8001C4FFFB00B5880400000000002DAFF75280000000000000000000009285000000000000002000000000010000001004012C002FCDCD6966A6FBC61E3C39F7E75539E822ACC47BC73FFEA3FFFFFFFA800A49DFE8003C80000000004000A7FFDDC00000000000000000A0001D05218080800000400000000000000000400008020055202BCF2542D6567BE79E3C81F7EE3EBCC80017B09FD1DFFE08FFFFFFFD007917FFFC8026800000000000105ABFEF000000000000000000440045A48040400000000000000000C000000000000404148D0007CBAEB4A27EFBC79B7CE853E7A1284;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h804AFB42FF8E7FDA01FFFFDE802EDFDEFF0401C50000000000000B7FEB80004000000000000000800061200800040C00000000000000000000000000003063B0035CF0A4DCE5CF7EF9F36F9959FBB5CE8039CC2AFF8F9FC4407FFDA202BE9A7FDF4803120000000000001ED6FE8004000000000000000000040004420400000000000000000020000000000020105160801C7B86B9A1CBBEF9F7CEDF6EFBF7BEA84BF205FEDF8F95084FFF88A00507FDFE4000C00000000000010BEFF000400000000000000000000010830A00048000000000004100200000000000000805B00124F59628F5CF3EF9F3CF9F12FDB7DE011BF1067777E1C4889BFFD600002AFB;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = 2048'h000000BB9AB7460000000000001000000000000000000000000003800C000080010000000000001D15FEDA00005FFFFFFFFF240D550F3FFF50210000137FFFFF81417D87E4FFF07FFFD803DF87E1001680000000862019800000000000000000000000000000000000000000000000000000000000000000D77D6900057FFFFFFFEE8115000BEBFF5C0020004EBFFFFFC280AF2BA95FF09FFFF208FE83E0010A800000000000000000000000000000024924A00000000000000000000000000000000000000000152CD3D20005FFFFFFFFFD202A550177FFA008000029FFFFFFB820B7E364FFD00FFFD8003F41F0800700000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000AB7FD510012FFFFFFFFFEC496000F1BFDB600800226FFFFFF85001E09D13FE811FFEE011F70F8000180400000000000000000000000000000000000000000000000000000000000000000000000000022CBFEC80011FDFFFFFFFFA02DD78D0FFFD01040003B7FFFFFF0A06FA2FA2FFA057DFC808FCC7C0053C008000000000000000000000000000000000000000000000000200302002001034000802040C005B6DB92000DFFFFFFFFFD008A5071DAFFE400400015FFFFFF89005D40745FE8057F6C0053B63B2009A00001FFFFFFFFFFF5FFFFE00000000000000000000000000000880000000001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = 2048'h00000000000002016E6EA00019FDFFFFFFFFA815DCC0957FFE0500010A5FFFFFFC06F6FFDB3FF0153FA50052CF0D0014E0000200494B73940000000000000000000000000000000000000000000000000000000080000000D5B9000087FFFFFFFFFE904A24A04BFF7100800016EFFFFFC10779FF9E4FFE06BFE0807A758780025000000524203B6B00000000000000000000000000000000000000000400200400080000800020003EDEC0002BFFFFFFFFEC6811228C2B4FF80850004337FFFE35000F2F9FFFEB091FF2001445C1A00234000208494B98E8A00000000000000000000000000000000000000000007022000800000006042877680002ADDFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = 2048'hFFFB8025D28405FFFA828000816FFFFEF7285FE0E3E3FE035FF8001F8BA0C0112800020292109ED540000008000000000000000000000000000080000000084000000000800210505BD5000043FEFFFFFFFD50029B1C493FFD010000036FFFFF8D540BAA0D7E44013FFC2007A2F070008800020009454672200000000000000000000000000000000000000000000000000000008000185827520000FFDFFFFFFFFFC04851F405EF5805B000408FFFFE928809F0744E80015FFB1806D1D4000056000003001003880000000000000000000000000000000000000001040600000068000080002448538800019EEBFFFF7FFFE021B40022BFFC01880000DBFFFE;
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = 2048'hA7FFFA0010153A6BFD40A880242F7BFEDE4117D3F9FFFFF400FFE0001E9FF020289100402020040006800000000080000000000000000000001E60C00800C700000382AA0A77E997082201EF93FFFFFD1FFFF28000A4154B7FC17C0000E6BEFED7B8801F1E5FBFF81AFFF4000FD76A12054E80004000044001400008001000000000080000000000002870D13800C7000001C800109FFFAFA00802584DFFFFFE97FFD44008170112B9008A000055BBFF7CD9202FC1B1F204017FFA302BC3FC0000230228000005000C4002004010002010200000000000000000307FF800C303FF81E0FFCFEFFF5E00002B5E27FFFFFB8BFFFAC0104368BB79C2D600002AEF7E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = 2048'h800040078AE438000C7FFF8805E0FC00575680200000044006B00000510007000000000000000000000018400000C707FFC9CBFFACF2DA8E400206E093FFFFF837FEFC0000124144BF402A8000395FFE82514047A0D83F8F557FFB0107AC7F10000B40000000040702500008000000000000000000000000000030000000C702FFC1E3FFE6F7D22C8000159D55FFFFF54BFFFDA000220BA5FD00A71008B17FFE8008A02F8AE27FE1FE7FFDC246F21F8000C9820000800494694D4A00000000000080000000000000000018000040C70303C1C17FFEAA450800003F6097FFFFFB17FFFC000011BE807F925A800018ABFA0104A03380A83FFC7FFFFF9013FB0FC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = 2048'h0807400001000402A50AA48000000000020000000000000200001C3FE040470301C9F107BBAFFC18402012BA57FFFFB54BFEFEC8000017497D804580008CFDFC00505005E2757FFA1FFFFE4086D387320022C2000200044429F5510000000000000008000000000108000C1DE0F07F03FFC1CD3BF75BFC14A0003E8157FFFFFECBFFBF00000842046F00BA90000877FF0004A81BC4D25FF80FFFFFA021F5C378021100000000040132C2A8880000000000000000000000080000061841F05F07FFCBD3FFBFB79C390000A922AFFFFFEC17FFFF540010D3A17D000340022A7BFE0090280AD2741FFD00FFFEC008FCA0B100294000300380209C65504000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = 2048'h000000000000000000000E18C0D8100487C1C96FEFAF74740000240A5BFFFFDCABFFFF820004B902EF10BCE020061CFE0045551BE12ABBFD013FBF68029E38564084020000000000423A2A200000000000000000000000000000060FC33800000009E5FFFFD5DA3200811C052FFFFF7605FFFF900020AF5C3F00054802431F7E00080005EA5C0DFE025FFFC0030D7E39404242000000001114A815400000000000000000000000000000020583B82803BFD1D76FDFDAB06800016402DFFFFF9C5BFFFF850003A5E27F0059B0008AEDBA00515217E056ABFD449FF55201A4560E202922000000000020B92A900000000000000800000000000000030783303F07;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = 2048'hA72007690EA5C0811FFE8A03F9F610000D0000001284070000410200000006000000000000000000000000505001008F03F8004000000C205EA400025BDFFFFF1FFF900AB85C85EBEE0290100037FFFE829A0CE45A0BF0F12FFFE401F0F7042025008200002005A0048000080010402001000000000000000000400010000000000000008808302877000002DDF7FFFFFFFF602138070ADFFF232000006FFFFE91E806F80745FA3FC7FEB041FE33801016000200005005C00500000000100000000000000000000000000080000C000000000000040A10187AA000017F5FFFFEFFFFA830CE02056BFE82C0000016FFFE8905067D5DA2FEC7F7FFC8107C1BC200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = 2048'h03800200000004800600000802000000004000000000000000000841600020000300001802888D8ACD000005AA7FFFFFBFFDE0211F4005BDEAC3A210002BFFFE80EC12FA0702FF83FFFF2024D583C0005F40002000100480058000000210000420400000000000000000000000000000000000029832D27ADA0000027EDFFFFFBFFF4800DE09026BFD015000000BFFFE80C402FC3DA5FF80FFFFD419BDE1F2002220002000000680440000400200500010400000000000000000000000000000000000000B4510EFD4000009F97FFFFF7FFFA0012101E6FEEB51E800001FBFFE88B2027C8692FF505FFFC8047EF0FC0061900200000805800200000802000002;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = 2048'h0040000000000000000000000000000000000002B6B2A9875000000495BFFFFED7FED4020923012BFB04A200200DFFFE8148851E17A37FC02BFFA8021E38FD0011D02230000004000C80000000000000004000000000000000000000000000000000002000080C7E0800004FF9FFFFFEDFFF91014295412DEE82D0001037FFFE0475013E478ABF5043F7F5008FF82A2008A80000000006C00B0000000010080000400000000000000000000000000000000000055540D9F8A000808576BFFFFE97FFAA00855B0953BBA174000038DFFE8151017E17597F541BFEB200437E1700004C000000300420008000000000000000400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = 2048'h0000000000069FD50000001FE9FFFFFD3FFF440020B202D6F2845000003BFFFE8032803F05A1BFA051FFB40021BF0F280260000000000504030000080010044200400000000000000010FF0007FF83FFFFA92000000DF7BE20000265777FFFF56FFFAA800A31282AF742A800003D77FE803C03E2FED6FFF814FF4200196FC340613A02000000049C01801000000080401020000000000000001CFFC007FFC7FFFFFFFFFFFFF7DDFF8000009FD1FFFFFE17FFA500414E151D76C45400800DBFFE88F03EFFF800BF502DFFC0801C1FE182001402000000044001007000201105000010080000000000003E6EC00FFF8677B57D9D5F3F72BD97010800B4CBFFFFFE;
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = 2048'hFFD5EFFBF6D4F140000068056BFFFF2A85FFFFD54009602C5E0003620011EA7E00042901713A09FD005FFEA800E8F78306208000000000008F0C95400000000000000000000000000010038387C0FF03FFC9DD1F3F78F0F0000028035FFFFF8C25FFFFEA80002ED37F006D50040165AE00425409E82F4EFA801FFE0000509BC14832E0800000000852AC5AA00000000000000000000000000000038306C0FB03FF95F7FFFF7DF0C80004480AAFFFFDDA94FFFFAAA014A64B7F800A640000E2560000541DF3FD0FFF805FFF40017C2FC0010C400000000004400F0D40000000000000000000000000100400C20E60E30301F7FDFFF731E1E00002200B7FFFFF8D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = 2048'h23FFFFF540005081BF8025E0024433EE00031077BF5BDD7E202FFF8000BB17F0100422808000000015566698000000000000000000000000001001C08E60FF02FFBDFFD77B7041C000048016DFFFFE9A4DFFFFF570082A027F000309000059DB003F83CABF3FFFFE802FFFD1805E06F8016200600000000000030AE0000000000000000000000000010100C00C42BF03FFFFFFFF73342380000F2015AFFFFFCD0DFFFFFAAA005B907EC01160002131C201F0001FF3EFFE4FA01FFFE8A05E83EC00050000000000000000000000000000000000000000000000A4A0C018E1010000DFFFA1FB1C13000007B052BFFFFEED55FFFFF95A000090BFC0055280000C57;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = 2048'h07B7AA01A93F5F00402FFFFA744F30FB440080000000000000000000000000000000000000000000000104401860000001D7FFFF7B8D26001040002B7FFFFFCD05FFFFFEEC1008746E8001D400114E3C3FF8948B7A36A7E27017FFD0021E507EA0226000000000000000000000000000000000000000000000A020203836000001C2F7FF779C560000A81012FFFFFD562B5FFFFFB8C002705F6105A02000033AEC10AA00F89BC7FE1F8FFFFC04769E3BD4080000000000000000000000000000000000000000000000080960303E02D57FEFFFFF7F8D56000258014F7FFFFFEA9DFFFFFF6C2002083FA080F40008A4EB0004850ABA4D43FF87FFFFDA021DCD0E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = 2048'hAA04000000000000000000000000000000000000000000000004047FF00FFFFFFFFFFFFFFF6FFE0001F000217FFFFDDD5AFFFFFFFEA010505FF0042120240AE600090A406A1BEFFFD1FFFFF600879F83C00208A8000000004814B8169400000000000000000000000040010480000008956079FF7008800081580057FFFFFFDF95FFFFBFDE2002380FB0016C0000026200120A85583743FFC03FFFDC8001ABE1A8011C50000000000221026AA0005000420000000000000000088540040000035DFFAFFFC0C22400038A000ABFFFFDF556FFFFFFFF8008F23F484250880004E2000094046D1DF6FF501FFFEA00145F704008862B080000000094A81520048402;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hACF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98 .lut_mask = 16'h0E02;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~97_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~98_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99 .lut_mask = 16'h000E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h00903DD02FFFFFEEFD0381F47FEDFAEBF7DB5C1FDFBC3600007EC11ACF462961FC106FFD4FE3CDEAF01D37F87099A167F402FC7FFB7EFA4FD27A03F8302E3EDFFDDF7BB5C6BEC855F5F7FFFFFFEEC64541200FF91FFFFE3CC28701E07BD7FFD517D7B80EB9DBA800007E181B8F4E54474FB41753FE7E6BDFEC055DF4FE4EFEF3BC7FDA1FF53FFC3FDA9FC7F87B3B647FDFF7FFFFB57D1202D7BFFFFFFFFFE403005013F7EFFFFC040003A1EA77FFFB80262DE1F38CFDF00003BF181D9933DE1F1EDE00EFFFDB757FE70176FBB8BBFF3CDE79BBFFEDFFFFFFC32FDDF01A0E2FFE6175FFFFD6F6C8557B5F7FFFFFFFFF0100801FFF37FFC034C10715E177DFFF01;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h9AB9C9DA43EA60000BFAE1F8B6E30E2E3FDB40A7FFE6C29E7BC04D4951FA6DFF743DD75F1D15FFF41557FFF57C11F0F7FFFEFFFFCBB955811D0FFFFFFFDFFA09805023EE0FFF1B6A001320F27FFFFD0F26BA97EE1F59C00017E0621A40EDA030EFEB613DFFFF2AA7BF7017D6D6AD9FF3DC5FD5FEE1FFFFFC378EF7C07A0113DA7BAFBFFFD7DED80AF6E3FBFFFFF7F06180000FFABFFD16F5800629F03FFFBA9FE2F755F1853739001FE200EB2F14B0117F1A140DBEFFFEC9AFCC05F6EFE3B7AEEC4526BE3FFF7FF823F83F04FA092B1FFFFEFFFFFDF5B94484AEFEFFFFFFFA43802013EE2FFFFFD5AA6F71E03FFFF7DFF8E017BE2FEC4A40FBA61FBA41782006;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'hAFEF5C033FFFEC8AF9FF007EC5B35CCF7E1FCCF705FD3FBE97F84FE0FE09D5943F1EFBFFEBBEAE2A5997FFFFFFFF7D4980101DF57FFFFF6C866E28A86FFFE13FFE385FCFBC890AD1FFB58FF079BD001FF7B3EFE44FF3F72A9B4D803E2C91DBFFF137D4779FFBBDFFBFF417F0FC0184FD7CCAFEFFFF5D5E914AEADFFFFFFFFF8D802023EF7EFFFED424EF79E22FFF903FFC021AFBBDB14111BF33841880850039F6BEBFF8E7EBFB4ADFFFB00BFA051B9ACA854C7D3FDC73FFDFF106F8749F2D95FAEFBB9FD5F7ED22B517BFFFFFFFFFA880000FFDFFFFFFB5C6FE70E4FDF7CC0FFE82EBBFF8674D9FF5C772C65DF000FF901F8EEA01FFF86FCDEFF803EEF67FB7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'hF247C737F718BFFFED1E87BEE43E021D733AF6FFEAED5B4422D6F7FFFFFFFD63801013E6FFFFFDEC25BF31E0FFEED813FE81B64EFD833387F2C93E668C7001EF8E83E39E93DFFC5F83BF6600F9D8F1ACAE87C5F34FEFFFEFFE8DFB7FE05F988A5FEFFF77F77FB6C14A3BDF7FFFFFFFF780201FF09DFFFF5596F668E1FFBCB7D067387B9CAB2B271DE2169242850003DF0249FADDD4FFEDBA00DF79001F3BD22F5BCA8036FDE177DFFF05FC0FFA7D84ABF21730BDFFF5CB682A456DFFFFFFFFBD801007D0FBFFFBFC27FE69E1FFB1B3ED243B9754F60B902F36006EC056800E7C403CFE37ECB7FF385837FFF007C506BFF3FF007335B37FDEFFC7FD13FE5C004E;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h7E7CF6FFF7FEF7894118EBBFFFFFFFD700201E05EFFFFFE544FE723EFFF10FF67C11F7F7A8580EFF30087098C30016F0808EBF89A9FBFF70C009F79C01F65B0CF168D4329ECFFAEBFFF7F82176707F8DD1FBFFBFFFFF6A420AEB5EFFFFFFFFF500080BFF55FFFFDA29FE2F13FFC122EF8C1473C052244DFC300D210DF80069E506DF9FE719537FA0C5C27E5700DD5EA7BF6088E54DFDFCDCDFFF00807E643F8817FFB79FFFFDFD10A0007F7FFFFFFF5D00202FFD9FFFFEFC07FB8CC1FF81F8BFE89BF13822F143783105F50608008794463E65F8DDBA7B868E00978FC017DC7D5F9FDFF46CEFF2ABFFFF46ABDF817F82D51BFFF7FFFF6B88155B2FF7FFFFFFFB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h801055FF75FFFFAC3DFEB907FFB1FF7FF1C9E8DB01C106E180BA9DA20001E668222DAFFE7741FD00061C252EF005F9507F6FB7F225FF48EFF3FFA27E2FE7FF0088FF1DDFEFFFDAC20003CABEFFFFFFFE000807FFCFFFEFF1EBFCF9C3FD89FFFFEBAA7CED001595C180D37373C0073CB1F04E78FF8D64B5503A6C0A41EC01FCEFEBDB41F016C798BFFBFFE3FE23FBFC1210FEEDD7EF7FB510CA9093F7FFFFFFFF02200BFEDBFFFFB8CFFE7103FBEBFFBFDFE63A8BC007EB041FFFB840000CFB43E0017C1FE3CFE35C307043413F003D8B1DFDFE781C5633FFE4DFF9BF843E201FC8A981DBFFFF4ECC0044AA7DFFFFFFFF900814FFDDFFFFDE61FD3941F5ABFFCF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h8CC617018000EE0C49FDB9B40035E928063017A5F8FF6EFF0030D120FEC01E02FF7F77B630F7FBBF073FFDC119AFA05F406E1DF8FBFFAB434220517FFFFFFFFF005007FFBFFFFF3E9DFE7007C55BFFCDD16F4E098002F8706D3FABA8007BC40436D30BD8763FFFF841A3C076F9B007807AFF7D7FF95BE57DAAFFFDC060FBD99FC09C239EFFFF9784108AA5BEFEFFFFFF01000AFDF5FFFE5CE8FEF12B8ADBFF6477CDF801800378205867E37801AF0A0F2F7283F33F8F1D42B00A8B06DCAC0100BFFFDEDFFCA226F26AFDFDF9BF97F79E0078CDF1BFBFE02145048B5FF7FFFFFF80D015FFDFEFFD733DFC70870E53FED93F4EA040000FE1809C1FFE30039E1114;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'hB0FDD19CCFA3E38B441A07FFDF3B0060576EBD3FCC15DAE41FF3BDF27F81FBDC015BEDE5FFFFFA8030402D7FFFFFFFFF01400AFFEDFFE15A55FFF10ED6B3FFDAF6F5C208001DC102D2FA7FC00D7CC82BD1D779BE3FDCEEC49B087733DDF2C01016FEFBFFEC036BCE67EC37FDFF80FF4C041F4F9DFF5FF04281049DAB3FEFFFFF829015FDFBDF0EE775FCF1795EB7FCFE380D3000031A082D9DF901801FF080CD7FEFFC600FFF62AEF8E17FCF7D1AB00C0AFD7BFFF78C49FD7FCB6FFE7AA12F90013F07F9FFFFFA880800236EEBFFFFFF0B200BFFC79EFFD87DFDF272DEA7FCBC518C74000605040D17E0BE003BE364B1D41FDE1C037FD787FAD3F7BF9F5DAC03;
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h18B6E81ADB51FF37D413FD4F355699FC1BEFFFF9FFFFFFFE1C58AA117F924F4BF003EDC5BFFFE141628220020515F7FFFA908004352FFEFDBF8FFFBFC062F7E8C9160FDF8C9CA1EFE00104F79F288BDBD00FC4DF2F27EEA2D00AF71FEAE51F6660CFFFFCFFFFFFFFF8C1DA6B762F0BEF580BF3EDFFFFFC2815F00552A8A352FFFFAE2005683FFEB9DE7FDFFF00E0B9C59031A0155FFDBF4F800A00417028102B104C90A26F8FE2FE6025EF7CD99C3DF9BF3FEFFF7FFFFFFFEF1041AFFC2AFFEE0784FAC5FFFFFF42A2314004012A6FAF7FF55028CA57FCFE1EFF7EFF01901F2F1100EF7787D204C5003B200E38C684F6D02407C990DF3F2FF089FFD76C6BEFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'hBFCFF7FFCFFFFFFFFEF90711D091FFE780785E0D7F11FF9408BC16A8285747FBFDDAC0056A6FFFDF3CFF85FC030305D64A84BE29BD59039200FB8254677AB807EE88047331FDE2FFD0FFFFDFF1B7FEB53F8FFDFFF3FFFFFFFE5846EBC05FBBA721F807E5BCFEF7C1440600054422AFFF7F760025553FEBE6BDFE00780987E1FE208807316B4A01C831F5A661F8531E931DC1F69A87E9F2D8C0FDDD7F1DEFFBFA1F8FFF7FDCFFFFFFFE88FD3E98FFEBEFCFF803F0BEFFFFF8514B81A0120151FF7FC80014685F33CE59FC10E01CE5186E0A8005BC4B39411007F8ECE2C74B05FC4EE6531C0FFB5D37007F3BCFFBB9EFF82F8FFFCFF77FFFFFFEF07269BBBFAAF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'hFFAE07FFBDFFFFFE8417640AA1522AABF5590025E77FFFC631D0FC4027EFF40F43500068781C20000FF1DE830AE967F055BFF0BE7EFAF85E801FE2337ECEBFA03781FFFBFDDFFFFFFF048A4AB0FE1CFE7583463E7DFF7EFF115DF1401484A5FF7E82028A59F7FFCC79E3AF80FDFFFCC1EFB6001EEA1DF0001FE7BB1E7EDDB4E01E5FE8707E7FFF0FC0A1FBFFDF9D3F00F3E4FFFEFF7FFFFFFF02084889F38FFFFB80FD8FBDFF7FEBC923540000120D6BD560010D62FFFBCF73E70A81CDBFFF303FD8000111C3EE007FCEBE98E3CF3EF8062701B7FFFEDE66A800FEED3F68FB1D7FF83FFF3F9EFFFFFF810007B75073D1EF11FC03EEFF7F7F24A2B2000A090777;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h7C88082B45BFEBDF63CCF303FB7FFEE41FC301E1F58400000CBBAFD1A09532DF1F05084FEFFFF142F6253FDE77EFF0037FEF07FFE7F7FFFFFFE54118A18C6EC27B62F801FAFF7FDF4903A8000142535FF5080250017FE5CDF30DAE0F3FF59C1306BCE5E43E0E10036E37BF6F20592B67FFF3495FFFA7EDC7ED89ABEBBFECF00C7FF783FFF9FDFFFFFF80A931A2316F9747FE86817FFF7FFD1256B580000802F55A800880055FC3CEF79BF41FFF7CF90660C667FC3C1FC006E043FFF9E6068ED77BC000FFFEFFBF7ED6E4D3815BB740337FFCF1FFFEFE7FFFFE12074C0D947CE6B75BE059BFFF7FFF490130000005141DAC00080052FF09CE7792E43F2FE11C13;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'h17F7BFFFFFDE4C6BBBA2FFFF70609FFF443E2CF1FF3FFE5000004BD5BFFFFFFFA49016FF0F7BFFE095FDA8EE1EC7F8AF534180290C10406346E08C00DFC782F03E8C7C4C08BECB218ED775F7EFF74C00F9EFDFFFFFDF30E63FB9FFBF6013AFFF427AC5C1FF5FFF10000114FEDFEF7FFF974009FDFFFFFFF8FDFEDBDF14C7FAE2A4FE2C985E10631080D53803EBBADC3A3FFD2F26583FAACF0CEFAB54F8DDFF803DBDBFFFFFF306EDB586FF7F7E1FC0FF026F3581FFAF9FC60A20955557BDFFFF2AA016FFAEFFFEC3A9FFFD3F998DFD765DD56C6C3833136752B060060FE02178DFFE77E00166FBA0FAE3FD4BFE3FB1D00CD4FFFFFFFD095CD60FFF377EFFC0BF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'h821C6FF5FF5FAFE8800824FFFD7FFFFF990005FF7EAFFFFF55FCBC5F9E8DEBFC94F56E48380108CEDD51C00283D010BF6436CED830783903FBE3974B17FFDE340BBFFDFFFFFED244FDAFF174FFDE0017C03D05C5FF5717E14510505AD7FFAFFFE2A01AFDE00FFFB3D5FFDFBFBD3FFBA7D561F4609E801F8768F300209CF7008ED80F894354B54BA366FDC6AFDDF7FFBD03D7EFFFFFFFF7C2765FF55FFFFC368FF09E1FC1FFBF93FC0050054563EAFFFF3AA003F0145FFFD4E9F7AF9F28FFEFAF770EEF00ADE01A27881628D03359C86F9A05FCCCCBEF409A2F5DC22373BFFEFF497D75FFFFFFF9CA010F8BDFFFFE27F47BDE0FC5FFCF49FF4208002BFEFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h0D480F43E1DFFFB1D587DFDF31FEF7CFE4376C68F808B485008001E200A2C809FBD8FC574F370AC443BB7282F8537BFFC2AD57FFFFFFFBE313FA06FFDFBC8FE0DF382FC5BF3793FF900005509DAF7FFFA2001EBEA02FFF6DCB5FADDF137FFDFBD0448EF7A86E8919E800049CFF80D012FFE22E693D59B1707358CCE0A32EEFD7F57F57FFFFFFFEECA6AC20FE87F73FF03F980FE07FEFA41F708484256B9AFEFFD4A82FEF4A5FFFC3F7EFF7FE0F37DFFD7105FFEF4C8BB0F7CF000D42F38C7C1B7F680FF8EB68F7FFDA97FB09BEC9FBB7FFD7F7FFFFFFFFD3532A7FF9ABBFDF4007E92DE5BFBF9143D002029214ABFFFFA2005BFD652FFECBFFBFDFFF1E2CF7F7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'hBDCFCE90E96F78FECB8010F2F79C1C0C4FDE55D1BDCA07CBDF7FDDCC4BD2BDFDF8FFF4D7FFFFFFACF559C7FA5FFFCE1C39F09FCDFFDF5829ED4901494ABF7F7F88002668AA2FFFD3DEFFFFFE34273FFFE7CF69FFFEBF11BDFE0438CF578CC7EC37FE2BCFFEE57FFF3D9A6FB3B4EDDFFFE9F7FDFEFFFFFFFEE489D7A6F3FFDC1BEBBD2DE5BFFF8282FC004014216B55FFA0000AA5282FFF6B2FDBFFFE607CEFBFE3ADB7FDACC8375F7C0065F7612161F435FF500F39EA7F9CBA67FDA4CD3F6FDF1FFFFDCFFFFFFFFF91AC1E10DFFFFF87F43F07EDFFBF941405208A895AB75FFFC0000008E45FFF87B24FFFFDE07E79D7F324527F5EF0675FF0002A85D844B879;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hDFE67FD4081C0040600540000DD80800042201002EEA8103800000141404465420006A0021FD079BF00000127FFF20013DC00814013555610EB9A2400154000000000000000000BA00007FFF7FFFFF7FECE9FFC25506600004083E03E5C0030280845C8810068800580004010A18D63A63000D1EFFF9FABF3BFDA0267FFFD000A607FF4012DAAB54A235D80150000000000800000000000E00003FBDF9FFFFEFEF6FFFC943103C00001C0073F9A000C002509000401EA0000000031482204534140001537FDFDFFFFFFA001A7FFF200281FFF2A0157400A815AF004A000000000000020000000057C40013EFC1FFFFF79FC9FFC0C8156D81408612D8503C41AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h64074050D0118200020000820C12921A140003601F7FF3935FF850167FFED0053FBFF6801AD200012AE20580000000000000000000000200720041BF07EFFFFBABFDF7D0049E3A0030152C200ED0180090BE30040E8267C00040008C82200CA01200099904EF5FC86FF5001A5FFEA0007FFFF34015690000000250200000000000000000000000043E00005D3FFFFFFF9F79FFC202071240200090810D268802004A801002C2206000080043081148240C00026102FA0B323FFAA00E7FFF801BFFFFFDA045F680000018010400000000000000000000000009D800207FFFFFF9FD64FFE030000025000C2015CFAA4801050074B810120004000C002914608E50;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h5C000AA801FC9EC4DFFB0016DFFF40823FFFF5004A65000002804850000000000000000000000000026000005FFFFFF49BFE7FE000A1000041807003E2D883800243D000001000040000002A84030822FC40136002F27591BFEAA01CFFF80800F77FF54014CF0000000312A0000000000000000000000000002A80003001FFFB0FDFC0E008000394280899E1F08D0100401402208029C0008000000208210040270006D105EC0E60FFFA0016FFF500023FEFF4802AA50000000040000000000000000000000000000003000008007FF995FDEC0804008340000004D0C06A0230032A284420018800E0000010404228A27EF0256224F50F22BFF54016FFE00001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'hB5DFF6401454080000002880000000000000000000000000020070002A000FF0007FF001480401D1014082130619980000AD40080A0084000000401000010040703F05D003E81EC8FFE001ADFFC580046FFFE5800B8021000000050000000000000000000020000000021C0414C007FC002C6000025040C0010128015FDC0C000000144005003A000C00000000001080461DEEA20BD91F23BFEF4039FFFF8001FBFFFD800A16040000000200000000000000000000000000000007A0805027F24003E00001B92800208000C19FD8CC02408AE04000C00C8000002010020000266347BB9055E45CC17FF0002FFFFF400A777FE800094008000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'hF7FFE4011515000000000000000000000000000000000000000008001000201000400000005440048004000314FE148281004088C0095000000A200600020860BE8CC4001591E40DFFC802A7FFFDA1CBFEFF480057C200000000000000000000000000000000000000020000001000208000000000012136942000853038C7080000842040048440000E300000821840D9ACC080BE41B52BFFD2034DFFFC000575FFD000A54400000000000000000000000000000000800000020000000000100020000000200210009000D01601A2B400119000000448B40208300000020860C6D538D42FE5E82FFDC802EFFFD00013FFFF4000555000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h000000000000000000000000000800440000000000001088415040004807FD0880104C081802220201000100000208007F769837DA81F517FFE40327FF8A00097FFFF800A2008000000000000000000000000000000000000000000000000010000000000000080E31A401800107B0A0000C2000000851528500000410000840E8BA929DF72EEA7BFFA805FFFF45A003F7FFA800AC022000000000200000000000000000000000000080030006000000000000040004007E5AD400000003F9601C26154001010A980114600801040040DE9374033C83C49FFF24049FF8BA8026FFFF5000809000000000000000000000000000000000000017FFFFFFFFFE007F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'hFE000FFF000003403D67FFFFFFFFFED07F7FFDFFFFF2522FFFDDF7FEFF8000406A91D001EFF1F85DFF9405BFFFFE00097EFF74010A000000000000050000000000000000000002807DFBEBF7AFFA009FE8041FFF800009085E07EAFFFFDFFFE07FD7D6FEABE96537D7FEFFFFF7400042F5686802A7BFED17FFC00FFFFFFAA025FFFFC0042010000000000000400000000000000000000000B7EFDFDFFFF002EFBC003FBE000040418A8BFDFFFEEFFFF47F7DFB7F77FE90DFBFBFF7BDFB84004265D45000FDFFC4FFFF00FFFFFFF4000AFDFF342806880000000000000000000000000000000000007DF5EBEBFFF800FFE8001FEF00000124102BFB7FEFBFFAF9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hAFABF5BFDDF592EBEFFDEFFEFF841040BA9C00015C7AEFFF8A07FFDFFFF9002AFBFFC2815A1040000000000AFF00000000000000000000017BFFFFFFFFF000EBDC005FD600000005012D7EFF5FFFF7605FFD7F77AB7F9DDFD77FFFDFF68E30C0A66C2004A9174FBC027FFFBFFFF60005FFFF00F2AE200000000000015A0000000000000000000001FEF5F5FFFFE0805FF8104BFE000000026417BFFFF7FFFDF077D7FDDFFDFAD0F7FFFBEFBDFE0810C0D3221402BC03D0FF8000431FFFFD002AFFF80405535080000000005FE400000000000000000000017B7EFFFFEBF0006BF80077D600000022005DDFFFABFDFFF155FABEABEAFFCDBBAF7DFFFEF7842880;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'hEBA62788FF0F5BDFFF80053FFFFA000BBBE1000A9620000000000278094000000000000000000001FEFDFFFEFDF040FFF8003BFC00000022933F7FFBFFF57FE4FFFFEFFFFF5ED2EFFFFFEFBFFC0038E0E30003E1F92BA47FF7280A37FFF400177F0008053240000000000952401000000000000000000001BDBFFFFBFBF001FFE000F7F40000000222DFFFD5DFFFDFE4D57D5FAAFAEF11DBEEFBDF7DF50838C6B1C304BD2C1FD33FFE8017FFFFF40055B8025000D820000000005001114000000000000000000000FEFFFF7EFED001FFE000FDFC20000014090FFFFFFFFD7FAFFFFFFFFFFF5FADEFBFFFFFFFFE04204098D1407FF50BA837FF50135FFFFB000A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'hA1FDD001F4800000000000840410800000000000000000075FFD0810102001FEF0017AF000000020B4C80E3F83EFFFDBEA9C01C03DB717F7DF79AF7BE90010C0909A00393C56A5BFF600167FFFF4003D2FFD50421240000000000108A02410000000000000000003FFC3F767E6C003FFE000FFF00000080028507FFFFFF7FFCC8FF0AF7F9EEF27DFE10830FDFA040000D908601FEA1D537FED20147FFFFE00493BFEA005F480000000000022084882000000000000000003FFE40000000003FD5001FFF000000002010038854807FFDD400500203FDE9DFBB112527BEC0820C28C09E029E017A7DFFE80165FFFFC0205FFFD5007520000000000021081004900;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h000000000000000FFFE000000000077F8002FFE00000000008821E04040BEBFD800380005F6B67EFC4CA93FDF00410008E1430077FBF44FFFE402E7FFFE5001FFFFE0003E900000000000004409300400000000000000007FFC00400000005BDA001FFE00000000101474B11000FB6BEB00040007FB40DF7E6E0D0F6D5041040A2052816CFBEA9BFFC8034DFFFF817A7BBFB200D50800000000004A1000120080000000000000007EF800000000806FF8005FF900200000084952C10000FED8F4800801037EFBBFFE514B0FDFC041000C2001627F757495FF70014FFFFD1C45EEFFC400AE10000000000000804400B24000000000000000FDFC00000008017DF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h0007FF6000000000084FD000018FFB65A3000004EFD6A7EFF66C967BF400104089009B0FD1BE05FFF8801CBFFF440027FFFF800DEA040000000008A2011020B0000000000000000BF79FDF4F70001EAF00076FC000000010402D6400522AF5E394000008D7F95DFF8134D3FDE4141000840397CFE877E6FFF5000DEFF8050036FFF24006F82800000000020008080048000000000000003FDBFC7C593C003FFF0203BFE0000000008042A155557DFFFBD4841550BDD87FEE5FAEA1F7E504104080A3CDF660B9EBFFB94439FFE540004DBBE6801BE100000000000080500A1A90000000000000001BF7D7F7FFFE0017AE020FEF803F909B1102FFFFFFFFEB7C79;
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h0000000000002000000002E0001497F92080E000002C8180004082664F80430040046810008001A002001000801214806101C14405F91E41BFED003FFFFFA801FDFFF501600080000000000000000000000000000000000000000014040417F4100050020254468600201013423C8101101000048008009001801010800028446180700013D83D537FD881FFFFFE800455BFEC04801500000000000000008000000000000000000000400005000007F8008180000000F02C0011E1C940FD41800004810B801200280080181014024080F9808C330FB33A82FFC817FFFFFF8009F1FFD012025208000000000000040000000000000000000000400000E00007F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h282F4000102633A240431AA4007F6A000E29220100008002000008018000110631800B1FFFD8A92B7FC0BFFB7FFF0002DEFFC08D451910000000000000A8000000000000000000120000000015000FFA903E000000C210D0240000D4043FC4003080001040006005005008210400208019C10D27CFA87D87FF07FE59FFFFA005627F8B80148C0000000000000800000000000000000000000000008005020FF801E8000020BA82CB084002039F3D6000001000023000100280080821040011449FC03341F3FFF8FFC00000BBFFFF40096AFC00004B520000000000004010000000000000000000000020000000E097FA57C00000001020A8010809009F9BE800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h807820480400000100300421082004248F604C801C7EFFE900120093FFFEC002EB800800169420000000000400400000000000000000000000000000003C4FF23E0000000A2A45C2000221020FC7F8040038D2C000002000A01C1041000004008DB97A800FCBF8FFFF4901F7FFFF200A7600B60005C200000000000000000000000000000000000000000000404F0BFEEC0000000404220A280010452343DC80608460000A00500000141C4208410020CE5C261013B07D32FFF42035FFFF0003903F54000AD402000000000000000000000000000000000000001000200C4FFE8100000000030681280551219031EE000000000000000500000E1C4208410800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hE6472A800EE0F515FFF10057FFFEC00845FF640055B00000000000000000000000000000000000000000000040004F7D000000000100898497250202107DF0000000044400102680280C184200400000E778CF0059C9F947FFD20077FFFB1024D3FF64002A9000000000000000000000000000000000000000000000000047FC00000000000178944800549804FEF4C004004800002949401002088200420820F3173C0005654215FEE801A7FFFC40C2E8FF08002BA000000000000000000000000000000000000000000800000007F0004000000002800726210164C2FF4F00000201200014022004000000804208002FA98200A6C0AA8FFFF502E7FFFF033D;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h2FFFFFE34002EEBCFE1BF69FDC38007FDF7EBF7E0200C0018EE9D4BBFFFFFFFFDEABA6B111502A7AFFFFF6C0255DAFF50405E21BF7FF39E014D7FE1EF9C3F4BA03FFC0D88FAF00208280CD0000D2C0E76F7F9BF87002CBB4AC7D7DBF4BF2003E5FB37C6F4D285CA47A9DBEEFFFFFFFFDF795FBB8A85455AFFFFF7F74B55ED2BFA002DFA6F9FE3BF40D47F81FFFA1AB1407BFFB8F5F6610DF19515E0000E0C18E9FFFF3F83C02A1697BFFFEBFDE7C016FFFB176B7F640600369AD7E7DFFFFFFFFFB4F56D52168157EBFFFF7602D55ED7F8815FFBDBDFC247908DFC5FFFDF0E82001FFEF3EFF2CE1FE1C30680000B802132FFFF99F8F004CBACFFE31FF983801D7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'hFF78BF58F009BAAEE7D5CCB7DFFFFFFFD7DDED7E025C2ACDFFFFFDDBF2AB7ABF8012FF9BFFFE577C147000CEFEFFF00000CFFCD8BD1B83FE7300700000250C0D57FF1B63C3C00A5C6AF47BFF422907B7F79EDFAE7C2F372938F7DC6EDFFFFFFF6AAEDBD521521537FFFFFFB15955F52B283F5F8CBF7C70BF6FBFFDFFF8E65080010F3919BC6787BF818260000077115D9FFF825FF8F000FCC06ABFB953E61E787F6DDFE79F09B39D6FFBEE37FDFFFFFFBFFB6D7B504D0592FFFFFE7CA06ABA558100BFABFFFF01BED39BF73FD99C5834039977F1F0EB08CCEE768000001E6BFD97DEC097161C007F403FB65FC3DA3E15BFFFFF47F7D3F7E61CFC4EED3E7FFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h6B56DBADDCB0A16DFFFFFFD7CA157FB580032FC97FFC6357F6D7FE3FC111085B0E4FE7BBF1CC10915F99000018BDB963F7FFE209E78707BFE0CB40AFE7BFFEAF7FDBF467CDE9E7E63B5F668B6EFFFFFFDEFDBD5FABAA82C9FFFFFFEA884ABFE78808D7A2BFFC70CF650BF7FFF2EC0047D09DDB87CBE84210639600008E8A3FA3F7FFAC1C0B61017C415B8056BFFBD75BFFF7F23E5EFFFFF3214BDB4BFFDFFFFFAFAF6AAB7C681036FFFFFFFD812556BD95027F90FFFE20FE0F45DFFF956F8033D19F322F1DF2C02041E800021F8436FB87FFEB0182F8C3E753A2C0036FFB947FFDFEFD27EF3FFF8F03AC5816BBF7FFFFF6FFDD5DAD6C02B2FFFFFFF6A442ABF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'hB0011FC05FFCFFD80E2BF7FE9F98000FF82EFF7F1CE200000E300004CE0C17480FDF5F5070162B9CBDB1F8850FFF02BFFFBFF70FFB9FDC4FE7ABD9FBDFFFFFFFEFD5AEAB58FA000DBFFFFFDFC511557D8882BFD2FFFC76884BC37FFEEBE00103FF7D34FCB6D6C0080DE00007EEB6BC4DAFFEFAE0981D8EAECDA7FC00B7FFC3BFEF3BF3FFEBF7FA9FF173EB4ADEBDFFFFBABD5B56F6A4427AFFFFFFFF3244AD7FD60037C1BFF01A420549FF7FD3800046FF7BE5E12F0BB00802C0000F34FDD2E6FE1F66F81F07E7BFD0DA5E801BFFC0FB9DF7FBFFFCFBFC7F719F7CB77BF7BFFFEFD7EEBD6D770146BFFFFFFD9A924AAF2A8157D15FFF438686C5FFFEF6E92007;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'hFBED1248CD7777FFF4800A7FC097AFFED0037F41C4001ED5A8BFC84BFFEB801B9DCF47F7F9F41FDE9033FF03FFE7B5F7B4FAFEFDA47460F80048103C480F8000C4169AED747DE9010012A7BFFFFFFFFFD7192410B2DEEFFFEF8735FA842EF3FA8403FD0380903A02D1BFE023FFFEA072071B074F69F21397109E8783FC92787DF7FFFE2F79FFB71800202A2BF423F000443E89577FFF34A040805AFFFFFFFFFFFE8C80819D557BFFF4570AD562154DFEE009B7C278401E51C9DFB00BFFFB48E7CF285FBBF8FB9F261F4786CFD346AEEBEFFFDFA47CFFD1A84000001FDDD4FC003DDEFD5BCBBFF3251005157FFFFFFFBEEBCA0A2056AAAFFFFFEC8BBFA042F77E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'hC8037F384D101E81D6FFE023FFF7D1CEDE513F6EFCBF4EAC17C0E6C1A95F85E0E7FFFF3FF3D7B7F090000F5F8CF67F0800A0882D365FEFE82008AAFFFFFFFFFFFFAA504144557DFFF520E57FC0115EF69001FCF819403ED3C0DFD00BBFFD4B6CF5A07CAFFEEDBD7A8BC4AD735F0FAFDA87FFFE93FFF7FFF9C00016CF817D1FA6402A81ED4B73FFC95012ABFFFFFFFFFFF7F2840449AAD7FFFB68B2BFA084A1CEEA413A090F101B05A5FFF003FFF78EFEA281F8E9FCFCFDF165F002FF669FB43023EFFD39E59FCDFB80000C34137BE7CC000563E3C1548EB540895AFFFFFFFFFFFFEA0293A2557BFFFD99C2BFF0026FBC3401A04D61000FC0E0BFF819FFFAFDFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'hE5C3F616FE7CE5C5CA204C7AEFB78C1543EC54E0EBABC7F5800007660135E1F20020074200F1BF3EF524CAFFFFFFFFFF7BFEA00009AABDFFFEB8385EA004156AE2210BADE3401B21EA5FE005FFFFBFFFFCE7E50F3F3FD98FD2109C1417F6B1882DCB5D9694DE3FBE000006CE407E74FE00C6050206C35FFFE8A9BAFFFFFFFFFFFFFE080914AAB7FFFF6C7D7FD18156DCDC401D6EFC202F44A4FFE809FFFAFFDDEFCDDAC5FF7FEF1F8606DC7637D9B1615DFAFA004F19EEBCC04007805017FB3E8507A87F83A13EF5FB536AFFFFFFFFFFDFF581160B755FFFFEDBB25BAE00116AF621DFA97E000F40D03FC11FFFEFFFFFF31FBC65FFEEDC1FAEE2F32C02BFAF80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'h2DF9BB89DCE72FFF5800AE803521BE0FE4C410062E1B60BD7D5DDAFFFFFFFFFFBFFED08975BAAFFFFFACE4AFF50044D4D4003EE5BF002FA0F8FE15FFFCB3DE7FD8FE7B8E1FBCFCFE7FC05444017F8F0C23FFB6D22F8FFE7DBE3FD60017006813E8A00FEC5C9C1937FFF5ADFFFFFFFF7EDFFDAF450AD5ABFFFD541857F502113EF6E0CFBC6F800B41DFD00BFFFFC76FDF1EFF7B11E6FAF578438025497A47A4862BFFFF7C3C3D2BBCFE6777036388489CFE948101D1AE5FCBDFFFF5FFFFFFFFFFBEFBE2D1559457FFFFFF692BADE20448EB001F64BFF01B16FFFFA00FBFFBFFF7D9FDD621ED73C3F0E21C11B604AC0C20EBFFFE1974110AF6FED6F11380603C7F;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'hFFEB81D1F610F6027B00001BF6FF4DA79E0F77BC0DC1F9F5EECF3F4017AC47FEA7BFF87D1AF7FEFF0188D4DC6CE7FFFFFB5FAB4FF6D90051DFFFFFFFB0648AABB000AFC5BF7F94400541FEE3C590C0C3BFC533A3F860339B7600003FBFFF99227F1F8CC707F03A37EF752D7898FF807EBFBFFC7E83FB1FFF0201253FB2BFFBFFEFA557BBBDD9080BFFFFFFFFEC8021ABA9205FF5FFFFFAA285C7F5C0FE00001D7F8A28AFF08211F5DC0001FF9E0F4C7AF7FD5AB380B00F8DDFEDEF64203FC3FDC3FFDFFF18FDA7FC03DADDB4FDEFFFFFFD4BFAD7E901200AFFFFFFFFBF6A846B2C8037CBFFFFEF5C0703FEE131002007F70A58E70281817D700001F4385DFAB3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'hCFFF88C6F98703A2FFE34F6C95FF87397FFDFBFDDFFF19FC079CE3799DBF5EDFEEAD5577BBC00803FF7FFFFFEFC7111554401FEFEFFFFAD243E1F4E024045007FD32B3C203A00155400003FE305A76EF97FF273B6C02C0E0FB58DD95C9D5876CDBF775FDFFFC3E7C55D98D0B027C7FDFFF26EABFD5614411FFBFFFFFDBA4A45532A02FDFBFFFFFD08783E5202C0142B9B9D46BD60828B84F800007F98252FD805F97515DCF02A03A33D73D8A075F8FF53BE11DFCFF773F7F37FC2CACE7FFF3F7FFDD5FD7FAB00185FFFFFFFFEF600909E8005E38EFFFFDEE07A3E8E00C80106E72248BF41A780013000037E184BCBF580FD9F93E5167580F9E78C77586F89F95;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'hE7FE7FFF2FA3DFFFB980D2180FEFC7FFFFFAF6FAB6D28B42EEDFFFFFFDF52025AEA03E409FFFFEF44781C195DE41543FE097F338626E00DE00003FCC069BB3CE2F9D9CB06E706E03A7D7A3E8F3747FE6FF53EFFFE799FFD3F4850D46B39DFFFEBFEEBD5DED6A80D5FFFFFFFEFFBE9C9111000BE82FFFFF5C0243F01FC884B58FA7E61A9820BB80AC00007F0407F335FE62DFFF07DF18EA80F8FAA8FDF07FBFF15FE99FE7FFE47F48FC038FC0E92CBFF7BFECD6BFD6BD4901BDFFFFFFFEFFC205EA40FFF05FFFFFF101B7FA943520D56F225DB5C0CA3404F00001FE60461294FF8BC5EA4FEEFBCAA03A39FF3E74F7EDD1DDDFFFFEFFFBFF267E074AC3A6FF3EFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'hFFFF7FEABAD49076CFFFFFFFFFDA4301918137E12FFFFFAC0EFFE1A07D4937EEBC9C39A3BE4A0960000DF86178FBC6BFFDF786CBAFA9B8B80EFE7B9BAFBDFCA5EF6FFFA9DFFDBFF5FF8E9A201183FFFFEBFC6ABFE55DA006B6FFFFFFF7FD706384205BF06FFFFFD47BFF89B023647FFCD06CFD0FF15E0B80001FF1004D940C5FE81EF7FFAB4BBFFF01B33FFBF961DEA0FFA6FD4B7EFFF0EF7FE7C0F87A74EBFFFAFF7D6ADABE5017DBBFFFFFFEF7501D02000FE957FFFFF1FF8101A2E597FFF9E9D3FE1B1EFB3E00001FC30379087B607810EBFF7F483F7BC054FFE4FF3DFFE177FDF5B6FFFBE477B3FB00FC5A93EFF1EEFDBFFF6D7B540BDFDFFFFFFFFFE01F;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h3C000242C000F8957DFFFEFFFFFFFFFDEFB484259350ADFFFF5B4E95EE400123F6707F9A5FF00FFFC577FA04FFFFFEF739FFF18719FDCBE3DE31102AC512A411D7FF9F8967FE33E77F3A400100181F3DBFC547AC1DE383CFFFFFFDFFFFFFFFEFFBFB7290A51557FFFEB68A4A87A00089FF900AE8BFF81EFFD84FFC1AFFEFD7FFF5FFFDA7778F1783ECEA18620AB63E894AFFFFDEFC17BA0FF7BE608000063F7FFFC4B000010F42402EFFFFFFFFFFFFF7DED9187412A4B5BFFFDB791732C28123FAAA57B6EBFEE790F21FFA01FF3BF7C3FFFFFE284F0ECF5BF95025089C9F622F0BBFED79BCAB950FF7FF608000071FDA76FA50006B1D0AC27FEFFFFFFFFFFFEF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h7BFA6AA16185477FFFAF8B44F57780497DB014E93FFC6FC0D45BF402FF37DD82FFFFFF49BEFD5F65C102FDCC1F3608170F7F8BB84F1416FE67BB24400000FFE7FE7C9000103A7A4FDDFFFFFFFFFFFFFED754940A1438DDDFFFDB580F36D58805BA8097B3B7F0EBA07A2FFA08FFEFFC4AFFBBFD665D10FD31C303CAEE63F7C8EC59C767F21FC7D17BD7E4E750002270D7FB9F80224080481D6FFFFFFFFFFFFFFF7BF6555142223777FFEAB1A7FB9554036C004FDD5FF7D5D06C17FD057FDFFBF3FFD7FC3677F8FDEA08304ACB8077106E9E7CCFDCE2FB5B1C7EE5FBA00040CF3FEFE7E00DF963B79C27DD7FFFFFFFFFEBDEB54C08280C8BBFFFF5A087BB7D2801;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'hD005FF703FFFC5B0592FFC8077BFE03FFBDEF9FFE3E5329E09405E6E8058FD6E47FC3F1D39B7CC851D6FDE400017DEFFF5FFF0180780F301BFBFFFFFFFFFFFFFF7DA515282309EEFFFFEF813DFF7AA61804B7AE57FFFF7E07B0FFD06D67B87FFFFD5F06FD79287BC710902770036BFCFF76C8C01CC6DD23FFEFFF6800005D05D8BFBFCFA01908540F7FDDFFFFFFFFFF77DB5520404022EDFFFFDACABDFCFD0018025BD39FFFFFBD079AFFC0259ED87FFFFFFC8D7DB2127E0CDC0C1F2000BD70EFE81C340120F6C9BFCFDFDF0006AE48C07849EB400499EB9DF7EFFFFFFFFFFFBAFD5DB5140009775FFFEFA07F7F7FA218002F53B6BFFFFE87597FA82FBFD3B7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'hFFBBD1AE847057C105C421E80000F607DFE1D8700083F788FF16FC54384AD01B1DFFEFB100961213DFBEFFFFFFFFFFFFF6EAEF08250255FF7FFF7DC1EBFE6E1180257D7D95FFEBD45DC7FE83EFFC5483F5FFD77CF2F0538038B8C1D000004C0D87F9CE0400B16BE4F9AB759E29C7300FF1FD73E003AAB91DFB7BDEFFFFFFFFFFEDD1D4529A000B6AFFFFB6C075FFFF458005DCFC1BFFA3947097FA21FFF2FBE6C1BFC5FAF363C50554CF06E000001012E7FDCF8C002C3B7BA64C7EF904D4601FE7FFFDFC081BE2DEEB68FBEFFFFFFFFFFBA5BB84204095DFBFFFDD91EAFFFF8180257FF345FE238A3D47FE987EA1E53F81BF3A65C5EB0615DF0F97C00011000F;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hCAF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~113_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114 .lut_mask = 16'h00F8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~115 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~115_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~112_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~99_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~114_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~115 .lut_mask = 16'hCCFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = 2048'hB57FFD6FFEDDF257DFA97A57FC9CFEA085FE6A2ABF7402D3A1F01FE2000000000004F97EAE9FFFFF037FF82800EAC7820024226F8004006F70F0400000000000000007FEEAAB620A8C8C87DB93DD7EFBFFDDFF7FFFBD796BF45AE89BFC55FB2421BF78157FDB012C80F86F500000000000427C1617D7FDFE80AFD600085493C100328236C0000015AD5200080000000000000FFD496BA80BF24AD77BDECFDBFAFFFDFF7FFE7FE5F7D50F4AEFEDE3FDDE94FFF4555FE000B4803B0FE4010000000012FCE27C0FF5BF02DDE600017C0DE00009221B8004012BBFF0A00000000000000007FEB6D4100F8F198AFCAE737BFBFFFDFF7FFFF8C39F607E350FFD47FDC5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = 2048'h21FF940ABFDC012E407C27E800000000000B179EC9FFBFFE20BFE38010B913F010048017600000B5EAA900000000000000000752EEBEE20FB527B4F6267FDBFAFFBDFDD5FAFA27FFC5ECA87FF59FFEB845FFBD0A8FE2807D807A0B8900000000003FBCFF57CEFFFF8177E1D1845E4FF80020220BB000005BFFFC100000000000000006ADBB5031068AF2E8BBCB4DBFFBFFFFFFFF7BB08BBE32BF22BFFC4FFBC4017FFA85557E002F813E11E00000000101FFEFE03C7FFC4E809BDB28A25EA3F40004235FA001140ABFFFEA08000000000000055EDD580803EA5B5EDAD8FEEFFDF4807E7DFAAC477E8A57B45FF577F8E5547FCE06A5FB242F403B0DF280000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = 2048'h07F7AEAE76C1FF00017FF55A544F39FE00002000000000000000000000000000000002AAF3401A03F5F6FAC77DAFFFFFFFEFFFFF7B0C0ABD40EE097FECDFFFED015FFD8313ED810B917A03D4000000013FFDFC2495CEFFE0F15DF190021E547800020000000000000000000000000000000005555E802081F55DDFA2FBF5FFFFFFFFFFFF769E062B03F8167FD8B5FE562B5FFF08473B480FA08F05F1200000006C10AE5F0767FF7E1DF7F17C04768C3E800AA000000000000000000000000000000006EFFA001942FFF776E01EBA02D57EEFFFFD7F0D55F67FFE21FFEFBFFFAA91FFFE8493DDA597C00F88F4800000000004AF2545B6FF5F073FF8DA021DC78E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = 2048'h00040000000000000000000000000000000007FFAA00D000FFFBBBDFFBEFFFFFFFFFFFFFFE87FEFE8BF215BC34EFFDDD5ADFFEC1015EE00BA00686792000000000090E6F95E7DA3E51E1F4F600878FC740024300E400000587EB4480020127ACFF7FFF5E400122807FBFEEFB7F7FFFEFFF7FFEFF700217EEBFFC447FEED7FEBF917FFF4421DD5403F04F816C4000000000123AAAA7CF7F9FC0F7BF1C8001A36108002801D90000023DDEFD00000A077B21EFFFF18A065400BFF77AB20AFFFFFFDFFFFFFFC0088AFD4BAA3BFE14AFF8B552AFFF40207EB105C0A5C67C880000000000BE1392E1FF6F50BEF6EA00145FF040081002D6000005DF6B5700000051AD;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = 2048'h85FD05FFEA8005940201EA8000000000DEBEEABCFFFFFFF016BCE0001E97708028102300000803C0010001A81FE0FFF81BA0076FFF680008915AF9954AABBBFFFFFFFFFFFFD7FD7BFFDDAFFFFFEDF9FD0FFABD7FB700AAF480837C00000000007FBA82E0E3FFB7E833FEA4000FDD7800054001E0003001800400000078E01BF01EC007B555E480254AA2B4C01A257AFFFFFDFFFFFF7FFF777D772BFAFFE5BDF697F83BBFFA802AED46C8AA8000000000FCDBA1503FBFE00417FF52202BC2BC000004204700100280010000A073F0256007400FDFFEB80022A05A6A7FF533BFFFFFFDFFFFF5CFFFFDF7FBAFFE7FD7B3F18BFF253FEF8015448662DF0000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = 2048'h8002D0B8757FFC00076E878805EBFE00564501C00040030008000008200000000AC005BAAFE400084AA555401A6B5FFFFFFDFDFF7C6A93FDADE4DFF1FFC1FDE826FF03FFFB602ABB40807AA0000000008253C0B85F5FEF8F49FF5B010FACDF0000008080001001D8FD03F0900000000007C0077FFFE84152902D358824A7BBFAFFFFDD7FFADDFFFD5BBABFDF7F9BDBD14BFD825FECD1545A0280E710000000008018E150757FF7E1BDDF4DC246F03F8000D201C00020036B960000480000000006800FEFFEAA00085546ECB76971FEFBFFFDFFF7DEFFEFAB6FE5BFFBFA4BF3C913FD1BFFF740416F80427A80000000000105E08C7F7FED7877FF5B9013FA1FC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = 2048'h0805A0E000A0037D5AA000000000000008000FFDDB795045029A1B76D44F5BFBFFFDFFFF6FFED7FDAF947BFAFE24F5BD43F38337FDC828B682485780000000000051F17A1DAFFFFA1CFFAE4086D3C7C000010160004002BBD600000800000000000006AF163600105521DAB842D43EFBFFFDFF7FDF7B7D7257B5FEADFC8DBBECC2FFF0FFFF56155B9080FE90000000000005BAC47B3FBEF8072DB38021F563E0020400A0042003BECD28000000000000000005FCFD6C1002804B865B44FF8EFFFFFDED57FFFFBE96FF49FD7BFD18F5E807FC60ABFD840C5A82C83F40000000000090F9A56D9FFFFD13DDA6C00AFC90D0002100A0002870DF6390000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = 2048'h000007EF6FDF00485490FF99F2DD7FFE483DFF7FF7FF7171FF73ED3BF855F8C9ABFD887DFECA02AD10F0BEE000000000004575C43EDFFEFD05FFB668029E387A0010205A000001FFBDC4000800000000000007B7B563500502545F57DB3AFFFFFFFDFF77BFFD1535FF0BFC95FD38EC92057E206FFF8500A3C0E4175800000000000880BA159BFFFC015F8B40134D2E08004020568008004EEB40000000000000000007EEEE95801288A35A3597FFFFFFFFFDFD5FFEDCAAB5781BF55FFE6CFB5853FFC07AFFF80A1D80E85FB0000000000051FAE85FBFDF7E40F7614201B45B1A0008013E000000AFDF42800800000000000007DFD42A440571042FCF6F279FFB;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hFC0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = 2048'hA7257896FBDFE080BFFA8A03FB5E0000001522000D7800F00000833800200B80180007FFF80000009083DE2FA7F6FD70FC07FFFFFFFFF7DFB35BFFFFFFFF5ED71BE06FFD45017A14144390000000000086DA631FADF6F0F27FC5E401F0FF04080099600003DC0240000001F001C01EE01E0007FFF400400100239F7FE3BFFEFFFFFFFFFBFFF7EFD70CFFFFDFFFFEFFFF8FEC9FF6C350F52002A770000000000091EA3107FEFFBE33BFF2B041FE7F80000007A02000AC02000000005803E0FFF81F8007FFFA00000420078F7FF7DBF53FFFFFFFFFFBFFFFEFD75FFFFFFFFFFC76BBF057FBA4A8FA940203D000000000008965598AA3FF7EC6FFE2C8007CBF8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = 2048'h24016020007C03000000006001A0FFF83FC007FFFE0100008A03823C93FF5FBFFCFFFFFFFFF7F777BAFFFFFFFF7F7FEFAFEE1FF6E015BB42106BF6000000000080EC3D05FDFFDD81DFFF2024D5C7C0005A22C300002C03000000007801E03FF83B8007FFFD080002200240A75EDFDFEFFFFFFFFFF7ED6DAD75FFFFFFFFFFFC578BF0B7FD02A21D940083D0000000000082CD2D07C2FB6FA060F1D419BD6BD0002102A300007801000000C03801E071FC0F800FFFFA4000100A84926CD1BFFDBEFFFFFFFFF6BFFF552FFFFFFFFF7CBFF73FF05FFF925419011175EC000000000088B299837DFFBF409D7FC8047ED1E80060816000001002009480007001E000FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = 2048'h078007FF7F0000088141240216EFFEFFFFFFFFFDD9DD56FAFFFFFF7FF7FE9C4A97FD2BFD74085ED40605B2000000000081688AE1EAFDEFC00FEC28021E2CF4001108A080000803000000007802E003BE078007DFFAA0004022909219D5B7FF5FFFFFFFFFFFF7FBEBFFFFF77FFFFF5F669BF46EFEA8201ED21006F00000000000047F0CC1B97FFF501FF235008FBA3C020040E000003401000080003801C00DAE0F8005B55F80000040B02945355FFDB7FFFFFFFFFFFF6717FFFF7FFFFFFEFB7E97F5D5FFD00057AC450BFE0000000000815B4681EBFFEFC04B48B2004B2B1D0100040040600803C0040000D803A01A1C0780076FFEA0010488200282A807FFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = 2048'hFFFFFFFFFFFBFAFFFFFBFAFFFFFFFF751EF9BBFD7800DF690F84520000000000803381C0F97FFFE03FFE340025AF84000000E200201402F80080004003E07C3E0F800DB5574004002096FF482FFF7FFFFFFD7454AD5E2A027FFFAB7FFFF9FCD56FE5D57FEC0457D50807E98000000000803C7C3F07FD57F807FD02001B62C3006120008020080340000024A026E0F8341BF006DFFFA800231405FFF547FFFBFFFFFFFFFFFFFFF7FF7F7FDDFFFFFEF64A17FADAFBB600AAE2886054000000000088FFC5A17FFFFFF005FEC0801D5FE100000021A000100380000001681FC07EE80F7007B555D000044ABE4EC017FFBA77B57D9D5F3F556F967EF7BBFFFFF59DB6;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = 2048'h92880344654880057EFBFFAFFFCFFFFFFFFFFFF8000000000203A412A1F7B77FFEFFFFFFFFFFFFFBEA0125FFFFFFFFFFFFFADEEEAAF0C000802B8000000000000154037ABFEF5039FA9803DFCFC000100AD007FF79DFE4000AF5FFFFFFFFFFFFFFFFFFFC00000000004048495FE96FFFFFFFFFFFFFFFFFFF288296FFFFFFFFFFFFF97F4AFFF41400B42B280000000000C68150D4BEF7F04DBDF208FEA7E001010D0800000000000000000000000000024924BFFC00000000001194A2BFFFFEFFFFFFFFFFFFFFFFEAD32C2DFFFFFFFFFFFFDADFABAADE8800544E000000000000FA3448BCDFFFD027D658003F11D0000081400000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = 2048'h00000FFE0000400000004A155FF48B7FFFFFFFFFFFFFFFF54802AEFFFFFFFFBFFFF13EDDFF70E4025C17D000000000002D40E1F66FD7E803B56E015F70F0010006AA000000000000000000000000000000000FFF00090000000A2448AFFFFDFFFFFFFFFFFFFFFFDD340137FFFFFFFFFFDFC65FB32872F0000011480000000000F0A3105D3FFDFA09FDFC808FC46800528160800000000000000000000000000000000FFF00000000000052945979CAFEFEFFFFFFFFFFFFFA492D6DFFFFFFFFDFFFFAFFEAAF8E25000023C000000000001D07A2BFD7B7F00FFA6C0153A63A000852AD0000000000000A00000000000000000007FF802000000000702FBFFFFBFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = 2048'hFFFFFFFFFFFFFDFE91915FFFFFFFFFFFFFE057B7223F6A80040F900000000000FEF9ED50FFFFF801FF050056CF0900100358807FB6B48C0020FFDFF80000000000000FFF810880000000714F2BFFFDFFFFFFFFFF7FFFFFFF2A66FFFFFFFFFF97EFDD6FDD9B57B400A013C000000000007EF9D67FE9F5FE00FF60817A6484800A20AA423ADBDFC400150FF7E80000000000000FFFC0A20000000070AFD3FF1DFBFFFFFFFFFFFFDFFFC1293FFFFFFF7FFF77BB97B75D43D5B0108DD00000000000F521F0F5FFFFFA027FF0001541E1000200B72017B6B46700007AFFF80000000000000FFFE50000001000700F9FFF8FDDFFBFFFFFFFFDFBD79A97FFFFFFFFDFBF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = 2048'hFFDC7FED2D71FA002087A000000000007728E01F7FE3FE01FFD8009F8B704010144C401D6DEF61000697FBD00000000000000FFFD00800000000712F27FFF5BFFFFFFFFF7FFFEFAFA4AAFFFFFFFFFFCFD7EAAFF624C3B6C009094000000000008DD5745DF7FC44057FD82007A8F8200080178007F6BAB9800031FFE80000000000000FFFF2A000208040F88F57FFFEFFFFFFFFFFFFFFF7E7DAADFFFFFFFFFFFFFBE03FDBAE01FA50A087B0000000000012AB560F9FFF0003EFEB0806D0FC2811592AE2049FEFD447F10046F80000000000000FFFF40000000021FC0E0BFDFFFFFF9FFFFFFFFFDBB72CF7FFFDFFFFFF7767DC1FF753D5DD40000BD80000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout  
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hEA4A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h020000400000008120003011B9160003FDCB2820006800297ECD00004B4C432C7D1175D7BD5FEEFF90203FFFF82000363FF0002ED05B400000015FFF4EA55000000003F02FD2A00C0004040000020010000000000000200200004140D6008001FEE6A200012800089A61000569416925F284EE5FD63FB8BF480B7FFFFD80004D3FF0002F6A6F80A00002B6FDC752002000000078A01A3502069006C00608000054000000010001810001B0D07B008001F07080400004002F59628002FDAAA5B4FD09D78AF3DFEC028020F7FEE1418B7F3FE4005D489E15000010FDE9DD0810000008003D12545A420A8A2900000000200400100000000424C000800000002030;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hAA12800001B8001524A000017B5D092C6202FD5FFBFFFF82000EFFFF7910848E1FE80054A77000000000FBFB4A5000000000800F5F26A5800000000003080040000000440000000180000000000020000000000002D00000000000036DA3DBB4D409EF3FDE7FFBE0B5C9FFFAC0000AFFEFE400AF108200000091FFEED500000000002007941E9A80000000000408000000000010000001004000000000002080000000000240000000000000F14ACBEC6407E2FFEFFFB7F85DFFF8080000003DBFF0005E82004800000CBFF67000000000009000809D6E00000000000C1000880000300000400400800000000000000000000000035000000000000F7B316D34;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hA82BBEDDAFFFFBFC04FA2080040005DF1FC400BEA80390400021FF5CC00000000000240005555B8000000000000800000400000000000008800000000000D080000000000150000000000019FDDACAACD40FE976E7FFF7FD055FE0106800013DFFC800B8001EA80000177FFA880000000000382C32A5570000000000080800000000000021200140000000000000E9000000000001A000000000000B7BBD5D3A8027B3E75FFFDBF48003FFF6250004F1FFD4017016ED00000045FFA80000000000000F822B5AA80000000000180001000C0020000080000480000000000114000000000001A000000000002C9EFACBA6301FD9F7F1FFEFFA4103BFFAEA801259;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h7FD002A5017782000006FFE00280000000800C8A0744AB0000000000003000000800000020800402000000000000A40000000000026800000000000B7A467D74802F71FFEAEFD7FD4023FFFC010009B5FBA000004AAF4080009BFC000400000000006A2801FFA6000000000010200002000000000AC00001C000000000005A000000000009A000000000001D94EAEF7CC55ED1FFFCFEFFFC415BFFE4F40033753F48001A837600000047E00020000000020685F200F7FA0000000000308000400000C0003690000A400000000001200000000000063000000000005F6AB557DA807F48FF7DFB1FE9002BFFFC31004AFEFFA000FC29DC42800297804A54000000;
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFF0002A420000000137FA600011000886F2FFF1515BFE11D7000A860A888020650200092908EC0080400003B868421B98010F6945A65DB3C79F2ECD37295B79C3DD857B6FFBAE0B0057FFFDD00040BEBFE400550A008000004FFE82024000A22B87B78EAAA7BF407C01850D8545D0004CA0000A445CD2C08000100174AA350784008F58C38C75F3CF9F1AFDF36E427B46A905FE2EBDFF10802FFFD004004170BFE801A42000000002DFFD80000004047F1EFC597FDFFB0412078807878068002898000099BC7E8040000001C857040282108E56B3CD7DD3E79F36E5BBEC51587B8EA2F797FE5FC404BFFFFDC80134BE9FE1025840DA80000027F48148000152A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h977F36555FF5ED0000A83C04702AA128312040EA47C4B54400000027D7A118145000E4CD3AD2DF3E79F3EDDDB6FDD229F720DFFAF7F1FE2C01EFFFE8200436C3FE800623895000004D7FA0800000009FBFF95AAFB9FAB694027C445840640015AA1041444FE7DA1200008024C17980502900E4949237DF3E79F3EED7AA5DDA2862E1B7ACFCD9FEBE3AFFFE42002895BAF8000200B700010012FF020000052A355DC6EED04FFD783008143034007A220A0B9A0028E7E3798200002012A1D0AA842A00E626B40BDF3C78F3E7DDB175FA2F5A816D40FC7C7A2FC8FFFF8B4004A7C7FA0000014950000057FE0800000040EFB708B5D7DFAAB5401228343006351404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h76C0204317A3F54200010001617AA0149801E6ABB277DB3E78F3E7DA8E64DA2B2F40BFFFF4363CA17AFFF4F000749EC7FD000020B700000015F8002000002ABDFA72EAA82DF5DFAA04021E001606129409580089E3F1FCB08000005011FC5800140047AEB12FDF3E78F3E7CDB54CDBA75D40FF66FC1F0E41DFBFFF7D400AAF09FA000B409AA0000093E00000000241D7E58BD557F31F2FF442100A00133B1D40DC86115E93F8F45580002002A056280A0A0067B26317D73C78F1E7CF9B74A9371A817EA5FD0F828073FFFA1000105D87F00154096E400001270040000000957E48F6AAA80CE0BBEAD00A080114169123455008A7B1F8FCD42000000C48D47540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h9C0047BCA08D9F3E78F3E7CF9F2AF365750AFFBBFA27D0411C2FFEF200115F9FE0002D105A800000580C80000015EFF195DD557FFBAFFFE6B80510220F8B8C044B4C049A79E8486B0821510090FC5A040800872EC9F75F3C78F1E7CF9F32D9653517BDABFD13E4807721E7D400005B0F0002AD413E000001817E00000003FD046FEAF000041F64B00200000D0A8EC80785FBD05B38BC7E3480000006217E292294080736824BDF3C78F1E3EEDF3A3DF740000017F15DF13FFDC07F2003FC008000003FAA002F002400000040000002FF02AABFFFFFFFFFFFE80020000000000000400160000000008E280CAE43C8C0E0EE9C300071C0000000040000000038E2;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hF400000800030000A930B0000100000096B76F6ABA27BE12A0008FC000A4005BADFC40170022B5000000542FFE00085AEA4000000000008000000000001220002010001260C4447487000000000000FDE0000002000AE000CB2A44000454504189FB5FA77FBFFFC0000FFD80C208002E37FA002C0817E040000046FFF8047F0FFE800000028000600000000000408003012000030000000006000000000000F6F0000008000E8003ED28A000115500008ED6AF5FBFFFFFF817FFE80FFC84016F2FFA40040295750400015A5F802B54C37F50000040000020000000000040600008B000400000000060000000000000FF7000000900028000CAD9600049145441;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hD1FF5FEBFA57FBBF807FFFFFB888000F27F88080952DCA400000B5FC05FEBFA0D7E4000200000000000000000080400014A0008E0000000152000000000001FF2000000200124000A669A00029B7594015CF5757DEEFFEFF900AFFFFE350003EE7E40007F0AB90000001AFD03BD5E5003DFA002A8000000000000000004000024C50000000000000BC0000000000007F8000001200048001AECB60009B54452DEB995D657FDFF7BFE0000FFFE804009B7FF80057A416C40800027E076EFF12A0177D02B002000090000000000080C0040760004800000003D00000000000023FF0000000002A00034A79A00041054105AFE75EB1BEEFFF5F94021BFF7B68015D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h7FE0022FF2CF52800005F2355FABE95005BFC0185128001800000000008000020100010000000001FC0000000000003FC0000004000C000B251490007A945525D791EDC0AFFFFFFFE0040FFFD280000F7F80003B4A16C800000E0BFFAF3E440400A0040284404004000000000000000481A0030000000002C00000000000001F80000004000D00036D67D00141355955AEA3D9E1F7FFFEBFCA003FFF601000BDBC000067D2E99000001FFBD77ED4AAA800005804208A900200C7C70000808004160001003CFE0604000000000000080FC0000040001F00034CD140007B544305CE42FCF2FFFFFD7EA01DDFFFFF20062E7000005EA0DEA80000AFD7FDAEBE1100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h0020720180204A0003A3C7800100000402800349C001F8F890000043D0FE200F80FC3488004C00162478A00089154995DF21FA5DF7FFFFFF94017FFFD9900119C1A100BFD32F8000047F6F5DF6D7488004817D24509000520810010000010014024006800800002120000063F8FF00078E018000001C000E5C20800268846545BD406CBFFE6FBD7F20135FFE402000745FF00056A454500001929FFEA4B290003F801F094500014000080060020000000880000004000400B00042C1F4620007DD6F0440001A000B946B0000A92D51B4FC82B35F742FFFFEC4017FFED240028BBFE4003D85AF90000025FABDFBF0220280000FC1501502740404084000000010;
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00322EF0A0795400000100000220000000004000050400000800000000025F00010008000BB180000000003DBD5AD64C823FE0FFFFFFC7FC811EFFFD8C00226C7F80095A92B70000009A03CD280000001041F7FE002D4C00000000000C1F9E2014EF004822060000901A8FE3F8FC2C0000B1F17216D428EBA71EBA9EA826CB4480FD40FFDFFFA0B9002FFFEFE2000BBEFE0002BA55EC8400016427BA000000000506BD5F740D76018FCA94401000202010000000D1040000000985B28910350022F8D96ABD332B9A59F742B63F69953C8AFFE25FCF7EF80A055FFFDC88001571E000057A8559090006A2FA10A0000002B85FEBFDD103F01FC70D0910A0002090;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h3008000B494500000107834140221F8001F9BD8595316BB6F5D4BFA52FED925481FD43FFF7BFBE01012FFFFFC2004BD3C00002F0556C94001B8F8F4A4000000042EABEB77C00402C464D4A800020105111000004A8A000000000C320A80A554001F92276DC91A5BEF913183E79FFEB0C28FFC6EFFFFD7F0005FFFFDC1000A57E0140056D05AC0200295FF5650000001E17BFD7FFD5000293E38782E410001C0C0800005285122000001561D204000EE000F95AA59D64E8BE79E5E3A1697FDF6C83D513FFFFF7DF87E07EFFB1C4030BAC1EC205C84AD90000F8FFFF000000006144EAFFFFFFA00FEFC681208800001828080000072AEA00001042C568D1150BA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00FDFB555C3AEDBEFDF21AF75A51FF6CD5FF86B7FFFEBFE1FE0FFFE590009C5FFF800BDAB3B2000003DFFD250000008C08DFFFFEFF001EBDA3E28124180809A40008000534D20000100830D9021042E0007C9CD6966A6FBE69B7C38D5E75538EA1D533FFFBDB7EA87FFFFFA00804A69DFC800BC909680000087FF58000001070A27FFFFFEC2804F6F20280430400079E002008038332A00004054A5EE8C00752003C92542D65613EF9E348155F63EBCC1CFE84F7FFFDFFE21F5B3FF3D007917CFF4002E84BB4000003DEFA540000434A117FFFDBD7E6831DB920032148040281420001006B211000020020552A0141F0002C9AEB4B27EF3E79B78E85367A1284;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hDFB51DFFFEF47FC803E0401E802EDFD4FF2001CD15600000057FF48000045510A5FFFBBF175F0177E08000D0A800111E12010002160C8000200049782A4163F8005CE0A4DEEDC73EF9F26AB953EF15CE1FC63BDDFFFF1ECA16FC080002BE9A6DFF4003B22B8000000BFFE129000182250FAFDEFCD6BF80EEB3A06131520244A7320100112E1B50000800143A150855F0800CFFA6BBA1DB3E79736EDF6EAB97BEBF340DFBFBED8790017FCB00000507F5FA0002C8AA08000006FEF410004510105AFEF7E2A36A803BD88030F150020308800800819C1C0800200102AF14A541F00024BD96A8F5C73EF9F5CED712FF16FEFCE40FF9FFBFC1C8246FFF8600032AF1;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = 2048'hFFFFF6D52AA90480C5355EEBFFFFF7FFFFFFFFFFFFFFFFFFFFA80937FFFD5B6FFFD8D3D4EF8001CC69BA000000000000C0BC3FEFEFFB23F885032D78F800000AA803E00000009CBF7FFFFFFFFFFFFFFFFFFFF90AD07C878060DBB53BFFF55F7FFFFFFFFFFFFFFFFFFDD1155AFFFFF89FFFA0F19176E0028624D900000000000030BDF4B7DFEC07FB3A00568C74010207CA01B00000000BEADFF7F7FFFFFFFFFFFFFFFCA105A019249626AFD5FFDFFFFFFFFFFFFFFFFFFFFFFF6604B5FFFCBF6FFFD8FEA9FFA000DE82DA00000000000012BFBFFFFFFB09FF8700A99E1A0001456000E00080002F5FAFFFFFFFFFFFFFFFFFFFFD4A5D402208114975FFFFD5B6FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFEC0094BFF7FF85FFFA0F5155FE8007915708000000000003D01E7CEA7FC037F81801AAB0D000003AA40FC60222000E3DFFF7FFFFFFFFFFFFFFFFE20A401582004944A28FFFF7FFFFFFFFFFFFFFFFFFFFD2A1277FFFD6CEFFFDC7BC1FFE20028C15A00000000000093469877FFFE80FFD000568585001018ED20700100200B81800C079C0E1F739F73E73F15128000004257B7EEFFCBBFEFFFFFFFFFFFFEFFFFF6800A3BFFFFBD5FFFE07D1AAED000322C6A800000000000881517BEF5FD047FC8003E0FC2C0040130806A0000001009190C87D8CEDF311E33E73F40A412A00000A7FB117FD57FFFFFFFFFFFFFFFFFFF7D5825AFFFFEF57F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = 2048'hFFEE7E2BFEF50000417A200000000000C6B18F73CC03C17FD0002BAAF1000290E6A031000000051990ECC78FEECFF11E31E23F95080400000413BFA6FFFEFFFFFFBFFFFDFFFFFFF77D4008DFFFFFFE5FF7F77C22AFAA0042C068800000000000E90E03B2FF80003FED100D8170C005005200011090320060980C0F9C0DCFE10EA0CA9FC020520000804BFFD9BFD55FFFFFFFF7FFFFFFFFFFD408136FFFFF7DFFFFF27683FFF4800735B2400000000000A453C1D57BF0811FE64407527C20020029501911144000119F0C18C80FCFE84E84D89FD4802800001103FFA4FF7BBFFFFFFFF7FFFDFFFFFFFF404ABFFFFFFEFFFFF33D0556FC80071026200000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = 2048'hC90B22B3BDAE2AFFF5C002F97C20028216A0091888CA020119CCCC98E60FC84C8CD89FE1028000000203EFD25FEFFAEFFFFFFFFDFFFFFFDFD0A224FFFFFFF5FFFFF17F4BFDF1402444BD400000000000F25143717FFE1BBFF02107CCDE1000402888080040800081980C0C180E0FCCCCCC989FF014000000084BC704FEF5FFFFFFFFFFFFFDFFFFFFB50095BFFFFFFDEFFFF4DDFAABBF0041F8324000000000000D2821D2FFFFCBFFF8D011FA7F0000202550024540010044CA0C3D1E0DC7FF7DFEDBFFF2A00000000003C7AA5FEE5FFFFFFFFDFFFFFFFFFFCD404EFFFFFFFEFFFFF0BF47FFF69001D05AA00000000000A281D2E86DFFF8D7FD74207D1F800104;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = 2048'h53AEAAAAAA186596A955696595955566AA5AA96AA97AA6AA6AA5665555556596559656AAABABAEAAEAAAAAAAAAAAFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDDDFFDDDDF77DDDDDF77775DDDD777DD77775555555555557555555555555555557777755755555555555555000001110055555559999959A22115555556622A898A4A66AAAAA5515455444566A5566AAAAAAAAAAAAAAAAA65996589565499555555540155555569111266A555569556A9A8AA08268145556AAAA65AAAAAAAAAAAAAAEAFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBBBBBBFFDEEEBB7BEAEEE9DED9D77765DDD575555755595555555;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = 2048'h55555555555555555555555555555555555551004011441455555555596624555545592116601A255999AAAA0855A89A9A696656AAAAAAAAAAAAAAAAAAAAAAAA2A6A59A255626555545554801695555684009A6655A5A555AA8A0A00129014666AAAA955AAAABAAAAAAAAAEBBBEEFBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFBEFFBBA7DEB6B7A6ADBAB9A7775D775D777596555655555555555555555555555555555555555555555444400040145555555699559915555556612555888895556AA888899AAA26656655AAAAAAAAAAAAAAAAAAAAAAAAA5A9A559A66585655555555501569555941100AA5995569556AAAA28409A40115;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = 2048'h66AAAA55AAAAAAAAAAAAAAAAFEFFBEEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFBEEFFFAAEADEEE6BEEB9DB676D79D9D75DD5555555555555555555555555555555555555555555555555554510000411451555555556659A5555555552095981AA955986AAA8015AA296995559AAAAAAAAAAAAAAAAAAAAAAAAA6999A9689964895555555640015A655A56400AA955655A555AA888A008A4145259AAAA9566AAAAAAAAAAAABBBBBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEFBFFEAEEEDFF7BADBA6EADB9A6E767767955775D559595555555555555555555555555555555555555555554441101041055555555995565915;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = 2048'h55555A42556488866555A6AA0825651A9AA59655AAAAAAAAAAAAAAAAAAAAAAAA66A6A5669595655555555552000595959441009A955616A552AAA2A402A901445AAAAA959AAAAAAAAAAAAAAAFEFEEFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFBAABABBBDAEAFBD9BADAA79B59D99D959D55559955555555555555555555555555555555555555555555511040004445455555555556A61555555516855981A1955595E68A2269A699999559AAAAAAAAAAAAAAAAAAAAAAAAA6A65666A25669955555555140101599AA1100026A55691A954AAA828006A0115959AAAA55AAAAAAAAAAAAAAAAFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116 .lut_mask = 16'hE040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~117_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~116_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118 .lut_mask = 16'h0302;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'hF4C12787FF59E7A03F78284EE6DF7E7DA421050AE0723FFFDFF50011FE2937DF9FF6A6E0043ADC14AD73BFEEFFFFFFFF000000006777ABCFDBFF812A3FFA8FBF8A200A9373BFFC87FEFDBC119749AF617D44D003FF73C00FFFCA9031846C3DF87B84849A08AD8FFFEB6E204FF0A4CFEBFFFB1340002FA800F7DDF577FFFFFFFF00000015FDFF2F7BF73FA00DBFFE7DFD9480002FFE3FF2B9C740ABF64BE25D55ED5D774DFF0571C56FF80843C131ADFD0FB9482BC61E23FFDEB04E3FC25279BFFFFD46E080795A03AD265FDF7FFFFFFF000000FFEBC40ED9EB3F8006FDE9AB6EE9000557BCBFFD0623C359F89CF083EE857C15D3FE0D7703EFC6C0E1207D5EF1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h65B170039980C87FDFE0B9774E0455FD67F770BC003565C87BDDF6FDEFFFFFFE00000BC7FCF43F2BFBFF401C6F597DAB9C00106BF4BFF443DD027E661E5B0BF7EEDE023FFF0C86E7B7CB236C03AD60C1F79E048FF020819FDB8360BDB91179E6DFF064BC402A9AB90F773B57BFFFFFFF00000FFD73FA87F3E73D800509DFFF3BA900093DE4FFFE80614017DF641EE1CFF7C7C33FFFC867638B410FBE1C1E0035BEFB423FFF583485DE0802F4CCE8441BBFF537260030A754A0D4DFFEFFFFFFFB00000000C8EC1F07FE3FA02C3FB968921400025BFF2FFC000EE0077CE431E7BE1FDFF4FFFFEEAB4244E01FFC320186E93FF9C153FE230401D8142A09FEF5B8AF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'hCFFDC80E004AEAEB0A0DBAABD7FFFFFF00000011D1582EDFF75F80EFFF76D82CA90000C7F97F8000037C0BFB0084507319F7E1FFFFE41D807205FBBA6521EB129FFAA0247DD881C04050481697E07C7D4FEDDFFC00011554505377FF7DFFFFFF00000006CAFC1F6BF77FC1FFFFDA90A2DC00022BEFF800000029F56EB80191CE0FFF21FFFFF3118F0992D61FA3F838A76FF1188BDFFE00002441344BD0BE88D7C7F53A7C4024A0BB05085D57BF7FFFFF00000009E19B2DE3FA3F1FC0F760044A120000968D8001000009EA9FFD8A6F7E2FFFE1FFFFF7F305006FDFEE392EC478AFDDBE11FBCF420001057309367F99FA84E9F210004A1014A0A56FFAEFFFBFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000001DAF65F67F77C3801FBD6038A010001FECA73FD2800197F86F7D214EEDFFF51FFFFEFFC804017FBFF349E72D882FC6E2F25E3C5202C15930269AAC8AF8EDF6100002140010A08D53FDBBBFFFE00000001D29D4FFFEE600003FFE01C2000000206D7FFFCA00012DA1ADDAE896F1FFDF1FFFFEFFA00003E7D7FFD59CD3CA9ADBBF4DCA6754800558201BBDFA07D5EBC9081004280005053FFDBBF777DF00000000BC37A7EDFFFC00029FB91A04000101074F52FFA10002157F7FF9E83281FFBEBFFFFFEE0800097D5FFEC01C4F01FBA6E4375B54A53815C3B821FA559D7B7E2004C001C20015509DD2CD7FFDFCA00000001A1753FEBF6814015FFF97520;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h0000000346F6DF6FFCFEA0147DDF8400AEFEF555F7D0000001552EF87F8BE97B00027800000FE76001FFC23100958FDBCF360FF40000000C8BFFF9F505B8819548FD8A9454802000155425B400000390000000178CADBFEFFF7F00DF7FFE48003F7D5B2BDE80220002AAF5B57E4B5CE70016600000776B4003FE087004171C17AF5343EC201020032FEFF9DA04101BA1C5DE64BD210040000AAB8800040003640000004FC9F2FEBFF3FF84F6FFD8800092375AFFE01BEA000154A9F8FEB4660E5800800007C43F2001F6272200422432587E57F5302000426BFFFEF5220104CB4087D2728A0400001556D600000001540000002BA5D2FB5FB8FF0E96F7EE4800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h5AB37DFA1FFFFE8002AADEE5FC5D50413A4070002F00030001FF60846802A3DFBEFBA3F880004671A5DFF97DA22443740BBDF888212000000AA9DC00008003F00000000F8FF5FE2FFDF8B000FFF88401266FFC00FA7FFD400555ABE3FBB4A825628108007C00018001FFF7FF4E204FF5534377FD40001B356277FE3EB812898ADF1BBFA30C0000000AAAE001005F41F80000001FEDCD7F5FFFF00011FFD7A0005DBFC007FF3FFA00055575C7EA69448809FD83807800010003FFFFF411C15FEED9CBC8410008F262743F5C388054624545DD6F485120000000AB00162008F0F0000000578963FBBFFF002805FFF988016FF001FFFFFFF94006ABAF97EAB62821;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h5A9000CC0000043C03FFFFC6002057FF575AC307E41473E91297FEE44008808AA5ECA1D60400000000280008000210F30000001F8DFDBF1FBA03A025F7BD640039100FFF6BFFEEA002AAD78FD740000400EE155C8000004301E7FEE900075A7C0D5465200086BFD4A05FDE974012501412547A4012A000000480000000002860000000570BA3FEFFBFFE0402FFD400016446FFF9FFFFD1000255267F10000410A9B1EA8A0000410061FFFFE7020221FC65DEC7608055A577000EFE0EC044002AA5ED3D680400002008000042000144800000009F6BEFF7FFFFFD20257FFD000747FBA9DAB53FB68801AECEBC000020052A5F7A7B800004001BFFFFE8801A134F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h1E2D7398043F16080003FE9BA0010201091EC8E0A000000040000004080000E00000FFFB7E6CBFFFF7FF4415FFD4000900FFE4994097F92000557800020004908128DD843802100003FFFEF3FBF1066FAB73EEC025D800400000638E48000900A4B85D401000000200000550A200A4D000007FFED7A3FFFFFDFF2005DFFA50007FFBFAD42A05F48000BA30304002204D76F550B5240680000FFFFFC3FFFF30659681FCC149E0800020034BE7B00810829A4A69E0400000008000000011500462000007FFBFFF0D3FFFFE842BFFA8809DB4C7F4060080E2100088000008288B114C3DAFBA93A600003FF37C5FFFFE8DE28C32BFE0639E100248046165DC020117;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126 .lut_mask = 16'hB080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h80803988A08000050001000004002C84000000767A00F73FF7FE480AFBF88002ED1BF600000024000000000511555142D556F58F160400006FEFE7EBCFFFB406858AFFE4DE3000009037001FF0004401452FF282000000948000002000A80806000000AEB7A0BFFFCFFE8425EFE2000294FDFA0200000AA0000001FBE002242A440FDBF9480C0001FE3F9FFBF3FDD99BF677FFC678400000380C0003AE000043D05C24008000012000025008000015C00000001F1FA0F56FE3FF600BDF800804DBFFEB00000000000002CB415551554511557F74FD2140043EFE1FFF9E7CBFD5B7ABFFFCF10002000910000172009009453DF8825400800820000202A0A20826;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h800000BCFFE1BDFFB7FE4845FC8040053BFBFE8000000000045DC394422A815052AAD5EFCC9470100BDC1FF6BC6C712F91B7FDFF9540000001800000B8E00542534F64480000002400000002A0AA010A0000023D57817ABFFEFC8002ECC310027A3F7A000000000086A59F2294402A052D55EABF2F800840A6681FE7D5A8FE05D26FFF7E108000000000000154000003A57E7C800341000200000014545420000000017CAEC1F43FE7FD2841D0D08001BDD7ED4000000000015FAB9D42A380B597FFB5600C6B034050641FFFFFE37FBFECDED1084514000000000020C20A00000C8240010214000000528008001640008000043EFF40FE7FDFFC800F1F6B5008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'hB5C7FE4020001480012A9E60A814340A8AABB200013D00342A1C1FFF796CFB9DE43FE2E010C2414000000C196A8000500000000404400054A0004404020020000000017C2F417FFFEFFD40FDFFF100015F9BFC888000014002FD3D5552808140A600000262F3888A1C221FFF5E759C37F62E03C00218100000020000380000000000000102A1000500141081000221000C00007A6D83FE9FF7FA80FDEF72400179B7FD01005442A002A6FAC20C6A0AAB500000BDE3DF650D2B66FFEFEBAD7EEF8BD5544E2714100000000001E5C08280000200020450000000500000802042108000017D4EC2FBFFDFF817F4FFD12010AD4FD40007FFDB5A02DE7D29410540A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00014AB7F0A53A171E15DFFFFDFBDFD01FA6E9D0028E500000000021DCE002800000000008100008000440000000A31D406804FA67417FBFCBF43FC1FFFA8002FFEFF00141FFFFF4816A7A902CA015200E1DA35FF1F2E2C28E1E3EFFFFFFE91DE1B7C7F1814780000000083CFB08004000400001504008800002908441044118000FE8BD4E43F97FFFC6C02CEF7910013FDF800002F7FFFB8150F14AC00A8007B6FB7EEAFAD1B9C510356FBFFFFFFD1D7FCA1FC00004200000020C121EA00150200200020401425200000000000046190003FFE16D82F87FFC000043FFF948007EB8010002AF57EEE225D6840550015DFFEDDB5768F1C7944B1FFFFFFFFFFB65;
// synopsys translate_on

// Location: M9K_X104_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000495F22FFF540022AA91DEFBF4121F6BFFFFFFEEE080007F1BDFB7B8ED5A43EEB1FDADB8201F6AE9FD055AEEEA7AE7CA100000928002AAA596D77BBBEE230000000B92FEEFF3F27F2006F7D6800000227EAFFAEFFE2800455AAF57FFF5B61F7BFFFFFFE6A28340CFDF7D2F1049F40AD38066F511F2269FE3FF409605A0D7807F00000028900555597DBD8E6EF80F0000001FA2F9BFCEDBFF4013FFFE200014180927F6DFFE8000455C56A7EF7E3C7EFFFFFFFFF37DF1E519DAF77F8ED388FAB329A65E832A48178DFE85342B623CFFE6080000210002AAAA556B3DDFC00000000005D3FA7EFFFF7FC801DDA59000030404B58D7FEC54009AA9EC7E82FAD0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'hFEFFFFFFFFE67DF0741C3FC3DA8A0CEBBDBEF083DD645012D47FDF82908D2940CBF5F2000014028555557FBD933500820000000BA3FCBFFFEDFF6000F7FAC0044020088BFAFFFF40008550B43F57DB57FCFFFFFFFFE7FFF0002A2F73E4113BBFB4B4FD43BFD9E00EF9BEFF800002DF320DD38800414A000055540076EDDC00A5000000A757FBEFF7DF7FC021FFD770251000812FAE7FFC0A005551E8F6801FD7F85FFFFFFFEF7FA001449FAF44F22FFC49F4F8852D33000047FE2F4001076D557F71A2A0024080028AAAABFDFA600C378000000F2FFBFFDFFE7F8800B6F9C58000155955BB1FFA80022A91418F7027E37E3FFFFFFFFFD6F0001344FC21DDCBBD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'hD2A6F4739FB400005BFF77A22022BBC4FDD6D948C18200041155000129C045AD00000FFFEFF7FFF7DF7FC0097BEA00002942A527CCFFFC90022AC000008700C3FF0FFFFFFFFF9F800034453807CFDEEECF94CFD5E30A00002FBFF7E2000A4D1A36EEA63A2589000145425554BF0110F700009FFFF190FFAFFEFF4800F7D400008412B555C77FFA400320020000714894FFF7FFFC3FFF2FC001D21C0007AD19B9BAEBEF4937C400202FFF9F50282420010F75DA8591120002A02A00025000029F00000FF9EEB56FB7EF3ED0077F2040012AA5753779BFE1A00000000283FEA12B7C3FFFF80FEBFF2001EBE113223D62FD6FB97F106FEC0060277F47D200198E94;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h33DB83BD280080805A805554820000050000001709FD7FB7D47F80077F7094024B5EFFC7E8BFEA000000009787FF8AD131AFE7E003FBC7E001E5700E88941ADFC79DEE7803E200500FDFCBB0002208212A77F6134448200002B4F201000340E30000000746EAFDCFEDFEA007E4AE4000B4E7FFFFFFFFF0000014195E2FF90B4A9E4FFF80006FDF2003D9740943F2B7563FCFBFD4001C00510BFFE7E4008EA094221F608828800200055452A8000081950000001725FD7F4FF8FF800E8FF5920057DDFA1FE9FF000148AB559C9FC43A585516FE000027C36001FC6E28423E7DE87FD3C37E200300200FFFFDE80228C842B437A83E900008800AAA95FE0080297B;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~126_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~125_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127 .lut_mask = 16'h3322;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h917C002993FF5DFFDBDFFFFFFEF7B183000000053AD0264AF36301AAAA5FEEE158DEF9F7EBFFB7FF9FFFDFCA1087DBC09445F99CB0821273C0244A7D9BC218FFFFFFFFE8710001E00B40FFFD6821803C77A30346EFFFF77FFF7BAFFFFFABFA4300000000BDAA3276FFD0800CD2A7FFDA3A030FFFFBF4EFFFD3FFFF8C2442A9C7BF01EF99905018D01F121C7EDA1C813FFFFFFFF81500003802F91FFE3782301F8F65FE27D3F7FBFFFDBFFFFFFFF7AA290000000059687B9FC5F454546B83FF9664000C7FFFFF7BFFEFFFFFD7B80FEB3EF41C2551ADE2FDF4084307380AE2F1CD7FFFFFFF0150000F005A2772EFE77E03EBF791496FBBFD7FFFF6FFFFFFFD955F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h0000000479B24AD5FF758004974FFE3E0000C07EBEFFFC3FFFFFFFFC36102AEEFB7F17A7A078F89202708F13B7FF2801BFFFFFFFE0820001841985F80FF1E187EBFE2C2056FEFFFFFFFFFEFFDFFFEAB500000000BA7C67FFF6FD842A2BD5FE68FB0000FE3FFFFF7FFFFFFFFDC4001FBDF17FF75BE071DAE3101C541E7DEC471C47FFFFFFF8610000E001E0E917FC8389F6F9F20235D677FFFFFFFFFFFFFFFAAA0000000819DC9FEBF9BFC4409171F68007E003DFBFFFFF7DF7FFFFF9EC010FFFF3FFEDD9ED1913492857E8D89F5FC0C11BFFFFFFFE1E20002801281D99FE3E62FF759B81D77B9BFFFFFDFFFEFDFFFFEA00000004BC731487FEFAC05050971F15;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h0D80373FFFDFFDD3FFFFFEF3BC00500987FFE9500C2C1D996619C06966BFD02053FFFFFFFF8041000E1044037EF7E0005FD4C77A47E2EFFFFFFFF7FFFFFFFFFE000000013BBDF72FF8BF84000B7EEFB0AA062ECFDFFFFF9D7FFFA389D440081FC7FFCF36B1075CC4C00FBAC53DFBFC0C767FFFFFFFD1120003E10501DFFFE6313FD7AFC62FBF337FFFFF7FFFDFFFFFFE0000000077FE56CFA97FF00012CD3EE054261BBBBFFFFFFFECEEC809A1600E078BFF27C9C004EE95A61D3C40FAF9F6A108FFFFFFFFF468C000C402E07FDE9162D3E763F41B46EEFFFFFFDFFFFFFFDFFE0000000AF3D10F57F5BFE0004A67FF321201BEF7FFFFFFFFE7FFF8F922800304;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'hE37DE9A3481D52B350DB780167F1AFC1E0BFFFFFFFFD0820003292480F73CE401FD3AB35AD83B9AFFFFB7FFBFFFFFFFE0000005FFFF80FAFC87FC0485128FF5F900146EEBF2AFFFBBFFFF25F862804319BBB6FFA224BFADB05FDF8A00A6EE9BA181FFFFFFFFF4240000C402A0870E11A7FD3F6F6BF2EAEF5FFFFDFFFFFFFFFFE000001FFEBB609F7B0FF0000AFFFFFFA3440297FFC4FFFFF7FFFBC71344000061A5EDFF031808CE4281F7E14AE3D7EDD140FFFFFFFFFE09000031424041D1F8CFFF7B67D213E735FEFFFFFFBFFFFFFFE00000FFF7F7D13BFFBFEC04FC1685FDF208000B1CEE0F3D8FFFEBFB7C04000004947AFCF69E9B1F1D01BF87473876F7F;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'hD0323F3839FF800817C1FFFC306071277E9E41B6F1CB0268DF0D7C75FFD002900580923F5F9F97FFEEFFC2516007E41C7A774EBEAB3FFFBBFEF54145000002000000000245FE4C2FE4E0C07F19113E1E040647EEACAE002007D7FFF8D14080F8EF63C87FF01DA007FAB83DBB5F010A41E3002C16FFE746FFFFFF587047D2378FF1D9A1FDD27FBDDD7FAD6008000000000000000014FF105F652C80FF22022AC1180002BFD4FC000817D7FFC39C6C1210BF4743FFEF1A663A00C94562FA84308C83400B85FFFBD1FFF7FD32FFF3D129F7FE91C9FEFE1BBF6BFEDB68F0200000810000400447FE4E1DE4E801FFA3B08978619061B9CA78000A0153FF863808C344;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h1EE7F1BFA7D85416002D8F7DDE006234584103487FFEF42FC7F4E53FFDDE2E1FE3CF93BE7D1DBDB7FB2D3A0004000010000000205FF7825FA44C0BDE60B876F9F6F00C7B243002834005FF1C5D888000C81358DE51E06AFD0C1B68E7FC018D81001300D25BFFB7370BFBA046486527DF0CFFE9D61E03FF6FFDF6A01850000001800000495FF74C176A6613AF80A80DFD1FB0011EA2000CC1542B3C3BFD7099729C372C4168D2866C0043F0FDBE8413C4000C007897FFE9E9432F40A8A071D59A16AF7BE47F7DFFDAFDABA40000000001000000185FEE903F48B2041F58ED007F62CE00E72A001F91E910676AFFBC02BF983718C6F82E07F81EC0EA063A140F90;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h0000800E6176FFF3801E95794803C95A85FC9DC1FFE2F56FEFDD558400500001000000477FFECE161719BF9F205B908FDD77780FC2007FFA13E82FDEFFF801FF22069826DE0052F46A001FDA08B13CA000002042687FFFFE9BFAA2A425D86051DFF381C184FFDDFABF68D5111501000100000123DE6D022E02AD7BFFF1AF9005BF0A04026000EFFC856811DCEFAA86BF025C0286F0C845A7C4410D1C20CC140008000860980FFFEFFBFFDDD2D0D6F3565FE48DA0F5FFB5DF5FBEED54804080010000005CF5FA1E9EC346D81FC6DA29017FDBDE804602FBFF0D8200707FF718EE03AE950A40881F9700452030031CE10180800400278FDFF97FD657D4879FF223;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h8E1A9FC8ABF7D3F7F76F10AA2A80000100000082FFEC197FB140F24E1C1000601F6FBEA01A077FFF021E8046FFFD3BF82A04011BE5088F5CC8052C07002384003B0001E009A3FFFE7EFDEAF1681FF42898076F1AC8DADDDDEBBCC2AA801080010000025DEDB0BA03B1B4BA19EF04239967AE3A70001FFFFFE11CC0243BF4EBB8002E31EFA7443EB483900F8F189790001660003C0008B7E9FFFFBF7C95BEF81AA800FC0ED07BDFF75EDA20B55544400100000A73DFC17FBBD8982DFCE2C3400C55BFD318023FFFFF56358802DBF9D6F3AC1F0714F7B029EF00C5060D42FE4000099A001A00920F10FFEF7FEE64FF7E3A840AF924CF5F2FFDEF6FC18AAC212801;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129 .lut_mask = 16'hE020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h000002ADDF95FAFDB4AC03F4E7785123847EF81E04FFFFFE484802000097981FEA44C82175F891F478E553A50431000002440004002288C87FFBFFFFBBAFD3FE88D7E1C1FFBFDFFABBFB9135510A00010000044F7F7D6059EC7E02F348379AC11A3FE8BEFFFFFFFCE2F400406AC70073CE28F80080D32C02F16D90A016740040E09980018008E0764F3FFFFAC34FD9E90BBF91579F4EDFFFF55FF2AAAAA05003000001292FA4A1ECF81FD62E59A262DC430ED0FDFFFFFFFFE5FE40210038C190700540043A9F8147FB33F16417900903FC2268007802101987D7FDFFE0CF9E111144067FEEDDBFFFAFFFFE75555508010000038DEF78E018BC3E2D81230F5CE1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h402F31FFF4FFFFFFCBF3D82C1078C3743D80850E0CFE5052070C70B98FC0C40FFB48B0001980B8035BE37FF7FC4C6E3001446FFE3B41FFFFDDBFDF55555485550000040FFE02E4B8D60F5087354E7B3A0329FBBFF7FFFFFFA0B9F80203F81C6B7CC62278611989914C53BB5D3600807FBFE3A80003002680CC78FFDFFE13EEE51E6C77C025DFFFFFEBD7AFEB55540001800000BFF5254179390BC0982EDFDFA20032CC677EFFFFFFFB9F9EC9D5F03C809326086088458E000393B2F7C90040DFFFE81080000000E03A2FFF7FFDC67FBBFD44CF80DFFFFFFDF7BBFDD4AAAAAA95000001FF7C0B30B1CC07F880CBC7373040C9A9C77DFFFFFFF174EF00DEF0C4FF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h3100A1000A1A0B000E1E62EFDC00036FFFFE1CA0002000880F479FBF7FA9FFFE6CD03660ADFFFFFF7FFFF7BBAAA900418000436E330280D0FE00E006F573E6FC104A6E13FCFFFFFFFBFF778410FE65FF44E02C9E50550DF428786B3FF2000FFFFFFF830000010088033FFEBDFF65FFD58C01031A9BFFFFFDDF7FFFD56AA83F15000000007468A2A8D33B8E0FFF7FD8FFE610F426FFFFFFFFAF67CFE6603FD3FBC6F1431861C03CCBC070CEFFF6083D9FFFFFE29D0003002F035FFF6EF98B7FFD70140061BBFF57FF7BDFFFEEDB501C0100000000594403933FD8603FFFFB9A09718970F7FFFFFFFFFF9EFFF8224D9F47F01347A10821C67F9F21DE7F8209DF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'hFFFFE8200000800882FFFCA4345BDFFDED1E4229CFFEFFFDEF6FFFF5B6A1C08B0000000578914042E7885FFF5AAEF6BD6EB06BFFFFFFFFFFDFF1BEF759AE9F87B4DC03741A409E9FF84367D986CBFFFFFFFFFADC20002002F03FF7BE28257FDEB7F6B2F7E3FFAFFFBDBFFFFF6B598801000000001B420ED17F104B5EADEF5C4CB38C27FFFFEFFFFFE9E8EFFD05DF60D5DB7EC0AC6062117198DEBFFF360CAFFFFFFFFFB220000800240FF3FC24D36BFFED238C0C5BF7F7BF6F7BFFFFFDAA821300000000BE249143F40014B95FEFF72DA8D1BFFEDF7FFFFFEFFE87E9E7E2E3D360AC931726C182BC0248271FCB7A4BFFFFFFFFE18E4001000D036FEC39BCD0FF;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h408A3FFFFFFFF0210000C0868201441CBFE24380646E2DF55FFFFFFFFFFFFFFF00000082B2F20BFFA1FFA0B0850D7FF612400156F53C7EF77DFFDFE4204000002072039A0394B7FD157B700FEE05F2FE1A7097FFFFFFFE08D00011422FA0B300BFC90FFF12C3FBBFF7FFFFFFFFFFFFFF00000008797A0ABBD3FF8E8644F0BE91A10001217FAF66E7BFFFFFFF0EC0000000121C25067CF3E461BBE00DB591E6E4480827FFFFFFFFC20800002B9B995A4235EF0A03D5324ED57D7FFFFFFFFFFFFE00000000F6EE0BE7FFFC2C100602FFD718400498A0FD87FFFFFFFFFD7DC0000001BBFAFA4ED1BE780EDBF00CD42331D9F2502D07FFFFFFF094000133A6BA4448;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h0CE212525E65F87FDBFFFFFFFFF7FFFE00000009B7FA1569E3F180005738FFFF810000B7E6EC87FFFDFFFFFC7F8003C00044D701F808670002BFF04FDA5DF9F79EC40B13FFFFFFFA600000C5C93BAA24BF787601ADC96ED7B7FFFFFFFFFFFFFF0000000472FF0DE7F9C200030329BFD7484000BAD7A88DFFFF7FFFF57FC80D0001111FC7EE00658001FF606FF90CA6EEFCC92049FFFFFFFE98800039F6754FF8744576114CC4C3BAFD7FFFFFFFFFFFFE00000002FDBA0EB5F600C00143F6FF7F92000785FC5FBF3BFFFFFEFCBA7AB2A00DA4EF2EA8ACCBC1C3FFD83CDDE073BFDF764A923FFFFFFF8220000EFFD977DEBDA3CFEAABE642DF6FFFFFFFFFFFFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000B5FE0FD7FC17800A0E0D7FFF8A005C10CE3FFBFD7FFFF7F77E904BF03C07E2B917EAFFD49BDFF8AFD8C3CA67E7FD40011FFFFFFFF4000001DBEA415F6B626A9953AD04BBDE37FFFFFFFFFFFF00000003F5F48E8760FD00902C3DBFF72D00057FFF727B6BFFFFFFF1FC3900C01D1730612FF76D45B97FFA47FD3EBE8F9BF4680A23FFFFFFECAD0001DFEDC62FBBE3453593FF29377FDDFFFFFFFFFFFF0000000377D60FFFFFFF004A1DFFFFF7A002852DECF6E3FF3FDFFF79F59208206EFE62E7FFB874D6BECF7CDFFF5A57599FF50420CBFFFFFFC101C001FFCF9FBD8A8ADF58AEAA9495BFFEFFFFFFFFFFFF00000000F7FA06FDB37F4220A65FFFF1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000897FCFE31BBF9FFF23D45FD618D76406962E37F9F7E7F63DFCDFFF7ED32FE9703204D7FFFFFE8A0400DFDF46FE7DF8A1E2848FEC641D7B7BFFFFFFFFFFF00000000E7F615FFEF7F808E3FB7FF880140002BFFFFC3CFFFFFE9FD718141027D10C209FEDD29F7DBF7229FFEABD3E644710A94124FFFFFE2E8020C73D66FDDCFE72F40017BD894AD6D6FFFFFFFFFFE00000002EAF8C7FDFBBE8202BFFFE50440200AA8B2FFD4FEE70FF4420802CA07D79911F7FFC199FA3AF98374BD79EBDA553317154590FFFFEB7A0081EF0ADFB11EFB684000AFF521FADFFADFFFFFFFFF00000000F7EE9513F17F40B88FFF03CDA500002DFEFF6B77FE47D042DD057A80;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128 .lut_mask = 16'h4540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~127_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~129_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~128_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130 .lut_mask = 16'hEEEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h10800001597F127BE9657FFFC52FFA4DFEEBB85FFFFF596FC5BC83BFFFD755EF0000023C8551E9BFFFE03EFF9A0463E17FA0002020013FDDCBE22E0FC961F9B5FF76F9AA5D9F608DDFC26680008815002042000004FD08BF15154FFFE8D7F9A5FDFF9FB7FFFE55B7BAFE66D5FD6A855A0000012F0280BDDFEFC80FFDC0810FF47FD000080C00BFEFEBCE131FD05CFF4BBBF3BFEEFF4FB89F8FB00800022F8580122800022AFEC51BF20567FEE357FED5FEDFE0FDFFFF6CFFDD5D107EFFE979EC0000005886A1E07F7F9037FF014860E9EFF4001142113FFB7C0A241FCAB86EC7FFF7EF137D12FDFE5C7516A80148BA002281020055FF6A77B8A95FFFF057FD0B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'hEDFDD7BEFFFF685FB577D12DBE24E736000002BD0FC1DADFB7E02FFDF0200882D3A00002A8003EF63B92641FDC38DD26FFE3F3ECFAE73CFE3FE9A3A2A11D4400841000062AFA80FFE242BFFF69AFFF41FFB7374EFFFFF8FB6E6EB0FB7FFA9BFB8000003D06E0E9BFFFA895FEEA9006245FF4802942003DA03FFE841FC3017F07FFC7F5F3632B66FEEFC361A914287F00194400002BF6BA6D59284BFFEFAFFC22BDFAFDE5BFFF7C3FB5BF49ADAB952FDE0000015E83A0787FDEE04FFFF04055D0BFDA6002C6807BFEAFFA8C1FDF01EA9FFFD9CB7DE97FF8F76D7C984C881008410422000A01FF1D77A8157FFEF457FF35F779E5AADFFF2C1BDFD5C476FFF69BFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'h0000001245616A2F1FE81BFEB12006A47FB4A00868004FFFFFFECC16D9A5D7AFFECF3EDE52130A7FFED508CE840008808A808000B7FB397E668017FFEAAFFC80DEE37BBFBFFFFC17AB7F3EEDAEEA33FF000000BE8BC878BFFFC026FFC40805798FF1002168007E3FF1FC6C1FDC03DFEBFFEDED1FDACC948863D1AE0E9A8020020022040AA5FF62AFD415BFDF745FFE31FBDEB650DBFFF4AFF7D7D4BBFFF74D7E0000001E46A0D1FFFE009FFEA5A003BE21FAA0006400E7F7EFFE7C0FDD4655E03F19FFEFF70AA0BFF9D306835A4188805A900200BDF275F6A54257FDF357EC0BEEF6680D77FFFC2FD8FDB24D5EFAE6060000014F83E14FEF000FFFFFD6C0017D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'hF81960123201BF6DBEFE781FC8BD59F003809DFEFD2931BF7EBFFC83974462560044000A5BFF327F560B57FFD457FC05FFBAC807FFFFFC576CF6F9E7FFFAF3D60000001F471EFEFFFC0770006F9005BF9E8220041000F7FBFFFE005BEE7AEFF9C3500F79FE36315FEEBEFD317301800450080005E3EA58D7A5009FDEF2A7FF13ED6FA419BBFFFAADDB7DFE8EAECDFE250000005E09F031FDF7807F306B0803FFA7804004CE2ADBFEFDFE209FC3FF6FFBF1C6879DEF89F035CA3E812C60802D28A29004830BD8E17F6A55B5FDCE5FDC437BDAA13776FFFC57F67BE505FFFFDDCB0000011D47F5AA5FFFF81BF3010040B74FE0200002116FFDFFFE3015C1D55BFF;
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'hE6E00032CFDB6EEFFFFF81CE3FFFFFCD537CC03BB32882F7F53375D5FEDE7A01E2BFF17477B786B12C1555FFED57D631B6DE82ADEEFFFFB43FD8FFEA137FF7FD0000000BC0F85D7EEA01FDFFFF48005EAEFE0077FFB6FC2FFFFF07A4D1FFFF1491F40F3FE688017DF67EED61FEE1A6C8506EAF846DE70C9858802FFDD9BFFB8F7BF8014B332DFF397FFABFF70E3FFAFE0000001799E035FFF811E61AD6700177C7FF00DA7DCEFDEFFFFE0FD125FFFE62E6A42BFFFB7039F57DDF3D70FDFDD3523C8BFD747BCE9931D01555EBF15FF644D6BC0AD6B4BB7F967FFFEFFE855FF3FB00000003CAFBBEFF7FB40FC5F00000DFEB7FE0B9FF9FBFFFFFDE3F803DFCFC9C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'hCE2C4FFFFD9FF6E5BF7E53B975F27AE0CA047F9B6DEE6C6D7A823EFFE0AFFB87EBEC0B5B2E5FFECD3FEEFFFB43FFF7DF0000000BE9FC96EBFFFE00BF5800016BC5FFFA3CFBF7EFBBFFFE18C31BFDFFFF41F5E7FFF07FE3013FDD3F706FDBFE7536E22DE9F3250675A82155C7E4AFE9CFF6FC05BD64BFFFB6BFF61BFD61AFFE7F00000003DCFFFDBFFEFE837FFC01525F467F7B776FFBFFD7FFFF7EB9E9FDFBDB91FAC7FFFB13E3053FF6ADF82C01DBFFFFCC15BEFBEA5D3B788A5FFFE3DFFD03D9D00357DDAFFFD5BFF9DFFFA04BFFFA000000097EE0176DFFFE02FFFC105ABF487FFAFFEFFF4F5FFFFEFD9D41F9FD49D6E017FFF7A3E2FA6AFD1FD81B7B53FA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'h7FD60FF5F291544AE020A9DBF5AFEBC3EFA50AFEA2BFFFB65FF025FF70BFFFF600000007EEF43DE3FFFE85FFFF740510467FFFFE5BDF07BF7FFFECFF8DF9FD1DEEC1DFFFFE91605AFCBEF3E9EEAEAFBCFFF7E1BFFAC896F5511537FFE0AFB424F9F01A000B5FFFF91FEAAEFFDC54FFFA0000003FFA6A0EBBFFFA027FFE1201853E5FB37FE77E037F9FFBD5BFF3F9FFE7C7AE5FFFFC5102AE67AFBDFC779B1FBB83FFE07B7F484149E048ABB7F87FFE93DBF0050009FFFFE9EFFC537FED1B7FFC000000FE54FC17F2FFFF41BFFFB480312C0F77FFF5BC7BEFFFF6EFFFF3F9FEE5DE7F8FFFFB401C6DB8F7CFC8630CBC86B3DF4C9DD498141FB1123DFFE5EFF101;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'hBDF50000117FFFFA4FFBF9FFF615FFFE000003FDECFD1EA9FFFA017FFE744017E46DDCFFFFFF7FDFFADFAFFFFDF1FC317C7CABFFF3E12728639FFBC061367FFE5BE5DD15693A2ABAE0256FD3F0BFE511FFE8C0000EEA7FF47FFEA34FFD8F5FFE000003E2E57C13DBEFFF42BFFFD1011F54068A77FFDFD7BFFFFE5FFFFFE07D9BFA7CB2E517C05ECA1B9D7DEFBC3435F5BBF7FD0A953040A5A508B5F7E05FF0225FF220000A257FFB5FFFD40FFAD5FFFE0000000BF25E9EE1F7FF017FFF6800237C2533EE7F6FFEFBEF6C7F3FFFF07C135BBC2D3FC6C0AA2161F35F15C058C05BDBF7EAA1881D55E550455FA7D7FFFD17FFE9400017527FFABFFEFD7FFEAEABFE;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'hA8B426C3EBE670966E2EF7B734A0028848400222FFEA51D5AC029EFFF2AFFD45DD75821DFFEFFC17D97EBEC37FFFFFF0000000174010FDEFEFE80DFAC000015F8FF8000110373F37FFFE7C1EF3B4FFFDA36A0805FFFFC159BDA7FFF780090048802081442FD0017ED6544BFEEE5FF482FFB5415FB6FFFC55BCBFF757FFDDF56B000000FFF3F03BBFDBFC13DE622480FFA7FE0002A067BE63FF5E3616C77FCFFB0A7C0329E1FEB217EB4F6ABFE00000200400020087AEF1D76D213EFFE927FD479AADE08AEDBFFE17EB1D7DD57FFFFFDF000007FC96E477EFCFE806FFF00116BFC2FE8000295AFFFFFFBF6E79CFC3FFFFBEFF2FC548DF651AE079FCBF98050000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'h000010509FF4A1BEBA4AD57EC66FFC25FDFAE22DDBFFFC2EF67BFAADFFFBFFFC00001FB723D83DDFDFFC1DFEBDC0E17F67FF0002BE7DFF7FFFFFF01CFB8FBF3FEBFDEFE30C77C143ED4FFFFF26022000000004204FC814EBE8243DFFEEB7F4A76F552043FD7FFE3BFF1D7F527FFD5BBF00003F4B95609EF7CFF6037FFD601C83CDFAE0000EB9BEDFFFF7301EB41BFE7F82FFE7C08419E019FAC1DFBCF08BFA01000010103F780B6EAD52AEFAD377FE4BD5FD5ACADEFFFF97FD9FFDAD3F7FFAE4000050AF21F43BBFF5FC0DFF3BD0032AA3FE90001C77FFEFFFFEA1FEF8F7FD7FB1FC5CE07D2EF8A5ECBBEFFF7F42CD40400000408FEDA2D5E68512FFF56BFA0D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'hBBEBC55FB6FFFF897F1AFEFB6EFFFFF20000000FD3B03F47EFF40AFFE8A856EC5FFAE00038FFE7FFFFFF007DDCBFFFFFD448038A0404BF0DFF0DF3636927B58A900110103FF543B7DC08BBFF5DAFF20357BE0156FDFFFF46FE7DFFA05FFFBFA50000002F11E835FFF7EA0B6FB2C0216D9FFEB000514CFEFFFFFE301F59BFFFEDF35BC5940323BFDA9D83DFD77F524E65240040801FE9A0EDEC454CE5D257FD27FFEC0AAB67FFFF43FBF9FFD3AFFFFFF50000008B91781EEFFFFC05FFF2A852BACBFA800033F4FFFFDFFEF80EB27FFFEFE3E7C01894C2DFF03F03ECFE27AB0DEA821420485BE9967AD51233FEE957EA1DEDFEA14E9F7FFE84BE9BFFF0B7FFF7DC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'h0000002FC9E81B8FE3F41B7FD9E008D7D81E52023670BFEEFFFF01DFF3E7FFE69D83C04719736EFBD683BFFFD1A6E83AD5528900BE6A44CD6C24AEFBEE5BFF23F9F50AB72AF7FF897F8FFFD8EBFFFFBF0000000D93F83757FEFD06FFF22416BFB78280077D26BFFFFFFE707DAFFFFFEFFE932141A709BA7EDD83FF23C282DD12B43402143BC215BBD4895AF7E1AFEA0BAB7E02A0F3EFFE63FF857FF059FFFDDC00000055A0FA5DB3F7FC057FFEE0017EAF00700FDEFF9FFE7FFE017F0FFFFFFFFFE7C3A0EE40577F29F2E72DF12161059F7D87803CF644E478422FF3F857FD0BFDF421580DBFFF7AFF72FFDE1EFFFEBE00000007DD7C46EFFFE007FFF7540B2B;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h00000001FC7C97BAFFFF42DFFFDA8027EEE83B7FBFABC3FDFFD65EBFFFF9FDCA75F00F1D858041CD99C0E79B40148A89FD3FFAC206BA2ABEC1095DFFE29FFA0CDFF4000014B8FFFD37FE288DFF61FFDE00000005B47D4B71FBFF02BFFE400107F0BEA3F7FFFF7F8F7BFE1FFFFFDFBEB84485FDC5E01FFFFB43009DF7801FECCE3EDB4EC25E3041F0A012BFAFC47FDE53FFE8A000084BFFFFAFFF951BFFD7AAFE00000001FA3E8DD8FFBF41FFFF5C804517ADE5E3BFBFDEFF77BF5FFFFC6FEA3C133401D63C1FFFFD8070C7FD000B0009BD34D3D68A19740EC2453FFFFBBFF8C7DFE63000109DFFFFABFF815FFFA83F7E00000005B66A87697FFF005FFF6D0143;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'hD3E7F5BDDFFFBFCEFD403FEFF05FE857819293E73C67FFFDCFD402FF0012844312CDB8FC5F765FF32010DF5FDCFFFDFDFFD15003B046BFFBBFFFA77FFFA455DE00000001F43E8BDBFDFF017FFFE24005777BDF3FFFDFADFDFAEDA7EFF1122352852597CFF973FFFDCFCDD0FF80BFF20B6280FFFDF854FA8C6085FFFFEAFFF8E31FE60E134507FFFF4EFF55DD7F7AAF7E00000005BC5FC6B8FBF017FED72F00C3B41FFFDF9FFFFBFFFEFFFFEFFE679BB0614393CCBD9BFFF7B7C4963BE25FB0200FE7D7FEDFB8D5BBC0117F57D55FFEEFFFE859AC782377FEDDFFD48FDFD55ADE00000001FB3D03E7DD007DC3F881000EC3FE97FE97DEEFFFFFFFFFCFEC97F18E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'h01801ABE701FFFFD4F9A680EFA2B240005045FBFFAAAF0446142B7F7EF7FDA5F5FE555C012817FFF4EFFF847FFAAA57400000000529FCE7FFFF002FE3C000003EF39F7FE1FFFFD3DE6FFFFCFD508960201C0A4DBA88EFFFD42951105FC5FC1001C4A9683FFEB4D270015FF5BF2FFF9EFAFF02B6014403FFFD75FB7EFEFFABD5E00000000B63F33DDE1EFA0AFFD1011772CACE7FFFFFFEFBB71BFFFCFE80E3E8001A109080EBFFFFFA0100E347F6B4000B00C19D73ED5B9E8C2405FF7E7FFFEFBFFA5560A4114F7FFCBBFF4C35FD5868A000000017ABD47F9B7FF803FFFC2820DA3B10FFFFFFDFDFE4BBFFF8FE92673F88BF0FFCC9F07FFE5C02D15CE379FF000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h817875EFF4F539010816FECFC27FFC77AF48618056213FFFF6FFF801FFAB6B6E00000000FB3FEE7C7FFFC16FFF0C10E106DFBFBFFFFFFFEE0B3FFFCFF9639FEC06F007FCBC63FFC380F308E5FDF7FC40412872F17F22D1C8854AEF77E5FFFFFF5FA0B450408ABFFF9BDFFB107FFD9540000000005EBE0755FFEFE01DFDC300861BFF3FFFEFDFFFBB10AFFF9FFC2B7BFA09685E813C44D40780BCC337AF7FBA000022C755FF9F584200027FFBFDBFFFE3DDBA510550405DFF6BEDFA83BFF6F518000000002F9DE5BFBDFF805FFFA4A00A3E7EFFFFFFAFBBE0CA97FF8FF892C6DFC9400093BBC61E0183107087C9DF600000010117FFEDA4C0AA49FEF7E57FFBCB;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119 .lut_mask = 16'h0B08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout )))

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~120_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~119_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121 .lut_mask = 16'h3330;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'hFDFFF7FFFFFC01FBCBFCAB34609FBA8000000AF22E46E9F37D21EFEBB1061F229F0201488012949000698CE1B7C03F00FFE31A02F3D482B53DC0DA996000091E8081000042EFCF3FE020C75FEB7FFE0BFFFFF7FFFFF805FE8F6905EAE07EF428000006B40A83BBFF7F807FFF9C00804BFF800280400A158010A2399F4F903F0A7FFD7F77EEFEF88E7AF475845A29209F21445400113F62EFED0953F7C077F716FFFF7EDFFFFE02FB6BB44B3CD0056E838000027A2F03EDF7BF916BE9C90022961FA00041801A0981EB0AF8101A403E04FFFC378BDFB8F9517CFD36A92800127DC0150200415FE8A760000EDFF7F7FEE7FFFFF27FFFFD85FED5DE55DF505FF5C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'h000002D90C8383FFFF8077FE7A012C5FFFF0012452099FF7FEF8A60DCAE13E167FFA374D7FF78084CEDF8A0A01004C2A0102540082FF82EFD080ABFFE736FF8BFFFFF5FFFFFE037FA1FAAB7724039B600000067517057FFFC0001FE458411B4EAFE00011100154B6F96D8408CCE07F097FF0B3CDFF3EED60B765D510024082FA42488008411FF79FF41127EFCADFFE83FFF7F8BFFFFF6DFEEAF716EECA17E6DB000000D21DC3FFFA00AB7FEB6A0095F9FFE0014040040FFFF7FCF10362605C26FFF071BEFF1FADF848FF404500052CD400525000045F40FFC20491FFE5AFF963FDF5ED5FFFFE6AFFB7DAAB97E509ED6800000A78CEB0FFFFE03F7FFF6A000BC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'h7FF200280002037ED7F4F80EC870F751FFE896AFFF8F8ABB92FFF003000295F204190000023FC75EE4922FBFF7D7F943FFF4FE2BFFFE597FD56D09EBF314F7B1000000FA1EC7CAFF3C07C0E8D40005731FB0000200090EF5CFE9992C64307F23B7D25B4CFE5DA15D407F701400042DA402221000857F04DFE400D3FFE5ABFEEBDD65E747FFFF74FF73DA074BE482F96C0000053F8D42A0BDFFD0F63FEC000BEAA3EA002440048BEF7F97C015C050D60FD1F7B902F7FB633F1407D408000AD1F0045400000A7EB5BFD42CBFFFCAAFFCB3BFF9FE07FFFE29BFB17E0AF7F94D7FC000001FF60121F57FDFC0AF5806004F6DF1740045A00A4FFF6D0DE780C032D61D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h847A8A85FF5E3B35AE37F60690056B441021000100BFC2D7A4129FFF66D7FCC3FD6AFC8FFFFF02FFD1BD055BFCB27FF000007FAD150056FF3F603FF6000045CAD81A002290003FDFF5E22803E918FD3B3C3F3A09DEF75ECF3B1973CA081225F4089400001A7FA07DD48AFFFFE0ABFB43DEBA7D5FFFFF585FDCFF8C6FFF5D0FD80000FEFC86A1F0BFAEE055FCA0000BE49E040001E4001F7BF9783305C9391F77FFC7DAAAD8BBFF7F5557100505010FC00021000004FD055F2814AFFF68D7FAAB7FEEFF7FFFFFA1FFA5DA4AD5FCA2A7B60003A0BD1781537EFFA80BF7E408056A6F81800048012FF7FFF0630FCA76FFD31BE9F51C5B3C6C414F08DCC20297A280;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h80002020A818800016BBDF56C450B8FFB94D57B40000800000B7DAFFFFFDBD7595BFF4A901607F057EA942FCA94FFE72C98D7FFF9202BFE26E0D750BBA0800000BF017A0D45B3FFDEC3A9F5F080766F7C000080091540000095FF5D9900EEF82FAA29F2A400A000004BFF5BBFFDFF3EF75EE9802025AFD4BFF4204AAA2BFFA4D8DFBFEFFEA0D5EF09D21F907FF0000002C00AF4140766FFFFC07BA7A2405D52FE00044009D2041000AB7EFB2240FA4DFF755B1D7500080808133DEEDFFFBAEFDA3BAA0A800F03FA6FCA401FC55F7FC59DEEBFFFF94837FA53A0EA3876C28000000001DE0F43B9FFFF41DFD6E90066917D0000500479400000555FADB5BEF3F7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'hFDC1DC53780008000027ED5BFD6F73DED7FE920201857E13FF2082A3E07FEA0ED7FFFFFFD222AD607D036A4BFE800000000027D0605D3FDDFA07FE8A801BBB7BFC00150820CC81000A94EF49DE056FBFFB42FB7D97002000003CFBAEFFB5BFF903FA90A801E07F50FD2028F8C2EBFC477F7DFFFFCD93AFA15F11F5ABFFC4000080005FC0F47F87FFF60BF7C0E8066C3FF00000C4164600000498FAFB7CD2CFFFF8A1DC3542000002A254AED54DFFEBE317EC400201557DBFFE0002AB23FFE81CEDBFFFFFE1447F903B867523F6A0000180001BD0A8550FEFFE075F780004BF6DF50000A2584500000325B7D74DD6BFEF7DDAC05FD8800000008E7F2ACFAAFFBC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'h2FFA815403D2FA3AFE9545F552AFF22FDEB3FFFFE6409F602D09FB4AFDE40000800057C0F87FCFBDEA0DFFF2000D7F71F88000740034000000C97B5D8D63FFCDAFF86AAF7CC80012802B36EAA6B55DCC47D1400201417E27FC2008A8ABFFF142EEFFFF7FF9107FD10F94F0A4FEA2000080010CE0481A8FFBFE06F7790202B5B87600081892EBA0000057EDEEFAB8DF9297FFB0375241000800AF9F3551D5FF622FF882A80BA4FA39FE4004EB68FFEB1BFBEDBFFFF4A81F6C2DA27E8AFFE10040800057C87A2FFBF2FA83F7BDE282DF761C8002021C79400000547F5926BEB7CA0FE9E57FD65C4014000B8CED3E03DFA8CDA580001029FE11FC8542AA27FFF00F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'hEFFFFDFFFD003FE15AD4B4A13FE8000080011ED0783D37FF7E06E772D08EAD65070004048255900000135EF807BFEFC503FE140E7B821540885793F561FFAD81A7484150020CFF6FFE9004D576AFE347DBFF7FFFF5502FA0BFA97EA2BCC2000180004BC0AA5FCBF5FA857FFF7413FF77C0800280296A4000002EF6D30B850FE0025EB12BED64F8AA2003CDBA3E8CFBAA9EE314080017FD53FCC40AAACBBF970FF7F7DFFFFE0033E06D347EA157F14001800007E83830F7FFFE53FFDA200E3FD3E04000440216500000037E7A502007C0001A658A40F81E940455EAFD0A4F36805E9112A0200DF4B9DD4110D54EAFDE177BF37F9FFB942FD9772A9F593FB02001;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122 .lut_mask = 16'h0E02;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h003FECAE200142403FFFFFDF6FFFFFFFFBBFDFFEA0052FE86FFC095DF557FE360EAFFF11003FD487F80781FE440000000009DF1280A37FF7C04FDB3C8013A3FC200508026D0000029BFDFB0000010A900009FFB5953D7D203FFFD5FDAFFFFFFFBEFFFFFFD002BFF44B562F7436FFFE2E5E97FF48A03FAC47C853C0344000000000027F17D0F9DFBF6835EC6F201E21BE0001100176400000EFF756E0000060A8020352D841CA8040DFFFFF5775FFFFFFF7FFFFFFA00C2FDC9FFE525FE16FFC0BB0A7FFA2023FF6877015517EA000000000085E7741D76F3BE02B7B035006D77F00000A13AC8000015EBEFDD0001168942028BCB5B698BD500FFFBFFFDF7FFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'hDFFFFFFED0115F642FE490F50ED7FB33232DFFE4A097EC26F821F89F8400000080057F156BF1BFAFA837F340008353FF800061009720000077EB570000000D52FDB04A8E1F6240100FFFFFEB7FFFFFFFF7FFFFFF48155FF4BBFF2B7EC7F7EC4B4886FFB6004FFA8FF412B0AE800000000000AB8B80977D9FE0197AF00006F4FFA00092000A8000005ABDFAA500005C713DD40FF7EB3A301025BFFFFFBFFFFFFDBEFFFFFFA002CEA92F6AA5A632FFF795A157FFF39003FD47B009FC1FE400000080003F36D171DEF7E82BFCFA0005DE3FC0002C00AD51000027FF602800002B5DA7F104BDA4C1C0080FFFFFFDFFFFFFFFFBFFFFDAC004BFEA5FF14A7DCF5FFFD7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'h24D5FFED20C7FB817027B84FC940000000028F4BC0F2FFFBF013DD790806F30FF00014082300000026DCD5D1000004973BDF40882B5C0000033FFFFFBFFFFFFF6DFFD7BD402B4ECD77D203FA2957EF1A8947FFFE88D1FE85F9056816C000000080003F0E7E2FFFFDD02FFF57451B7CC78000280251110400579F7D642000C55FD06EF802A1A2900001FFFFFFDFFFF77BDFFFFE8B0011BFE8BF72A4EEB6A7D6A6A455FFFEC42CFD45F813BC4BB200000000005577E1FDFFFFF0157D7D202AFFE1F001640072A880800B7FAE9A8002957CA907864014B8000005D7F7FFF7FFFF9EFF7FFED480559F4DFFE003B04555FB56B2AF7FFF5452B7D16C0AFC33F1400000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h80027792FC17FF80000AFFFB408B7F90CA8001089150040015D37FA1140A09C27C03AB10A140200001EBDFFFFEFFEFFFEFFF7909002B7FD37FC94657C2AFD55364EFFFFFD2096F6AF803F40FB0100000000FFFFD01F5FFF02016FFBE2023E91C3000480018C400000AFFED3A000C433FFFF1DDA00AC0000000D7BDFFFBFFFF7BBFF7FE52006ABDA6FEC6007D2F5FF8BA86DFFFFFAA1777C1EE869A13F5000000803FF4A3C85BDFFE17FDBF7A8008FBAE0A800480085000003576B7ED8000ADFFFA52EA7000000000027D77FFFEFFFE7FF17F490200255FDBFF6002D744AFEE4DD3E6FFFF6408FF85F883F30BF450000081FFDF80E07D7FF7F0F5FF91A0045EDB;
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = 2048'h80002AF1E70FFFFFC00577BEF4064F9DF0200111003B0200800E2D789EF105802437F9E7BADB7FE1490965AB711FFA153FA20808080BFC13FC480AAACBFF781FFFFB7FFFFE405FF05CB137204FD4080080004F18B93FFFF00002F77AAA039383F8000010053528800011DB603C0055008FC77FF1447F8BDA1086F77E8A5BA9A05E4D01200017FE63F80484D5A4FFE127FA9FFFD7F9E04FD07B6255B0AFB8A00080000FF477B8BFFF81FFFF9EF0016D5BFC000108028A940000055F120B8459C069F7BF3AA91CE266A6107BC3E53CDC071DB03490000DF89FFDA42956D76FB917DFFFFFFFFE4977FE2DD41F5C57EC100080007FFCAD0F8BFDF0367FEAD802AA9C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = 2048'hF8000004083540000002AA0BC880BC8037DFFE98A0E7F527D1897D7D50B568A8F7840200202FF32BD901595143ADDFADFDFFFFFFFB6473F8376AA73C4BD40A000001FF447816C3FFFA8712DCB4007F9FFF000A48000BEA800025379BE8A431A0DFBD8D7DAA773B949A43A1C5F56AD0457F0894A00807F91FF8220FAFD0EFFE47FEFB7FFFFD501FEAD6D80E9C23B98000000FFFE8550D95FF7F00EED7F000AF6FFFE000208114C40000124076A3487480BFF9D71AFA5BFBB0A5A1B2DD2AA9A92AB8504100002FFE7BF58811D142EFF10BF7FEFFFFFEB267F53DA0152E0FF72800003F41B03C0ECBFFFD417EC05C013FF5FF00251110136100001081CB40E01D80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = 2048'h7FEF86F0FEAB5DE4455478FD5E576890EA0A54804043E62FFA1235EFE16FEF16FFFFFFFFFD6857DA17744B8701FA8540000003781E0763FDFF02BF88080057DE3F2000A08411B880000023F3A14050807FFEFFCB8C403FFE01B2BC3A47F084085D00C240002FF377BB40D1F1E1BFFB0977FFFFFFFEB54FF79DDE218B8AFD402102000BF45C8F41FFFEA1FB5C00003FED07400200200A50000000CFFEC0202D807FF7BDD7BF50E39B63FD3C76B1A74147F010548000AFD06FF00525FFD4FFFF67FDFF7FFDFF480FFA1F748AEB84FF9009000002F21D0ED7FDFC007FD303001753C3E000880015AC400001C5EFEBC051007FFF6F3758C575F300F8FA2D5748048D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = 2048'h44A30101012FF0CFF820CFDFC3EFFB097BDF7FFBFFD4B7EE1DA955EB83FD64A1000013F45C8F61FFFFC03FDDB0E01FC5E0F000040012E000000108FFC6B02D007FFECF0BAC601EEFF33D1C17E0269247A8405400A09FF5BFF50257EFE6BDFF17FDFEEFDBFFFA43F50FBCAB618036D21000000AF20B4BB1FF7D213FEE6C2E0B42F028002800151E20000055FE41A05B087FEF75F037EC0E5D6D2FA41C10820465C8000100056FD027F245A9F7E26FFFB3FFFBFFFFFFD912FEAED605F362BF6809000002B8060373FEDF815DFA58018FD99C10000C020D89000010BF28CEF01D0AFFE337701E42CB46DE0BEE0BB028408F5042AA00017FE8AFF40325F7E357FF25;
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123 .lut_mask = 16'hB080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~121_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~122_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~123_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124 .lut_mask = 16'hFEAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~130_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~124_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h001FEAB611C6AD1B3E5823F9C0585FF15311701A142C00000000000647804100400028000000112002280000801000000101FD4EFA0FE9FEFFF5005C0F94A001FDBFE5014000ABDD2425FE1296BBB00008FFFFDAAA43A70D1E008072A5338FFC4400D91B1314000600000003423C80001000000400080290010010100000080021007FFFEC37E3FEDFE807FFFD340004553FE80000155DB6904ABF24F95500007E212A378482478F00400849E1C10FF00407AA0E9640000C0000014140FD41000004000880120828008008000402000070808FCEF06EE5FFBFC807FFFB710009F0FFD00012521FF6069407C55AE0002B4A4A404D694046800040303B5AB0AFF2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h4276878D089042A24040008000DF6A800428020100008002000000008000010411802F66D02F7FFCFFC0BFDFFD520002DE3F40054559FFAAA900A1F2F40803DDFF24AA90540140120006082C736957F023F9C2C700000084000000500457C4201080001000006005005008210400000018C10F39FAF79FFBFE07FC0FFFF12005627F800015ACADF91482013AE0005DE02BD2544AAAA0001007970EB429F0B7F196FB6B63C00682C3004000001E396000000000002000100280080000000011400BC03B423CFFFF5FC0240216FD624009627C00004B52F74C42000000800FF7D7FE09011500000003C5AD080C2FD04FF03F0151C100A02000000800001F9BE800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h805800400400000100200401082000250FE05E83E79FFFE9000204D7F71C4002EBC0080016D4BDF28480002C02B6FEFEA5D27EA8280404614783034B1EFA0FF95DD8F000016043C0000000000F86F8040020828000002080A05D1040000004000DF97E88F07DFFFFFF59000FFDE2000A7700900015E376D9080000B1775D6BABE9200055811220A1C3C58501405693F564B8F20058202002280010050207DC80600400000210500000145C0200410020467C3F1BEC5F97FFFFF41437EEAA0003903F54000BD6BB6CAC0000002BF7FFFD2490000000001000E2C2900820063FF8A47C0008F0A4000128040000803BEE000000000000080500000E3C4008000800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h467F7E93F1BF17EF7F71013FFEEC80084DFF200055F16EF9000000003D6FBDF692500001400000A141A3C400401E8F7CBE7C011C4C22140657000002007DE00800000000001036842808180200400000677FFF13A77627FCBFD2043DF5A90024D1FF60002B97BDEA000000000EDD6BAE248000A208A10010F162A01025A5B7FB350000343E12001C0800400000FAF4C000000000002949401002088000000820A337FC0BFABAFFFEFFE8131FFFD000C2C8FF08002BE0DFBC0D80000023FFBFF58A2800050A90824041A3C8A0068F1BF91F40141E2A280007A6210020007F6F00000200800014022084000000004208003FB9FA075B7FFFF1FFA4087BEDC8023D;
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hDFE67FC840100040400000008DD80000000200002AAA8100000000001000041020007FFFDE07F9F7E0000107FFEA200139E00800017555614EB1E2400402D2AFAABFBDDD38F0F1FF86017FFF7FFFFF7FECE1FFD80084E00000000003F5C002000080140010028800480004000008422820000FE3DFE67FFFBBFCA08DDF7E9008A617FD4012FAAB56AB77D81001F42D55555497EBFC78F0B780205FBDF9FFFFEFAF67FFD420583C0000000061F9A0008000400000400EA0000000010082004010000001DDF92DFFFFFFFA000FFEF500029BFFF2A0157482A815AF8021520152AA92696D7EAC7CF1A5A0011BEFC1FFFFF72FC9FFD9093C6D80400010D8F23C4100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h0001005090110200000000000800000800000367E3E3FFFFFBF85043FFEC90053F1FF4001AF648012AEA400128AD45556DBFDBEFFC780200BD468ABFC7EFFFFBBBF3F7CA841E3A00000024201ED00800801E0004048265400040008800000800000009F9CB15A2FFFFF50011FFF420007DFFF24015693554400209A28282AAAAFFFB6D357E0000004D05059A7FFFFFFF3F6FFFD302071240000010000D26800000000000024220000008004100100000800003F37D07FE7FEFF8A05BFD73801BFEBFF92045F6C4951200010458AAAAB5FFFDFFDF808000B956BB82393FFFFFF89D62FFF14001002500000005CFAA480004002408101220040004000000208010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000AEAFE0BE5FFBFF20085FFDF40823F7FF5004A6519F5601048510552A56EBFFF77C000003C7811ACC7821FFFFFF33BFE7FC74880000040000003E6D0820000005000000010000000002804020802040013E5FD0FBF7F6FE2A10BBF780000F43FF00015DF258000C356A42AAA9DD5D556EC00000C3C7891B99B06F001FFF417DFC04000000390200001E1F08D0100001000208029C0008000000208010040830007F77A17FAFF9FFA0041FFD000023F6FF4802AE509000F285102955576BABFBF0000011E163C68A569D370007FF036FDF4B1A0008340100000D0C86A0020002000442001880040000010404008A2845027E3DB0BF1FF7FF540057A600001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'hB49FF44015543000ABF428E89555ABD7AFD000005E8A1A3C54F1E8E00C000FF800BFF800000001D00000001007198800000C00080A0184000000000000010040003F07C77C1FF1FFDFE0000BF80100146D7FE0800BD000093F7F45022AA95D6FF800007575AF8F1E386AEF04114007F489347800545040C0000020001DDC0000000000400000B8000800000000001080021FEFAAF437F2FF7FED4017CB868001FBBFF4000A0023D2A4FBA21496AEEB7D00005FECAF050B163C380B6005E01FFA0235F00228381840100000019F78CC000080400000C08C8000002010020000240207FB9BAA1FA3FEFFE0050764B1000A767FE80001145E78494FE8416AA557C0;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFEA7786F1FFFD7F0001FFFF80000BB3C0000AB639568800002D86F2B40040000000000000004100000000000C4C0000140004001D9EC00320000000000004000000000000100000000000000038E0FFFCC51E0FD6FFFBFD28AFFFFD6400174F00000576768DA80000B6A117C6A00000000000000000200000000000100D00031CC002108F0B8022D0000000000004000000000000500000000000000839C6BFFFC7E2D7E67FEFFE800C7FFFC40055BC004002D928B7480008AE94EC39A0000000004000000000000000000012240005010004A185CF82011000000000000E000000000000280000000000000420409FFF61B92BF5FFFFFF4159FFED1A000A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'hA2FD4001F483DB200003B442ABAE000000000C00000000020008000000010000370B000025476200B0C80E3F83E80029EA9C01C0000014000F79AF00010210C09FFFE2D7D7AFFFFAF60003EFFBF0003D3FFC5002B6541690000508075EDBA40000000028000000080003F767E6C00200068200000002E82228503F3F8FF4000C0080AA0C800124002004008006040000DFFFD0A7BFE7FED7FD2041FFFD2C004B33FCA005F485FE204000129975B769400001008000000008001C0800001020000581001013A180C9400028800000001D400520206000940031125200001820C28FFAD2D7DFEEFFFFFE8101FFFBBC0205DFFD100772536A820000484D5EFFB400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h0A4800000000000C006004000000940006C20001004000A01822160004000049820380040000680044CA9300000410000FFFE0F9FC41FFEBFA4087FFEDC1001FFFFC8003ED053E05000022322F6CFFA200000000000000000040040800120000226C0000856000A880071B11000C003EB01040000000080026E0D10105041040A3FD95E97FFBFFFFF08027FFEC1817A793F3000D58AAC0000000A04EBDFEDFF4620000000000001000C000020008000040C000140202185448550C1000000007480080004003A000A514B00004441011C3FF9DD8ABFFFEF7F502A3FFE9D0845E8FFC400BE1540000000015F2FBBFF403800000000000000000C0010608845000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h308200304020682A228F002000080021A30400044006A000766C95000400144089FF4EF07EFFFFDFE8801BFFFF440B27EFFD000DEA280100800121596EEFC00EC800000000000000001FDF4D400230001044000802883C2A088FC080002000F594040000800150000134D20014151000847CCBBABF9FFD6FF4029EFFE8000036BFFA4007F8400048000010EBF7F70037640000000000102000105001340020006200006004042630080000000020007BD23BC00880004000DFAEA0000504104881FF7FA9DF77FFFFF80017FC0040004DABF2001BE040DA8080002A36AFF0056FD9000000000000000000000000001000020C000824101B0002000000000000F9;
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'hF77FA401151575C00000180010DFFABEA500A402256C012820F00802D3C1C7F494431E171A01802080040000147E54828000000040095002100A2202000208601F9CDA17EAFE5FFBFF08001FFBE581CBFCFF480057D2DF0000000200007DD7EBC00A8028AB9000011082040881D6C541000E080D08055106946000001032C7080000040000048440000E3000008218405FBCE7474BFEEFFFFFD2163FEE1C0005757F9000AD4578000A000400007BBD5F029000028A34C804220200C861624280052D810B80050208009000001201A2B400104000000448B402083000000208604FDDFB6BD2BA3FD7FFC8003FFBD00013FBFF40005755C004C4000180001ED7E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00008000048800800100D0A0000B228023C7820000602080015040000807BD0880001000080222020100010000020800FFFEFC4E257E1FFEBEA0115BFC80000927FF5000AB02011A8400044000077900011141000A4420004028585401A1C00143C2C1D00285140011B40000000790A0000400000008515285000004100008406CFFF2AEEAF97F97FF88005F84040043F7FFA000AC209AB1000000880001C00008AAA008102A20010088330006C0084133E3A00403E0480078D4000000239CE01820000001010A9801146008010400007EFFF41FF7FD7FE37F4011FE083080A6FBFF50008042AFF20000001100000002FD012000020100B40000000000040140;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00E1400061F100A03C6600000000009420000000000252200000000000000040FEFFF02E7D4E3FE7FE9000F0886A00097CFF70010902BB5500000048500080085400000001200290200000000000008001B59001A098D0084E0400000000000000000000000165400000000000008242FF6F681D7F7FFFEDFF4015E43FB080A5FDFF8000201055E20000042509000027FE000000008080008000000000007A4005D01000FAF800C00A0000000000002440000000000010800000000000840042FFF7D4570FFBFB7FFF00FC8FFF80000AF1FF20000E8DAF540000000AFF60054A8005140000002081000000000008588000F2000150780E241008000000000009;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h000000000000528000000000000412407FBFE09EBBCFFFFFC007FFFFFF91002AF2FF40015A9752C4000000B500C002550000A000014000410000000000041600040040022C00350500000000000000000000000000001C0000000000000E30C87FFDF85B56EBFFE0037FDAFFF9D20005FFFF0032BE22BF500000000A85E000E00004140000000001000000000010A4000811400008022E220000000000000014000000000000900000000000000810C07FFFAA1D4BFCFF7F800016FFFFF5002AEBF800055B7D8BAC000001A01A2B00000002A0000000020200000000001010000000000200071B0288580000000000100000000000004D000000000000842888;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hFA44;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'hFF7D00D1C60FFFFDBD80001BF6FF4D033E0F001C0DC17945C607E7BFE8C047FEA7BFF87C6A177E2805305DDEFDEFFFFFFB0F024EA4490018D7FFFFAFFFFFFFFD0000003EF7FFF44FFFBE6EE3BFDFFFFFFDFB23A3D899FDE0FE0000BFBFFF9987FF1FD63B07F01217AF6BDA57B700C07EBFBFFC7E31FA1FB21A40247FF78FFF7F6F8456ABADD800097FFFFFEADBFFFFFF1000000BFF0F34BDFF38D140F7FFBFFFFF7288E77070FE1BEC0001FF9E0F435D37FD297880B003809FEA557FFF8743FDC3FFDFFF00FF77C040A04CA4FDEFFA7FBD03ACD541050008EAFFFFF5FBFFFFFF00000037F9AF3FD3FD7C28E071FFFFFFF67258E601FC7E853C0013F43855F464;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h0FFE73F8798700A1FFE233F77F0347397FFDFBFDCFFCCDF15028010BFFBD4A1FEE0C55672B500003BFFFFFFF7FFFFFFFA800001DFEAF1755FD3EF0E477FDFFFFFF36B3C209DDFE0DC00007FE304E463A0FFDFFDC0C02C020FB5A8469BF28076CDBF775FDFFFDEF7CC00000056F7CF7BFDB02C2B55F4B4001D5FFFFFDFDFBFFFF0000003FF5CDAFF7F8FC012B75F7FFFFFE946BD637FF1F9C800027F98249817FB992BEBE0702000A33D72515FFA00FF53BE11DFCFF63D13E0020040AFEFEF7DFFFDD5FC1CEE000817F7FFFFF5BFFFFFF100001BA7F852BA9F8BCE0E060F8F3EF79A08BF406FFFFFD000037E1848C60601F47EEC5816020009E78D062BD871F95;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'hE7FE7FFF2F815FDF825C00101FEB8FFAEBAAA2FE36700100EAFFFFFFFF7BFFFF400000BFBAC797F3F97F0195EA7FFFFFD6A7F3184FB7FFD600007FCC064E2008155FF36F8056900027D7A06B4C93FFC6FF53EFFFE781FFDBE93400003B9DB3FD3EEABC374A3D0040377FFFFFDFDFFFFF08000017FF71EBFFFDFC901FF0CFFFFFE9C60A185A467FBC00017F04064DC90A03C40DFE20931C0018FAA8119D85FFE15FE99FE7FFE47FB6F2F1004045FCBF67EF6C8222841409011FABFFFF6B777FFF0000000F7ECF85F2FFAAFA9765FFFFFF939D944117C3EB900003FE6041960803062F75B2115E3D000239FF01DA637E51DDDFFFFEFFFBFF19FC60008003FF3EFD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'hECB77FE00F8240224B7EFFFFBDFFBFFF2000001FFD93D5EBF35EE1BEF5FFFFEF051C38A051B5F5E0000FF86177440500E001793494BE5F1808FE7B8E5118EE05EF6FFFA9DFFDBF837FA0002003BAFFBFCF686AAAA008000016EF7FFF5F6FEFFF0000000FFEC487F5BFD087B36BEFFFFA586C750000A1FA80001FF10043F1CE5258103844801C407F00333FF8E2117910FFA6FD4B7EFFF7E077D140800076EBFFE9B77D600FC2A000C3BBFFFFFBFBFFFE80000017FF57CAF0FEFC07BD75D7FFF479D0F6080305F800001FC30320D00400101054D69C45847BC034FFE40DCD864175FDF5B6FFFBE177B7F000C051FBEDE3EC1D3FDE67C10C0205DEAFFFED7FFFEA;
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h3C000200800078952DFFFFFDB77FB159EB948425815005FFFFF6FFFF39BFFFFE000000277FF7F19F7AFFFA03EF76FE3735FFFFFFFDC6CBE1DE3EE01EFD30DFEFD7FF9EA2303FFE48850BB08EFF9828E36FC54020120283C5CDFFF7FF82AED565EBFB7290A00402FFFFFFFFFFF95FFFFE00000105FFFBEFFFFFFBE813BFEEC4EEFBFDFFBFFBF317838CFFE07CEBE005F548FFBE1D03FFFD5387AB309FFFE6C08033C41000000945FE2E1BFB7D07BF7361DEC9187410A0013FFBFDD7FFE9BDFFFE00000043EBF9B9EFAFFFFA15EF5D95C0FFBFFFFFFFEE8F43B933D2E77EF617F30A3FEE7A43DFFEF807CCB4FFFFF76A1270F84000000408C25EA75FF507FDD4E3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h71BA6AA16184057FFEFFFFFFDB887FFE000001177FEBFFBF7FFFF016FEABDD81FF5DFF7FFD4D5F04C29C0033395907F7007F71B91083F91507CDF46FFFE09427EF3C10001012074FF95CF69CCF7FA0FC8744940A14288CDFFFF6F7FFE8AA77FE0000004AB7B154DFAFFFFA03BFFE3DF5FFEFFDEFDBF2FD30C62DB55F4A56E70C560707F24000AE96471F575FFFE2CE57F69F80200008083A65BF7B6B4DDEECAA7B76555142000677FF7FFF7FD52EABFE00000023FF342A6FB7FBEC11F7FAFBFFFFBFFF377938FCE20C2EE507C00336AE91849FD4F80426E3349A83BFFFA3313FE647E00C000013AC65DC3F378BF371714E954C0828088B3FFFFEFFFFEECAFFFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h0000008FBB5D3A5FFFFFFD11FB5FE0FFFBFFFFFFF0E130861017B88780828E4E400C3F1D3C039BFAC1981B7FFFF636FFE3F7F00002802251F71FA9BFDEAEC475779A5152821006EBFFDDAFFFF40E559E0000051B42FB08BFD7FDFC12E14B07FFFFBFFFEFBD8283BC7E0A6C1900C8690F26D48C01CD100DF80D25767FFFEA007C09017C880100000175AD86ADEDFD94367DB5520404000EDBFFF77FDFE9A82FFE000002C11FFEC46F9FFFF4016ABD87FFFFFFFFF71B812700B267220A00177A0F0681C34012501F7A0781F82FFFBD25EC06041E94004190A7FF7C3BEFEFF6D89B27D5D95140008175FFFBEFFBFC208DDE00000AD86BFF30B7ABF9FA82F7EF1FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'hFFFFFFEF9472074003BA041C0200C40427E1D87000942E7F25E8F7A3C03C17FB1DFCCFA100100003DD2EFD77F7FF6D1696EA6F08050041BF7FF5BF7FFEAB99EE000002FDB5F2F4EFF7BDFE02B9BC3EFFFDDFFFDE92F050800E70C6F00E2040007FF9C60400B4169B064A77E92939B7EFF1FC93E003A2A80DBF39DE5FF97ED82B6491D4528800014AFFFEFFBFFF8830BA000003FD7FFDA4FB9FFDFA8653F07FFFEFFFFFF7B963C105507119301400000D37FDCB8C002D6585FFA441C387206FDFE7FE47FC08128002FE79F32F7FFDB3A6B9853384004000DFBFFD7FFFFFAB407E0000079FE7FFA07DF7FDFE0C56A1FDFFD7DFFE7241EB06100340CFC08911001F;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'h7BED1248011517FF8BFFF9853FED555200000001FFDFE56E7FEF401FFFE98003EF3BFFFFFFE81FF4F8A60F03E05BB5F64E7A1100A38FA9010E0790A3A6E79000001191ED6E7DE9010116F7BFC9FFFCEFD7092410A20A2FFF987BFE2FFBFBAD5600000243F69FC5FCFEFFE00FFDB620F1FF79FF7F7FFF1FCD10DBBF83E10C787C4DFF91D08600A6E02FFFEA204BFBF00000020157FFFF34A9648A7EFBFBFFFBF6FC8C8080110043FFCFEDFDFF9DFFF6AA00000003FD5FE3AF3EFFB05EFFD10885FBEFFFFBFFF637A65F56F6CFB8002EE9E3FFCCDBA381D650DFFFF83FD20BFC00180E035BCFBFF2351225BF7DDADFFF88EBCA0A2040002AFFF037FE6AFFFFAAAA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'h000000296D1FE17EDDFFE00BFFF34067FFDFFFFEF7FEEF5E97CCA6C1907F05E62FFFE7400D2BA35A8FFFF77F8F23BF000080882577FFEFE8EA9AFEFFF5FFF3E5FFA25040400051FFFEDF7F803FFFF5AD000002F95D5FC3AC3F77D02FFE984B7BF6BFFFAFFFFFFA1A0BC52173482FA3C78FFFEEE40647D8D9DFFFE6CF846DCF80000001ED4973FFC95552FFFDEAFFF9EBF6F28404480005FFFC9FFF785F7FFF7A0000020D8F1DE4FAFEFFF09F7E910CFF2E7FFFEBFFDBF13D65F1BAFFC67790950BFFFF7FFA1FBB638FFFEC64132A77C000000383FD6E8EB552897FFB8EFFB5E5FFEA02922000537FFEE77F810FFFFAD60000072FF38FF0BF3F6FE03AFFD8BDE7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'hBCBFFFF6FFFEF5D1CA2600CB4F9DC9EA03FC6FDFF40939E58FFFE7261D2275F20020024201F3176EED2DFEFDC9FFF2D27BFEA000088029FFFFD7FFF3DFFFFEB500003057EB57E4DEDFFDE857BE9BBF9D6C5FFD7F3FFFF587C21342E237C8506E0FCB228DF783626C1FFFE6CE4379BB7E00C2040603C25FB7FBFD7FFF86DFFAEBFFFE0809100003DFFFFBFFED3E7FFFAA0000020FFD2FD0BBFFF7E007FFFABE54EEF7FFDFFFFF03DF86068180079850400DFFF20BF8F07D3C3FBFF78050563F5E840100538BA93EF5FF53FFFDE6FFF437DFF58116022017FFFFFEDFFEF1FFFFDF00000057FE4EF0FFAFFFC15FFA87FF7AD3FFFFE7FFEFF51F8E628E230B3E3490;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'h0FF9BADEE3FCD87E77FF4E88350189B7E0C410022419ACBD7F5DFFFB83EFF3DF3FFED08951100BFFFFFF7FF54BFFFFEA0000000DFF07D25F7FFE15E8DC815F73DBFDFFFFFFFE7DFE3FC038412793E8C103FF968E71FCA07C61C1F600172853F9E82000081C9C0D17FFFFFFFDECFFE93C9FFD2F45008003FFFFFFFFFC4AFDFFD5000000476D87F4BEF7C00BFFA34207951B7FFFFFFFBDB478038250094200FB703FFFFF7223EBD33B18E7270363B855E47C948100702E76EB4FFFFFFF97FFD26FBEFAE2D1500003FFFEFFFFFD9E1DFFFE00000016FFF7E4EBFFFFA027FFCD78C3DBD7FFFFFF7D5BF0E20BE192163B7FDE23FFFE0E4BF7F2B70057011B9EE543A4;
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'hBFFFF4E34002D1477EE809677FC8377FDF7C5DFE02008000FEE9D491FFFED2095E0924B10150007ABFFFFDFFFFF79AEA00000FCFFFFD381FFBB9FE1CADC3F7FF7FEFFEF68FA70801748F3F8004D2C0797F7F9BF87002D413767A424F4533FE3E5FA3184F08285C017BDD1EA957BF614D2315DBB8A854012FFFFFD7FFFFF78D400000005FFBFF2C0BFFFDF83EA7B3EBFEFFFFFBD3DF6611A48797DA0090E0C0E1F7FFF0383C02A413DFF4011FB9BDAF6FFFA150A7F2404000DFA3F6E8FE9FDA0B930B56550168005EAFFFEFBFFFFFB38500000057FDFE1B06FFEF454940F7FE7FBDBFEEB6BF0C2011E013F80090B803F8DFFFF9678F004F65F32BCC3E6FFABDD7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'hFF78BF4CF0099880B7D7CC35CE7ABF13D58DCC3E025C2A8DDFFFBBEFFFFFD9480000006FFFEEA0A3EFF0018AFEFFFFFFFFFFCF583D1B840ECA8FD0001725056FE7FF1B1C43C00A43BCDF8DCFFDDEF7B7F79CDFD27C2C15215FBFFCE6488D6243422CCBD521520027FFFFD7FFFFFFDCD400000077EF7E4A40BFFFFF4EF1FFFFFB5FFFBED9BC619403FE7F600100771EE26FFF825018F000F738ADC032ED07FE787F6DDF9ADF0892986FF86F3759879FC51B5A697B504D0512F7FEBB8FFFFFEEA80000005FBFFE5657FFECFAAD99FFFFFFFFFF7D79F0EB0423054F8001A21E571167DEC094E61C0042B9FFEA83FEDA3E15BFFFFF5A57D274A097FF6E6D07433F91;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'hE242D2ADDCB08045FDFFD6FDFFFFE4EF00000037FBFED8ABFFECE109E1FFFFFFBFFFD0ABF1C44FEE017B80011C3D896107FFE2095B8707CA1DDCBF5579BFFEAF7FDBF341C1E0E5E22F7FF1FBE4708B901EFCAF5F2BAA8289FFBFB77FFFFFE9680000005EEBFE5E3E99F4CE27F3EFFFFFFFFDB187C3A83DFD45F70001CE8B5FA107FF2C1C0561010CBF676DAF47FBD75BFFF7F02A5CFFFCA035EFCBC37BFA6FC58F0F23A16C680024FFFFEBAFFFFFBFC50800006FFD6E5705F0FE731297EFFFFFFFFBCA4F1CF23EFF02F800021F844AFC37FE4B018338C1412CFEEFFE87FB947FFDFEFD37E73FEC0007ED5B9EB3FACEBAA6EFF54D2D6C0292FF5FEA7B7FFFFD5B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h0000003FFAF80007F3F5E6EE9FFFFFFFFFEF0FFF1C63FFFE03D8000CEE0C074437DF275070762C10AF7FD57F8DBF02BFFFBFF74FF43FD8050CFFBF7BDBF9EBD5ED9124BB50EA0004BFFFFDFFFFFFFFCF1000002FF7AC0BD7FEFDF9F87FFFDDFFFFFE947C30DBFFE1BF600007EE36EC40EFFE08E09805850EC04FE3FFE60FC3BFEF3BF3BFE457F20401735F5B7EBC77FD323C7340A6A04048FFFFFBBADFFFFED10000003EFD601A5FFF77DF7FFFDFFBFFFFF631E02B17BFF17FC0000F34FC56C4BE1F26781F05E43FC127D97FE037C0FB9DF7FBFFF553F82802ED1E6EFBF7FD712D876CAC6D570002BFFFFEC76FFFFFFB5400002FFFFBA389F9BA313EF6FFEFBF;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h8000000FFEEAB3A9EEF89FFFF7EDFEF8FFD31C31402B7E00007EC11A35BE30C1D82001220F0019EAB00537F80366A4A7F002FC7FFB7EFA4FCF780090004F3FD7DC677BA113EBA0005175FFFFFEBDBDBE80000007BFABA6083DA90FFEFBD7FDA427D7385088049800007E981B51002447565803A0FE0294DFEC025DF4F1E1853FBC7FDA1FF53FFC3FE75F03A058BB7C5FF6FE77FF31C38000803FFDFFFFDFFBFD800000097EC7D005FF783FEDF7FFFB40A62DE3088000B08003BE181B0ED2001F05430003FFD00B7FE700B6FBB290169FF279BBFFEDFFFF7FDDFFC0C20006BFFE6306BFEA55A38000285F57FFFDF6BDFE94000000FF4B30357EDA1FF2FFDFFE81;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h9A3DCE084011E8000FFAE1F61E40082E2C1C001BFFE57D9E7BC03D495648BC29703DD75F1D15FFF093B7F3470428F9F5FFA97FFC8BF20084050FFEFFFFFBDDF6800000117FC7C7F9FF683FFDFFFFFF0F26B290481836D200B7E4E205FC5A20304F1F7111FFFFB7C7BF701BD6CEA3B2E1845FD5FEE1FFFFF9968CF4841A83BFFA3B8DCBFB5769880012E3BBBFFF7EBFDE280000057E4C7FD57FEA37F17FFFFC9FE0F77A0D022D7D605FE7800BD00860107F44E801BEFEB9B9AFCC06F6926022A8CC4526BE3FFF7FF82BEBBE0638007B9FEF3EEFFE7D98100004A4FFF7DFEDFDBC800000117E7FC5F45C907BF4FFFFED5FF8E022804054DA49FBA51F51C6500000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h2FF8BA01BFFFE22EF9FF00BE2450F98C891FCCF705FD3FBE97F3EF80540157B43F33FCFF6BA9020160137FBFFFFBDEF64800000ABFFFE76C799437A37FFFD53FFE393420007B0AF5FFB288ADD9520012F7B43A044FF2F8171B4D800E8001A83F02FD94779FFBBDFFBFF1FFE03D808AFF7CE3FFFEFF838D8000A85FFFFFFFBB7A920000107797CBD4D90177F5FFFBF5FFFD02F28800F569B1BF33871EF1070003F6BF8908A7FBF93597FFB00FE0000305C0F40C7D3FDC73FFDFE0FEF8518018FFFBF1A85ED5F0050000021FEFFFFEEEF620000000F563D7B439026FA2BBF72FFFFE8654E002EF4D9FF5C76D780220000F901FE34E03C7F8300DEFF802E42440A3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'hB0438737F718BFFFECFAB6BC0006029D6B33520FAAF030000054A3FFFFFFFBBC84000018D7ADCFFCD8423FEAFFEEC7FFFD80048202E1B397F2C921BD0030003F8E83EC820027FC4983BF6600BA30512D8C0205F34FEFFFEFFE45FB5F0003047AFF4B735EF76D6240000A96FFFFFFEEDE51000008BEC6E7D5690076E0FFBCB39F9C7000344D6B231DE61661611D0000FF0249FE338813EDA400DF79000ECA123623C34036FDE177DFFF05FF7FF00001EBF70D31BF2FF49E20000549BFFFFFFB6A840000107F85CF7CD8027FE1FFB1B3FFF82850B81E0B906F36051160310000FD403CFF84084BFF004037FFF0038C0423ADD1E07335B37FDEFFC7FC7FF054C04E;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h1036E81A3A01FBE01413FC08355699FB92BFFFD9FFFFFFFE1458AA117F924F4BF5ABDFE1B7AA6555680200001515DFFF00000000087FBF87EE8B287FC04215E8C928F01F8C1C6FEFE001000BEC897C23D00FC4DD7A07E741D00AF7022AE51F68001FFFE4FFFBFFFFFBC1DA6B762F0BEF5AF3F7C1F72AEEBE9520000000A190FF0000000013BFDF5FEC7A4BBF00E0A18592341C684FFCED4F800A008F2302249D104C90EFC80FD9806025EF60899C3DF6BF9FEFFB7FFFFFFFEDC441AFFC2AFFEED2F439E517C2FBFBEAB14000044AB0FF0000000004F7BF3FFEF07A3F0180192F1100100D07D182C5002720103DF3F804902407D7E0DF5FC7B089FFC0546BEFE8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h7FEFF7FECFFFFFFFFE030711D091FFE724781E413710BEB6AAB4100028344FFE0000000010FEFC23D849957C020205D64A84A380FD46021200F002500DF77002EE88063C81FC6927C0BFFFD84EB7FEB2BF9FFDFFA3FFFFFFFF804EEFC05FBBA709FCD78104FEBFEDD5540000048923FF00000000287FE81BDCCAFCF80907C1DE208806910004012031F56611349CEE9009C0F66487E8F4E8C0F1DD7E620FFBF01F8FFF7FD4FFFFFFFE02FF3E98FFEBEFCFFAB5F80EFF3ADB554B00000204915F00000000035FA433B8AFEF601CE508660A8005812138411007F8C480833DF5E406E650A30FF9604A006F3BCFA04DEDE02F8FFFCFF37FFFFFFE07FD69BBBFAAF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'hFFAFEBFB85FF7FB79557400000512A83000000001969E83FD85703C027EFF40D43500043802260000FF1C606000099E018FFF7D07EFD0618801FC2337913B5107780FFFBFD5FFFFFFF1FF54AB0FE1DFE75D0723E0DFF77DEB549E0100004D43E0000000025CFD037B12C5000F9FFFC41AFB6000888D0D8001FE79508027A02C001B7FB807E7861C800A1FBFFDE66A840F3E4FF7EFF57FFDFFF7FF74889E38FFFFBAAFCAF9DFF6DFFEBA340000012214C00000000121FD437B278F581CDBFFF202AD80040234212007FCE60B0828711E0003F3EE7FFFE6961D800FEED3E1F281D7FF077FF3F9EFFFBFF7FFF0FB75073D1EF01FEEBE0FF5FFD34A8A0A800810225;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h0000000004BE6C27B2D30D03FB5FFEE01FC301F1168460000CBA4E802081C1A41E7ED64FEFE00E6148253DDE779290157FC487FFE7F5FFFFFFBFFF98E38C6EC27B62F9B6F8FF6AF7DB2B3000001054CA00000000007CCA3F2232060F1FF19C7106ACE5E5A74E20020E323F28A050F4227FCB845FFF70905F7289ABEBBF9848417FE9A3FFF9FDFFFFBF1FF573A2316FD747FEA5F93FFF7FBBF6D7B024000080000000000011FFCC7D64A4141FDF7CF90720C667FD3C9FC0042046FFEC060413227BF80DFFFEB960D32904D3815BF2A0847FC279F7FEFE5FFFFE7FF35CCD947CE6B75BB019AFFF6D6FFD956010000000020000000105FB0E37A56C643F2FE11C33;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h7E6CE77F260822C80004AA3FFFFFFEFFA800017ABF4FDDE4BB007E3EFFF10FF7F9E658227B790FFF300B9FB0000009F5808CBFE4508BFF000009F79401E1810AE620AC829ECFFAEBFFF7F87E7000C015FFFAFBBFAC3F000800111EBFFFFFFF1E80000400FF46C79AD4022F13FFC122E3FE3A3098B66E4DFC30041C0210000BED06D79FFC46B37F2180027E2D0098A6A1B9E01A854DFDFCDCDFFF38FC7E4080891FCB348FAF04A81000024F5FFFFFFFF7920000007F87EBFCF8018C41FF81F89CB886AF8632F957783103378010004FB4443E25FE0E927000000092F14006206D5E7F7F0C6CEFF2ABFFFF1CA3EF000175359F9A67FF95410C00022FB7FFFFFFCC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'hA4000000DF67FEACC480BD01FFB1FF4EBE311762AFC52EE18087EFCC00002668222DAFFFE009E0000A0023F15001AE501F16954225FF48EFF3FFA97E5FE200101BFF3C9F3687CB63000048BEBFFFFFAA80000000BF4F15D03D14FDC1FD89FFDFE00B06B42917B5C180C177C000017CB0A04E78FFE23895202A0001FE0401E328EBC540F816C798BFFBFFE3FF3FF001E416FE60D7BE8B3610800011BFFFFFFFFFA80000007F3FEAB875407103FB0BFFBFD8A08588EAE7EB041DE3AEC00001FB4260017C1FFC40A260201002FFC500388815F9FC721A5633FFE4DFF9BF9FBC026029FFC5DBB34BDA4480002A7FFFFFFFFF800000003FDFE7DDBE003D45F44BFFCF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h09C9850BE95CEE0C4A3DBBD80007E928063017A5F9509582007010FF00400E02AF7E7734B0F7FBBF073FFDC77EAF0D50117F10607303A9410000113FFBFFFFFD800000016E3FF731E0007007C48BFFCDD52B460A4B8EF870661FAFFC001FD40436D30BD87646A664000103884690038070DF3D5FF35BE57DAAFFFDCC62FBC06018DCA4BFD6ECD63402002416BEFFFFFF800000005FFFEE0C1500F123C9ABFF6477F52844D223782047AFE3E0003F2A0F2F7283F33FA9C2B1600C80F2F3640000A39F9CDFFCA226F26AFDFDF23F9DF0C0787FFAD1BC180A410500005DFDBFFFFF920000007EFFF530C0007087C823FED93F2600C0002FE180BFDFDE6000FF1114;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'hB0FDD19C4FAE007FB000180FD0C90060562E2A3FC815DAE41FF3BDF17F8FF820107FFEE7EE56DA902000200FFFDFFFFFC08000013FFFE15BAC20F10D1203FFCAF632334A07DDC10221625F8009FFC82BD1D779BE3FDD9738D6082893DC184000147CBBFFEC026BCE67EC37FDFF6FFE4E20BFFF1DBE0A65688900800BBFFFFFDF140000005FFD87E48014F11F5117FCFE3802D6400B5A082CEF20030007F680C57FEFFC600BFFF74D3F20004F7C2FB0080AF413FFF74CC9FD7FCB6FFE7BAFAF8000FF9FF1FD576AAE08000023EEFFFFFBC00000006F93FFDB8A60F23FD047FCBC418554004605040F3C18BC000BE764B1C41FDE1C027FC06D8DE08FBF9F474C02;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'h17E21FFFFF84CC6BBBA2FFFF766797E0003FEFD1DA2D6B58A80040553FFBFFFF120000007F4777A74215A85A1107F8AF4341C0294F10406C7E330C0057D782F03E8C7C4C08BFC6A1BCE401F7EFE0B800B988DFFFFFDE30E63FB9FFBF6113AEF000FEDFC1BE1BF6546000000A7FFF7FFF400000025F05FFF714D2DABF1107FAE2A40F1C985E10630BFDCAD802CFBADC3A3FFD2F26583F87BE80F23B54F8DC04803D54BFFFFFF106EDB586FF7F7E9FFBBC007F7FE1F50DD7572000000757FDDFFF15000000687FEF8C6A36FCFF860DFD765C4D746C38331337DB3E000077E02178CFFE77E001664CD029BC3D4BFE3F0E100C00FFFFFFFD083CD60FFF377E7FE66F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'h805FEFD1EF1FADEA82000002BD7FFF7F000000007EBFEBF096F4BDBF018DEBFC902D6E4898010806517E400205D000BF6436CED8307996BE5F9D974B17FFC0240A8FFDFFFFFE9724FDAFF174FFDE0BD7D03F8FE1DE555F555000000017FFFFFF10000001E35FFFAC0E7DD6BFA83FFBA7CA68B5608E801A04684000208B77008ED80F894354B1F65466B206AEDDF7F0E90397EFFFFFFFF0E2765FF55FFFFB978AF07EFFE9ED26B7F54100000A4BEBFFFF454000082BDFBFDBBEC3049F20FFEFAF68844F00A9E01021E810201023F9C06F9A05FCCCCBC4A34F2DB2022373BFFF16496D75FFFFFFF9CA010F8BDFFFFCE7F7783EBFE5EF04D95D680000003A7FFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'h100000B404FFBFAE2F83803F39FEF7CFC2327C2CF808B084E0800082005AC809FBD87C574F7F441E444C8282D8537B8D82A957FFFFFFF98393FA06FFDFBC6FF35E7DEFE9AF27D7F790000000046FFFFF040000401BBFFF72FC43003F137FFDFB8500EED7A86E9918D0000760F87ED012FFE22E693CDF40EC7A8F78E0A32EEFC8057E57FFFFFFFEEFA6AC20FE87F73FF2979FAFE46E07AEBE42000400292EE2FF20000000007FAF9C1E0C60DE0F37DFFD4E3FDFEF4CAB10F1C10000B4FF32FC197F680FF8E8E9C782F4503409BE49FBB011D7B7FFFFFFFFDB0B2A7FF9AFBFDF4567EFFFC9B72135DB5840000054C3FFFF0000000000FFAFF4AE0006FF1E28F7F7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'hA13BEA90E56F98F2C8000028E863AC0C4FDE55D1B7F247CC7D7F220C4BD2BDF8CC7FE4D7FFFFFFAB0559C7FA5FFFCFC5F9F3FFE5EF0D5A6DC80000002AB55BFF0000000014AFEFAD3C10407E30263FFFF339EDFFFEBC018DFC040701D8731BE817FE298FE2D91FA0059A1013B4EDDFFC57F7F9FEFFFFFFFC2C89D7A6F3FFDC63E3BCFFC9B71AAF93FC1000008468B7FF00000000023FBF14E04828FE607C8FBFE640CBFDACC8075F7C0001CA68DC0EF421FF500F0C267F6FCA67E0A0CD3F6FDDCDFFFD8FFF7FFFFF91EC1E10DFFFFF87FA2F7FC557159EFED40080002AAA0FFF0000000012FFBFFB4808C2FDE06461D7F3830E7F5EF0385FF0002088188B5F99;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~132_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133 .lut_mask = 16'h5450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~134 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~134_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~118_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~131_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~133_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~134 .lut_mask = 16'hDDDC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFBADBB554080008000000000000000000000000000002A08000212409105FAA339645FFFFFFFFFFFF3F43C010000000026800D28707F5070057FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFDF6CCAD6000AA0800000000000000000000000000000076000550A44891D5579DB26FFFFFFFFFFFFCF420B4820000004800BA9538BFA858015FE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7BDB752A882000000000000000000000000000000003408000250116005FED217525FFFFFFFFFFFFED4040000000000070015661E1FCC2801FFF1FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EEB6CA48002A4900;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = 2048'h00000000000000000000000000800580005408AAA1155282EA8F7FFFFFFFFFFFC2FE1871580200007801E554F0FE61C015BF039FDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEBBDF700008000000000000000000000000000000293000022043E040DEED23EA5FFFFFFFFFFFF6CB96788000000002F02A96A787F24E012DF8198C0C071019C0C0FCC0C0E311E31E23FFFFFFFFFFFBDBFFF91F1F47DF00FE003F803CF00078000000000004080000A80C1512576C0D3957FFFFFFFFFFF77EAA8410800000033C0C1F03D3F10F00F7F919880C07301988C07CC040E631E31C21FFFFFFFFFFFFF5BFFEEFFEABCE01FF007FC01CE00070000000000010A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = 2048'h00100144010AFB66BE85DFFFFFFFFFFF394E608C3718000028E244550E7B9860115FC0988C4E7F3999CCE7CCC4CFE10E01C21FFFFFFFFFFFFBEFFFD97F811FE01F78071E00EE00078000000000000080000082C95050D6813F977FFFFFFFFFFF16F1FC4D004040001268B27A8F1FC8780DFFF0880C4C7FB9981C07CC07CFE04C85C21FFFFFFFFFFF7FB7FFA67FAABFE01F380F0E01FE00FF000000000000820000080964002A7D788A4DBFFFFFFFFFFF5BAC2E2A84000000183A38AD039DE4B802AFE088880E7F399C0C0FCC07CFE44C81C09FFFFFFFFFFFEEFFFFDB3F847FE01F380F0E03FE01FF800000000000010000044252A9012FA84FD9DFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = 2048'h36F4DD4C420000000A0FAD0683CAE41C095FF00004047F199CCCE48CCFCFE4648488CFFFFFFFFFFFFDFFFFADBF103DF00C78071E038E01C70000000000000800000A80B4020E3D590B42BFFFFFFFFFFF0DAEB48A800084000D02D83301EF711E0377F00080407F01980C040C0C07CC618C98CFFFFFFFFFFFF7B7FFFB1F0A3FE00FF007FC03FE01FF0000000000000210000102015440F6B407CDBFFFFFFFFFFFF2D7DE2D000020000601EE05807BB88E00AFFC00A1E0FF83BC3F0E4F1E0FCCF7CDBDCFFFFFFFFFFFFFFFFFD5BE11BFE00FE003F801FF00FF8000000000000000000B40B8000A2B6E0FA55FFFFFFFFFFF5D7E2D129200002802005F82E07DDC13;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = 2048'h0177FCBB9AB77FFF9FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFDFFDFED5E084880010000000000000000000000000000000005211155051DB72FD47FFFFFFFFFFFFEABF4854000200605003C20301ED647802FF80086201BFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB7B6A016900000000000000000000000000000000000000280A4000AABEB0BD4D7FFFFFFFFFF397EAF2A4100000242001701581FE62A8057E00000000000000000000000000000000FFFFFFFFFFFFFEE6B5D400001000000000000000000000000000000000000052054552575568BB1FFFFFFFFFFFF05CBB74320000000298007C0AE0F7B07403FE000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = 2048'h00000FFFFFFFFFFFFFFFB5EAA00B748000000000000000000000000000000000000A8122009A9AFDA1E82FFFFFFFFFFFD2BF1A09900000004A8012A08F07F8C1C055E00000000000000000000000000000000FFFFFFFFFFFFFF5DBB750000200000000000000000000000000000000000011A048D5050B55FFEEB7FFFFFFFFFF0F5CEFA2400000000000037033837C81601F600000000000000000000000000000000FFFFFFFFFFFFFFFFD6FA787F50101000000000000780000000000000020000500150052DAAE9BDC3FFFFFFFFFFFE2F85D4028000800058002AC49C4FEE1A002E00000000000000000100000000000000FFFFFFFFFFFFFFFFFDF4787FCF1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = 2048'hE3FF03C0F1E1E1FE0000000000000000000BA8489180957DA9F06FFFFFFFFFFF010612AF0000000000E00B2930F2FF24F0076180494B73FFFFFFFFF00000000000000FFFFFFFFFFFFFFFFEBFD78FFE78E3FF03C0F1F1C3FF00000000000000280022802240A84BAA4EEC3FFFFFFFFFFF8102298036000000009C00858A786F905801A1C524203BFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFF5F2F8FFE3CE20703E071F9C3CF800000000000000000056848A03D2A4FA7722FFFFFFFFFFF8ADE0F0A00000000000F85AABA1E5B983C00C1E8494B98FFFFFFFFF00000000000000FFFFFFFFFFFEFFFFFFF678FF83FE04707E071F9C3878000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = 2048'h00238012428A14B55D785FFFFFFFFFFF08D70EE0800000000023C160740F3BC52801A1E292109EFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFEDFDB8FFA7FE0FF07F071FDC387800000000000001000055009D034492F82F6BFFFFFFFFFFF722A83A2080200000020D0D855078DE61E0061F80945467FFFFFFFF00000000000000FFFFFFFFFDF7FBFFF7FAF87F97FE0FF0F7071DFC38780000000000000000017C024115E06AB57784FFFFFFFFFFF6D54A9F040008000001074A92E03D6E2060001F860102BB80FFFFFF00000000000000FFFFFFFFFFFFFDFFFFFF783FCF0E0E70E7871CFC38780000002000000081002E008082A22B6BBF427FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = 2048'h4A80008001220CA8205685A800420000000081900082BD04CA0FE01DFFFFFFFFFFFB068151600002000007800D15087CF7C081007FFBFF908F0FBFF00000000000000FFFFFFFFFF5737378246C22800400220080004286840BA51764002000800400054A8024D4537F0790AFFFFFFFFFFFBD83E9E8280200000029F037AB643EBBC041813FFFFFEA52ADFFF00000000000000FFFFFFFFFF40DB52880213004040002008001800A002AF0B51000080000000002A0200B7B0175C4F01BFEFFFFFFFFED031D83F00200000009780A83D01FFDE441807FFBFED4400F5FF00000000000000FFFFFFFFFF070E67503518C84040000008000063C409F81CAE000100000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = 2048'h02004BA54023AE51BF83D817FFFFFFFFFFF4E8613600400000001C1F2F44E80FECF021C09FFFFF4A1556FFF00000000000000FFFFFFFFFF04AD84B09D98024050042002A050598003A135680002000000800405000157D827B85F476FFFFFFFFFFC04300A831000000000A0E7BA1B007FF5A01E04FFFFFA40003EFF00000000000000FFFFFFFFFF9750D174434B2400400000000844B5441CD40DD4000A000010400012AA881A6C17EC1EE1FFFFFFFFEFE00101FC3800201200024815DA15C03FF5900A05FFEEBF5400015F00000000000000FFFFFFFFFFC15A4A125270100020B2000020553A80175A84AA000000400010030A80804DB50BFC4F20D7FFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = 2048'hF8085151893A000040000A00AAB0C600FB96800000000000000000000000000000000FFFFFFFFFFC0A09053882500000001000008472D542AF11F6800100000004000228C80276E56E85FC2BFFFFFFFEC002035B6A31000200000C403DE1AB817FE4600000000000000000000000000000000FFFFFFFFFFE0AA2205D040A0000000000008961A9D4FC07E98000000100000000542804B5D05F70FA0EDFFFFFFF93EF51A0F8980080020006801B8961C03FE1000000000000000000000000000000000FFFFFFFFFFD0008891FE145FD2A811000028072AA098001DE00000000000400005124025868BFF0770B7FFFFFFFFFFB50DABA49000080C0020001E23071;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = 2048'h5FF0800000000000000000000000000000000FFFFFFFFFFF00044420041000000000000001180101740DEA40000000000000012AAA011FB45FF97986DFFFFFFFFFF6F1906A182080801E0B00077860383EF808FE1BFFFFFA7814BB7FFFFFFFFFFFFFFFFFFFFFFFFF8040110480800010008000008FF568114003BB8000000040040000929602A9EC0FB07E93BFFFFFFFFFEDC55558B08040000840400AFE541E577D14FE26FFFFFDC22102FFFFFFFFFFFFFFFFFFFFFFFFFF4008854DF5000000200000003F355102B455C400000001000000009549014E5A5F5A398377FFFFFFFFFF41EC6D1A000000010900036BA00FBFB6867D09FFFFFA2094A8FFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = 2048'h58DA8369040000000004157C0401EF798F00C1E002840300078001F00000000000000FFFFFFFFFFF6F7FFFFFFF8F7EFFE3FF1E3871C7C3878000000000000108001780020AF6854BC1BC6FFFFFFFFFFF792598C05200000000180BEA0F00FBB0A70081E000200180038000F003F03FC01F000FFFFFFFFFFEFFDFFFFFFFCFF97FE3FF1C3C71C3C38780000020000000002003600914AD0A9AB5588FFFFFFFFFFF6E15CCF80100000C000403BE01807FDC578041C001500180038000F003E0FFF01F800FFFFFFFFFFBDFFFFFFFFFA7FAFFE3FF3C3CF1E1E7878000000000000280400BA8041957054BD97C2FFFFFFFFFFF769AA25554000001001C01FF83403DCE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = 2048'h03C001C0008000800380007003F07FF81F800FFFFFFFFFFF75FC7DC36C00A040030000000000000000000000008000000001E00905EA44BCE51409FFFFFFFFFF7F13C0FA02000000200000DB2A383FEB05C000C0005000000380003003E07FFC1FC00FFFFFFFFFFDDFFDBF58A120201000000000000000000000000000000100200B4802A95DE263B67C2FFFFFFFFFFF7D32D2D8350000001F0E002642140FF592E000C0000402000380007003F021FC0FC00FFFFFFFFFEFF57B6D932E400241000000000000000000000000008000004007A0004CAB46DA4C8A13FFFFFFFFFF774D647C820000000280001B810E03F9817001C0002C01006B00C03003F001FC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = 2048'h0FC00FFFFFFFFFF77EBEDBFDE9100100000000000000000000000080080042800002D40283F6A92BE9FA4DFFFFFFFFFF7E97751E150000000013000DE1C3037C40F0014F803400801F80003003F007FE07C00FFFFFFFFFBFDD6F6DE62A4800A00000000000000000000008800000000040038101555BA5AC6D790FFFFFFFFFFFFB80F23E428000000005804B7005C1BC68B801FFC00802800700007003E0077E07C00FFFFFFFFFFFBF4FD6BACAA002480000000000000000000000000000008000082A002BEEA053B2D401FFFFFFFFFF7EA4B976140000040016000EB480E0DE307801BF801400000380007003F01E3E07C00FFFFFFFFEFB77DFFD7D57F80000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = 2048'h0000000000000000000405000000000020020102875D2496E07BADFFFFFFFFFF7FCC7E3F028000000001C015DA4070EF1A7C00FFC0080100030001F007E0383C07C00FFFFFFFFBFFDF6900B7D000000000028BAB528000B5000054800004012000082A8011EB9128B2F8167FFFFFFFFF7FC383C0F80000000002700364903CAF8C1E017FC01400800380CBF01FF0787C07C00FFFFFFFFFDCEBFA000AB8000000000000000000000080802200000000A00005058448B94A95579BABFFFFFFFFFF77003B5E8100000000011E06C2A01E73C41E005FE00C0000038000F03FE0F8FC1FE00FFFFFFFFFFBB541B13FE80041884A8262A0C0A000698000440000002000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hCCE2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = 2048'h20005200156BD56AF1BE157FFFFFFFFF210115430000000000020F8DE1600F5DC28F00FFC0140000028000F03FF07FF81FE00FFFFFFFFFF76EA5066AB55440000000000000080284000050000000020010054280485B420B6E7C83FFFFFFFFFF80457D1F1C000800000151E2B02087EE700F801F800C0200038001F03FE07FF01FE00FFFFFFFFFDAB55D4B3FE5DA800000020000000000000280D40500000000000285400569D4B2B137557FFFFFFFFF83245EABC0401200000028DF543C03FF3CA38080002C010006C001F039E01FC01FE00FFFFFFFFFDD5FA595800ACC4000000200000000000208045001800004000000D2C0103CC20B789D20FFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = 2048'h7FFD2F478A80000000015037DA1401FFA912C000003C008017E003F00000000007C00FFFFFFFFFF7B55AA2BFE594A0000002000003056C001219200E000000001000AC40048D94B4BB3F855FFFFFFFFF7DAC3F47A0A000001000200EF05300FF9C0B4160006C022002FC0FF00000000007C00FFFFFFFFEAD6FD2CA77DB58400500000080010000022445402080002000000255A0130CA105F57F18EFFFFFFFFF7FE71EAF8A80000040009005B90DC07FC609E000005C009469FFFFF00000000007000FFFFFFFFFF7AAB91348968E00040002000001001054901A4004000004200400A40008AE14546BAD857FFFFFFFFFFEFA1F73808000000800A003EC04E03F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = 2048'hE3024000005C0082A55FFFF00000000004000FFFFFFFFFBAFD65E4892BB0A0040002000000012802104B840500000000000454C80237C20134B7A87FFFFFFFFFFFAE0E85E250000003001001792C381FF1A2E00001BC014429FFFFF00000000000000FFFFFFFFFEFAADE2547BD2B40040002008000848289084A01520000040008000A0000A1A8A46D7F016FFFFFFFFFFFFA453B84C0000000D048201E0A1C05F8D1200003DC004132D7FFF00000000000000FFFFFFFFFFD7FB479A4BB003000000010800000416800B602840002000010029754026B61057937C0BFFFFFFFFFFF6F065A926000000022480055034F0F7C48E0100FD40F209C6FFFF000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = 2048'h00000FFFFFFFFFB7AB6F00660D2280013042008000008A8A008C12C400000200000025020131D452ED0F411FDFFFFFFFFFBA8A3BC1200000000009003D61C781FEA40005FFFFFE00423BFFF00000000000000FFFFFFFFFFAFDABA0A824C50000000200800002A8C80074036A0002014000015690005A7A08371BE8A7FFFFFFFFFFF77F45EA640002000074012CB281C6DF1240017FF7FFB114BFFFF00000000000000FFFFFFFFFED775CA5CA68000000000A00800121554287E40AA000000080080015050004D0A27D17A04FFFFFFFFFFFAE0517A040000000001C103A4BA0E1EFA12001FFFFFF5020BD7FF00000000000000FFFFFFFFFFA8EFBD03090D86004;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFF86ABFFFFFEFFFFFDDFFEFFFFFFBFFFFAFBFFFFF7FFFFFFFFFD20FFFEFFF7FFF44E7FFFFFFFFFC242A529B37DC00F14001018000000000020049D92807FD6A00008FFFFFF65FC32D7FFFFFFFFFFFFFFFFD2B3FFFFFFFFFFF3E061DFEB10FFF7DDFDFFFFEFE5701C070293FFFF4E0E8DA92BD71458E1456157D934BB7F02BE0020040140000000100801744101FFFD4000137BFFFE9BD845FFFFFFFFFFFFFFFFFFF289FE70356BBFEFFFDFDFFFFFFFFF2EFBFFFFFFF67A0C02008A9FDD07269542CCD061A608BD4180966AC3750019AA10900010000000210005EA840FFDFA800026F6FFF95D05EF5FFFFFFFFFFFFFFFFFFC2FE83AF2F6EF5FFFDF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hCFF7FFF4B6BAFFFFFEF87C2E0100404FFE06427A6ACE94490A08405AD0026DAB7E02AC0408400008000000001002B4203FEFBD0000136BFFE57070B5BFFFFFFFFFFFFFFFFFFFBFD3B9BAB57FFFDFEFAEEFFFFFFB575FFFFFFFFF3C8E01000A87FE065D89236E584106EC27C1860014F357003910001000C00000002144015A81FEBDFA800013FDFFD6A00A9AFFFFFFFFFFFFFFFFFFFFFD6C1C787D1BEFFFE3F3F7FFFFAD7AEDDFFFFFFA9E0501804107FF06255A629B1541861A185E968020837C2AAC00004800000000000A2000F453E02DFA000126FFFF070000FFFFFFFFFFFFFFFFFFFFFFF010B97EDF77FFFFEFD7F7FFFFF8D515FFFFFFBD3A8700C02443;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFF0204AAA3C51041020DE000A5AE00112A0071480010000000000010480963A0005FF400004DFFFFFC2002DAFFFFFFFFFFFFFFFFFFFFE1425C1D7EDBE7F7F65BFFFFFFFACB2DFFFFEFFFCF2280C01103FF8323296995904196083C60818AAC615E2ACC0004A801400000004AA4035962017FF4000017FFFFF7800A7FFFFFFFFFFFFFFFFFFFFFFB090DFD7FBCFBFFF861FFFFFFFC7DCD5FFFFBFAB781002010A1FF430DABD29A98C1061C37E0801C143363017B080000000000A4C00400586E800037FD00004BFFFFFC2105ABFFFFFFFFFFFFFFFFFFFFFCE246DFFEDEBFFBFD7EBDFFFEFF94FEEFFFFDFFDFA0C0600801FF834514B4D810C18648317AC185ED7B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h204AA20001220010001FBFC017D1202100DBFE00001FFFFFFA800B7FFFFFFFFFFFFFFFFFFFFFFE881F7FFF2F57FFEEE1EFFEFFFDE9F37FFFDFFFB783C0300801FFA30F5B211230C1060C9046A4004A316039C420001081000003F5BFFD41658000B7FC00007FFFFFF4001ED6FFFFFFFFFFFFFFFFFFFFFF114C5F9ECEADFDBB58CDFEFFEED1E4AFFFF7FFEBC4E03000007FE30059445E24C1860C11209104084140CBB200050008000000348BFEF0F80201FFFD0001FFFFFFF9010BEFFFFFFFFFFFFFFFFFFFFFFFC4277FCF2EAFFDFDF77FF7FF7EE7E3F7FFDFFFFDD0E0180400FFDB0269570A30C106083020ED004801031AD00408C02000000000500000D504;
// synopsys translate_on

// Location: M9K_X15_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h006FFD0007FFFFFFEC8059FFFFFFFFFFFFFFFFFFFFFFFFE28FFF579F5777FDF9AFFFFF6D6F713FF7FBFFFFC4701804007FA7096BA59A24C3860C1128856A0861C225A8400240018000000000A20B740001BFFA801FF7FFFFFB0017DFFFFFFFFFFFFFFFFFFFFFFFF83FE7AF27ABA2FFFB35FFFF5BBA32D3F7FFFFFFE8300C06003EF70A73C738A0C3060C1020C11B5801156FA00D14200820000002AA001AE884017FE500FFFFFFFFD20027FFFFFFFFFFFFFFFFFFFFFFFFFEDF877F87A7FB7FFD767FFFF6643817FBFFFFFFE3780C02015ED71894C32822C1860C10A04112EA78C715D08006100000000000010004B41001EFDA03F057FFFFFD80B7FFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFF57C3FB8FD55ED7CEDFBF15F83B4ABBFFFFFFD8280E03002FF71B32C52D20C1860C102041022DD688DB20010A08000000000000404AC904017FF89C02AFFFFFB2805FFFFFFFFFFFFFFFFFFFFFFFFFFFFD83BBA7BFDBFFEA55EFBEBBB01825EDFFFFFFFB3C06010096DF196B6DC820C1860C1020518204931D1E4852050400000000011100436A0106FFF12000FFFFFFED00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EBCFCBFF85DDF5F465FFD7181C867DFFFFFFED5E06010094EF19D14B7420C3870C18204E820510257C929505000040000000200001581000DF400002AFFFFFA801FFFFFFFFFFFFFFFFFFFFFFFFFFFFEDD7CBCFF9CAEBFB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h893FDFBCE85C0ABDFFFEFFFE9E050180275E19544D8824C1870C1820619B045050BB40000B80200080000A08000B610802FE890000FFFFFFEA07FFDFFFFFFFFFFFFFFFFFFFFFFFFFFBFDE1FFE9F9ED6BF6A7FF761C0E034F7FFFFFBFEE0301808A7F38514ED020C1870C183240930418A2AD00910340100020000002009550A205FC7400055FFFFF6C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFF5FFECC4F2BF2379EEA16C070BAA7FFFDFFD5F8180C0955F184D8CA828C3870E1830608B5648E57A814A029008000C000544080FA2100FD2A88001BFFFFED8FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F7FEEBE96EDCBAAFF75C4E07032BDFFFFFFFB72B8080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h427E38435F7260C1870C181060C10C9A8AD5004005D0020003D00008004AA0201FFFD200057FFFFFA7F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAEFDDF07473FBB4B3FB658617B794F7DEAEFF6F0380C084FB78C1260820C3870E183060C5061ACAE842440140000000DE0800017FA480FFFD500001FFFFFE7E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F57137F87A042FA4C74381CB7FFFFFFFDE81C0C0407630C17DB420C3870C1C1020C182083FFFDEE80EA20E80003F80DFFC03FF7FFFFFC055FFD0FFDBFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFE9FFFFFFFFF71D7F351BC373F1F1143CFFF8E3FFFFFFFFBFFFFFFFFC71D;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hEE50;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h0BFFFFF7FFFCFFFF56CF4FFFFEFEFFFF6948909545D041884000003E48100B244202BFE806C84AFFFFFFABD001FFF7A515BFFFFFFFFFFF7FFFFFFFFFFFEDDFFFDFEFFFED9F3BBB8B70FFFFFFFFFFFF021FFFFFFDFFF11FFF34D5BBFFFBABABAE7604A048804008280000027F352001D14805FFD030001FBFFFFFB90007FB80F0017FFFFFFD7FFF9FFFFFFFFFFFBF3FFCFEDFFFFCFFFFFFFF99FFFFFFFFFFFF090FFFFFF3FFF17FFC12D75FFFCEAAFFFF712950A040000000000017F0001016908004BFE000008AFBFFFEA5A07FD4AB3C80AFFFFFFFFFFF9FFFFFFFFFFFBF9FFFF7CFFFBFFFFFFFFF9BFFFFFFFFFFFF008FFFFFF6FFFD7FFF35269FFFB6EBABAE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h2E00A01005A8000000000000422003F090057F00000235BFFFFF4A03FA01405F281BFFFFFFFFFFBFFFFFFFFFFF7FBFFFEB5FFF71FFFFFFFE8DFFFFFFFFFFFE00CFFFFFF1FFE5BFFF59965FFFD648A6BF6A30A8A8210000000000000014000EC1080BFE4000046FFFFFFE502FC42A1AFFC205FFD57FFFFFFFFFFFFFFFFFBFFFFDF3AFFF7FFFFFFFFF03FFFFFFFFFFFF807FFFFFE1FFFB7FFE51349FFF24ABBAD21466A29A8020080000000000024825648007D5A800013BF7FFFD81F89100ED5FE882FD4FFDFFFF6FFFFFFFFFFF7F3FFBF89FFFB7FFFFFFFC07FFFFFFFFFFFDC00FFFFFF7FFD5FFFCB5865FFFBEFABEFA5018A1464110500000000000800216A2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h801FFDD00000AD7FFFFA0DCAA05416AFFA403FE7AED7FFE7FFFFFFFFFF3FFFFDFEFFFEFFFFFFFFFE03FFFFFFFFFFFFC03FFFFFEBFFF2FFF4DAEB6FFF856BAADA286E123D5200000010000000244045F0807FFFC4000137FFFFF1F40050C1BBFBFF5FFBFD7BBFBFFBFFFFFFFFFFFFFFFB7E5FFCFFFFFFFFFD3FFFFFFFFFFFFFE07FFFFFE3FFF2FFFC92982FFEBECAA6AA515C265E088010000000000089021F4203FFFF9000026FFFFFE40428812B5557FFFFA7FBDF756FF9FF3838FFFF7F7FFBF97FFEFFC301F9FBEFFFFFFFFFFFF7E03FFFFFAFFFE0FFF8B32EBFFF84ABBCFA31BD030D0000400100000000008049D18FFDFFA0000157FFFF5028025141EEFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFF8DFE7FDFB5FFC818187FFE7FFFFBFD7FFCB63FFE07076FFFFFBC2F01DFF07F03CB67FFB3FFE9DB875FFF76EAB66A20DE45A2080000004000000004002CE63E56FF4000007FFFFB8090A20928B77FFFFE82DBAF6FFFADF7EFFFFFFFFEFFEBFDBFF97FF7FFFFDEDFFFDF9C0700FFF83180406FFFE3FFF0A3DF7FFD977B9ABA42BF93400090400000000000AA800B8BA00DFFA80001AFFFFE6D60015B4D6FFFFFFFE0F6BAFFFEBFFFFFFF9FFDFFFFFFFF7FFFFFFFFFFBFF4FFFB004081D3FF80290F93FFFE5FFF06B94FFFF56D2AE4B037D4CA0890080000000800104002D74401BFFC000006FFFFFDA0542040FDDFFFFFFF03EAFEAFD8BFBFBF7BFFEFFFFEF;
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFEFFFBBFFFFFFF7EDFFF480004699FFC0234D7DFFF97FFD48132FFFDB4B3BCD302EE8A28402130000000000001009FC9000FFFD00000BFFFFFFEA000B15AAFFFFFFFFC0FD02D5FF3FFFBFB7FFFF9FFEFFFFFFFFFFFFFDFFDFFFF080208BF4FFE01195DFFFED7FFF1659EFFFA96BE96DA0D7B11A02080C540000000000000FFB28007FFD000007FDFFFFD490238ADFFFFFFFFFF875FE5CAFDFBFFFF3FF9FFFFFFFFFFFFFFFEFFFF7EBFFE0401045F57EE018F77BFFFF3FFD0A69D7FFD02555A4B02F62855082102001000000108067480001BFFA00001FFFFFFEF021622F7FFFFFFFFFFC2EDBBA5BDF575D6FFFDFFFFDFF9FFEFFFFFFFFBDB3FFF7FFFFFFFC7CF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h55ED7FFFFE47FFEADB5FFFFE84A2F6D39DFD02A0000000000000000004AF7B704007FFA8000FFFFFFFFF0404B5AFFFFFFFFFFFF0A0FD5A7FFFFFFFFFFEF7FF9FFFFFFFBBFFFFFFFE7FFFFFFFFFFFD3FFFFFFFFFFFD2FFFFFFFFFFFFC925C244B2BF610C0208100000000000507FFF5000013FF50007DFFFFFF6E00112AFFFFFFFFFFFFF86BF1657FFFFFFFFFFBF7FFFFFFFFFFEFFFFFFEFFBFFFFFFFFFFFD37FFFFFFFFFFDBFFFFFFFFFFFFF0EB534131BF81D4000040000020007F47FF12FC0000BFFA001FFB7FFFFF340098FFFFFFFFFFFFFFF7F6291FFFFFFFFFFF3EFFF7FFFFFCFFFFFFFFBFF7FFFFFFFFFFFF1FFFFFFFFFFFCAFFFFFFFFFFFF084CE92CB;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h57D44122500100010005DF5500005A20402BFF4007FC6FBFFFDE00A33FFFFFFFFFFFFFFFFAAAA47FFFFFFFFFFFE7FFBFFBFFFFFFFFFFFFFF7FFFFFFFFFFF297FFFFFFFFFFEAFFFFFFFFFFFE4022535532BF016890000000200001FE602817EC00015FF403FA157FFFFE880057FFFFFFFFFFFFFFFCD5AA8FFFFFFFFFFF7F7FFFFFFFFFFFFDEDFFEBFFFFFFFFFFFFF14FFFFFFFFFFFE5FFFFFFFFFFFF48442A2C57FD84C1080040000000000094000DB04002BFE80C812FFFFFFBA0057FFFFFFFFFFFFFFFFD4A557FFFFFFFFFFE7FFFEFFF3FFDFFFFF7FFFFF7FFFFFFFFFFEEBFFFFFFFFFFFE4FFFFFFFFFFFC361053459CFE0220B020200000000000404022DA2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h000FFD4200087DFFFFF9001FFD7FFFFFFFFFFFFFF8BB54FFFFFFFFFFF7CFFFFFF7FFFFFFDF7FFFFFFFFFFFFFFFFF5BFFFFFFFFFFF997FFFFFFFFFFF485B8828B7FD08E0004140000000000015000F640005BFC000000BF7FFF6403FFFBFFFFFFFFFFFFFFFE0059FFFFFFFFFFEFDFFFFFFFFFFFFFF53FFFFF3FFFFFFFFFFFA5FFFFFFFFFFF65FFFFFFFFFFFE26B1510833AA12E00011200000000000A0205CC8A8097D0000009FFFFFFB81FFFDFFFFFFFFFFFFFFFFF0801FFFFFFFFFFCF7FFFBFFFFF3FFFC96FFFFDBFFFFFFFFFFE1FFFFFFFFFFFF9CFFFFFFFFFFFA0954AA8257F80B5000204A000000000014000B500005FA5000023BD7FFD687FB5ABFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hD8AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136 .lut_mask = 16'h00D8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~135_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~136_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137 .lut_mask = 16'h0032;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'h7FFFFFF00000481601047E0B881201F4F3D31C1140288600007EC11A04022001C0001E018E8223EAB00137F83800BA17F002FC7FFB7EF84FC1FBB76FFFF1C120038000000000000004820000000012417FFFFFF8400051F7C054FE1E842803FA07D7380088007800007E18182080044748000801FE0160DFEC005DF4E0102C03BC7FDA1FF53FFC3FC87EFC5FA7C49B80010188000000000003800200000004027FFFFFF680000BFA0084DE158800077F060CE0008000300003BF98140113001F04900313FFD4407FE70076FBBD100E408C79BBFFEDFFFF7FE017BF3DB77890019CF840100000000000002800020002816BFFFFFF00006FCA8125EA1A882006FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h9A39C808400060000FFB61E00200082E2A018067FFE4005E7BC00D4958C40094883DD75F1D15FFF00C0BECBDDBFF0F08005400010000000000000100000002097FFFFFEE800070140094DF0D80000EFF26B2900C1810C00017E06200004820304E808101FFFF4117BF7017D6E0D080EE7A5FD5FEE1FFFFFA000DF368A57EAC2584721400000000000000004000800521D7FFFFFA8002C00A8011DE0B40007F7FE0F7400104213D005FE2000A000000105F238003BEFE0001AFCC05F60EA06869324526BE3FFF7FF903E0FCCD47FF54E0000100010000000000020108201002E77FFFFFEE8000322AA36A8E1DC000681FF8C0008000444A40FBA01E0000400000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'hAFE000003FFE71D1F9FF00BF16100A3C661FCCF705FD3FBE57F42F7FABFEA249C0C00100800000000100804000040119B7FFFFF5400018938229DF579000DADFFE39940040090AF1FFB0880219100012F7B300048FF1F4001B4D800E42E004031C31D4779FFBBDFFBFF60BDF023F7F02831400000000000000008000000004856DFFFFEF8100242B26BA8E1DD007EA9FFD02028810314111BF33880080050001F6BE4088A7E7F90037FFB00BE4020421D50A8C7D3FDC73FFDFE300F7A8FFB54A04005721000000000000201000010148DFFFFFFF0800204AC4519F1B7A0FD00FFE81A8A021674D9FF5C760400020004F901FD01201CFF8000DEFF802E1286068;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h35B80737F718BFFFEC18063D5279FD800CC409804000000000005400000000557BFFFFE72000201326ADCE1FFF1E8803FE0BFA0244813397F2C904400000001F8E83E071000FFC4083BF6600B800315E5D7C05F34FEFFFEFFE037A3F9BFCFFF5A01000A1000000000020090000001121AEFFFFF7400010AA966B9F1EFF5C87A063CFFFD4012B231DE2160080050000FF0249FD080003EDB200DF79000E0A92C287B40036FDE177DFFF35FC9785FFFF540DE0CE40C000000000000440000004D57BFFFFEF8000300324B1961FFFB1CBE007D7AFC0060B906F36008080100004FD403CFF488803FF406037FFF003A2853081E8007335B37FDEFFC7FF85E1AB3FB1;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'h17E05FFFFF824C6BBBA2FFFF780813FFBB80C20E25D200000000010000000000EDFFFFFF80B0001CBD4A57519007F88F437030290C10407841C0FC003FD782F03E8C7C4C08BFC05D830849F7EFE8040099905FFFFFC230E63FB9FFBF643380F7FD01383E41E400000000100000000000BFFFFFFDA0A00004EB2D24EF1207FAC2040E24985E106324022028020FBADC3A3FFD2F26583F9000F3002B54F8DE01803503BFFFFFF106EDB586FF7F781FC43DFD80427E0AF200000000040000002000EAFFFFFF9300013B95C903DF800DFD661D25646C383313882020000007E02178CFFE77E00166000F04003D4BFE3F00100C28FFFFFFFD881CD60FFF377E7FD98F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'hEDC1900A10E000000000000000000080FFFFFFFF81400007690B43DF028DEBFC2B212E48180109012140400201D000BF6436CED8307848400041D74B17FFE1C40A8FFDFFFFFEB184FDAFF174FFDE0427CBC21A3A21AA00000000000000000000EFFFFFFE1CA0004BF182295FAC3FFBA2A07235608E801902984000208077008ED80F894354B20009990406AEDDF7F0010397EFFFFFFFE802765FF55FFFF80008F1E0E03E12D800000000000000000000BABFFFF7D42000244134FB7F26FFEFAF508C2F00A9E01420081020102239C06F9A05FCCCCBC01C30D000222373BFFC00496575FFFFFFF84A010F8BDFFFF837E0F9E0B03A10FB00000000000000800000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'hEFFFFF4BFB000045D0047FDF31FEF7CFDD330C2CF808A8840080000203A2C809FBD87C574F088221B8000282D8537B0002A957FFFFFFF98393FA06FFDFBC0FECBEC5C03A50D800000000000000800000FBFFFFBFE440008D031CFFDF137FFDFBBA148ED7A86EA918C0000400F980D012FFE22E693C26A003843000E0A32EEFE0357E57FFFFFFFECFA6AC20FE87F73FED67E7B01F91F800000000000000200800DFFFFFFFFF800023E1E39F3E0E37DFFD20C3DFEF4CAB50F1C1000008F0CC7C197F680FF8E806E78001140009BE49FBB809D797FFFFFFFFC3232A7FF9AFBFDF429BF6D21A48DE00000000000000000000FFFFFFFFFF00012B51BFF93F1C28F7F7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'h8162E890E56E18F2C8000857E79C4C0C4FDE55D1B00387D0037E000C4BD2BDFA017FE4D7FFFFFFA80559C7FA5FFFCC0208F7603210F200000000000040002400FFFFFFFFEB500012C2EFBFBE30223FFFE30013FFFEBD018DFC04020E678CE3E817FE298FEC211F90D59A4043B4EDDFFE08F7FDFEFFFFFFFC1489D7A6F3FFDC03E07FD21A48E500000000000021014000FFFFFFFFFDC000EB0F93D73E607C8FBFE10731FDACC0075F7C0002019302F0F421FF500F11227F800A67E2B2CD3F6FDC21FFFD8FFF7FFFFF11EC1E10DFFFFF07F5CFF81228EA00000000000000000000FFFFFFFFED000004FA473D3DE06C61D7F304E1FF5EF0045FF0002CF0E774A019;
// synopsys translate_on

// Location: M9K_X37_Y70_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h1036E81A0461F80C1413FE88755699F8768FFFF9FFFFFFFE1458AA117F924F4BF257D23A485500000000000000000000FFFFFFFFF78001785104D7BFC04214E8C901003F8C1C11EFE001004012768083D00FC4DC8007E000D00AF78B0AE51F65616FFFECFFFBFFFFF5D5DA6B762F0BEF5900FC1208D500000080000000028200FFFFFFFFEC4001A63205B47F00E0A185923243884FFC214F800A00000CFDDB01104C90E0080FCC006025EF40A19C3DF0FF1FEFFB7FFFFFFFEC3841AFFC2AFFEE000C393A283D00000000000000200800FFFFFFFFFB0801C0800F85BF01801927110107F147D000C500232008220C0044102407C000DF0003B089FFC8406BEFE9;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'h3FCFF7FECFFFFFFFFFFD0711D091FFE70078FEF2C89300000000000000030001FFFFFFFFEF0003DC64B66AFC020005544A84807C3940027200F80248300800001E88060271FC9E07C0BFFFD80037FEB13F8FFDFFA3FFFFFFFE7C4EEFC05FBBA701FB2FBA78FF40000000000000028C00FFFFFFFFD78017E421352B78090741DA20880E6EC6B8011831F5260153130E9031C0F60087E80B00C0F1DD7F800FFBE61F8FFF7FDCFFFFFFFEFCFC3E98FFEBEFCFF949EFF0FF80000000000000014000FFFFFFFFFCA049CC615005601CE508660A80049EDEC6411007F8D4C100900DE401E651000FF89FA0006F3BCF8001ECD82F8FFFCFF37FFFFFFFF87069BBBFAAF7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'hFFAC107C79FF80000000000000000000FFFFFFFFE68013C069A8004027EFF40D435000007FC1A0000FF1C600007001E0141FF0107EF8C3E5001FC233702881E07780FFFBFDDFFFFFFEE0004AB0FE1DFE7500827FF1FF80000014000000000001FFFFFFFFDA2007CA48D00000FBFFFC41ADB60009070020001FE7810402001CC0000FA4007E7D623430A1FBFFDC005680F3E4FF7EFF57FFDFFE80004889E38FFFFB80FC5F63FF80000000000000000401FFFFFFFFEDC003C8C1800081CC3FFF2022D800001C4402007FCE00808201020000034007FFF8489E0400FEED3E80CF1E7FF857FF3F9EFFFBFE00000FB75073D1EF01FD17DCFF80000000000000000100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'hFFFFFFFFFB4013D851200103DB5FFEE01D4301F12A0400000CBA0EA0208900401E00284FEFE2005E01253DDE77896C1CFFD687FFE7F5FFFFFF800018238C6EC27B62FA48F6FF00000000000000000001FFFFFFFFFF8015C0D1C0060F3FF99C3106A8E5E4560E0002CE303F282050001C7FC47B5FFF0080200049ABEBBF27105BFFFFA3FFF9FDFFFFBF400AB022316FD747FA84013DFF00000000000000000000FFFFFFFFEE0033829340141FDD7CF90660C667FCDC7FC0041040FFE84605041DBBC7F2FFFE011002C004D3815B0F407FBFFFE977FEFE5FFFFE00032E0D947CE6B75BA11B0FFF00000000000000000001FFFFFFFEFA00F1C85280643F27E11C33;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'h8183080051500000001001800000010857FFFE854000221A44A98DC0FFF103F0060827D848580FFF300C0080000001F5808CBFD2000BFF902009F78C01E87F08F08314129ECFFAEBFFF7F98173FF7FBA0E0400401340000000080040000000E37FFFFBFF000020252AF5D0EDFFC120E801C00F6752244DFC3002000010000BED06D79FF0A0137C6002827E81009A02A3BC06E0254DFDFCDCDFFF00023FB37F56C800486000A8000000000020000000286DFFFFFF8000140306BE733FFF81F80447729071C2F947783118080000001FB4443E25FD301270800A0090004006027D5F0780046CEFF2ABFFFF0415BF4FFEDEE8E40088004000000001000000000015;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h5BFFFFFF200000533B7F46F9FFB1FF0081C1688241C10EE180C0100000006668222DAFFF2C85E280020020001001C0B01F40A00225FF48EFF3FF917F23DDFFCFC700E320C878000000008000400000147FFFFFFF4000120EC2EB063FFD89FF80318AF934C015B5C18020880000017CB0A04E78FFD1808D80261004011401E0680BC0C40016C798BFFBFFE7FE80F7FE1FEF01122840600000000002000000000057FFFFFF800014479ABB8EFFFB0BFF8018217C880047EB041C0041000000FB4260017C1FF8B802802010030011003B889BFE1D00085633FFE4DFF9BE60BDF99FD6467E2448B4000000008000000000007FFFFFFFC00008224053C6BDF40BFF90;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'hC2C079080000EE0C4C0244000003E928063017A5F84004000010B00001400E02987E8F0F08F7FBBF073FFDC1808F72AFEE11E20704F8000000004000040000027FFFFFFE900000CE1EFB8FFBC40BFFD2213336098006F87060005000001FD40436D30BD876010013804040418050038045DF035F155BE57DAAFFFDC02163FFFFE763DC610912000000000080000000007FFFFFFFA00011B3EAD10EDF888BFF4A97C588430003782060101C00001F2A0F2F7283F33FB0286C00098508C01C0000A78FA1DFFCA226F26AFDFDE43FC3FF7F0707320E43E4800000000900004000006DFFFFFF8000028D3F6F8F7F8803FEC6DF074043000FE1808C20218000BF1114;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'hB0FDD19C4FA880000800048FD0050040568E823FCA15DAE41FF3BDF17FB07BFE8FA4121811A9000000000420002000003F7FFFFEC0001EA453D70EFF5203FF4916300348005DC102009DA00008FFC82BD1D779BE3FDC004321080053DE054000163D07FFEE026BCE67EC37FDFF103EB55FA0906241F400000000090000100020EBFFFFFFA00071197F6B0EFE5017FCCFB8011640031A082C00DFF00007F680C57FEFFC600BFF28300060804F7C8070080AF283FFF78249FD7FCB6FFE7A904FFFFFC0300602A8000000000200000000043FFFFFFF9064002675970DFC5007FC8C419294000605040803E74C000BE764B1C41FDE1C027FC813C002213F9F601C02;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'hBCB0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'hC7FFFFE34002E008010600071008087FDF7E00BFFD7F3FFF71162B660000006200A2820000002A004000000080004501FFFFF0300002C7E004440000523C0800100000EC8FA7081E8B70C18000D2C000877F9BF87002C0500180800F7032003E5FAB00CF42D6A37F85624150A8000A20048020000000548000000000000820B4FFFFFFA00401D7F400020001585E1400200007EBDF66115B7868220000E0C10007FFF3F83C02A2A48000001F800E516FFF8C47BFC9BF9FFF96528196004000600844000000001520100000804000406AFFFFFFA80203FFF9001080B4BE0F0182080017C6BF0C20EE1FEC080000B8000407FFF90F8F004C300000033F000941D7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'hFF643F26F7F6455F502A33CA3180004002502000000000402000400000000415FFFFFF900001FFDC008001450100000908002FB83D9881F135701000002502100FFF1B19C3C00A40030003CE000107B7F79CDF81FDD04ADEE7082399A62008A808821000000005100000200020002203FFFFFF880083BFFF004000800F0000000000FE9ABC6183FC0180E0000077010C07FF825058F000F0071000B400181E787F6DDF807FF60D67900411C8A250002084A10000000000800801402000001103FFFFFFA00001FFE800120550260000011000F971F0E303DCFAB08000001E401207DEC094861C00401600013000D93E15BFFFFF6027E00B5F6B03B112F8A84008;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h09140000000021280200280010000A00FFFFFFC80003BFFC00110AB61E0008000000DCABF1C40011FE8780001C3D966007FFE2094587078C0220000003BFFEAF7FDBF06001E41A1DD4A099749B0A042240010000000000400040480020001490FFFFFFA10003AFF1020A11D80C1000000001E187C388C202BA0E0001CE8B01A00FFF2C1C0461018D0080120007FBD75BFFF7F0481DF80147DEB024B40405000020A0000A00001012000014001000402AF7FFFF900001FFFA0501046D681000000003C20F1C734100FD0800021F8402F04FFE0B018218C2590001100007FB947FFDFEFC07E0FF0217F853A7E94C001140101000000000002000A01500480002A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'hFFFFFFC00007FFF8040A191160000100001F8F3F1C600001FC180004EE0C075A0FDE875070462810A00002004D9F02BFFFBFF70FF06FA28AF31026042400040002440000001000090000020010000010EFFFFFD00003FD780002040104000000001F147C30D0001E40600007EE368C728FFF04E09801804EC2100000060FC3BFEF3BF3BFF20BEE6BFA8CB4B5214208000881000600040212000004002400012AFFFFFFC1001FE5B0008820800C200000003C61E02300400E80C0000F34FC16180E1E99781F04E65FC6102000040FC0FB9DF7FBFFFA04FB17FF52E3D88408028402500000000001040000001050000004ABFFFFD000043C760444CEC109000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h80000000846260007408042A8012AAADFFFFFFFE00201A90820088000002008010C400000003E1EAD8290703E301B5F631FF0002A8000009002210A0113FAFFFFFEF6F128B8216FEFEE90800000002100010000000D4C00027D40150040452A9FFFFFDBC09603A01010000000248800A008400800001E3F110D84F83DB01787C31FF80005020A8082601CA20E00FEFFFFFFD76A88000CB569B658000000000090200000104553800101A800042000955FFFFFFFC02A01C5041000000002240200410000000006FDE1F460ECF87854EEDDBFFC0000001D1005CFE600FD927FBFFE7F1FEA434400DCAEDDA4000000000160000000012AA85000FC8009500005555;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'hFFFFFFD692E01E8122000000000491080020000000009FEE17C89EC1839F55E957FFE0800003A800A1EF175F8C29FEFF7F7F77DAC9A01017156500000000081A0008000104552C000172802A80000A52FFFFFD06A2A03C5140800000016100000840005000001BDA0BC5117349CFB3C877FFE1080007C001C7F7C6CF84AE7FFFFFFFFE12B48C0036AAAC0000000002140100000001AAD2000364000500800085FFFFFDF270E21B0501000000012480005100001000007EB865F145FE06078B0AD7FFE080001F800387FD4C0C13081FDFFFFFFC7C3EAB714AAD7680001000080A000000008255288001589056A0000529FFFFF8D00C700F40C080080000224010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h020000080001FAC1CA20FF140F81B210BFFC40000849000987FFF7260D380FF5FFDFFDBDBF0E40D112D200000000042D00000000012A9400002C40080000014AFFFFCFA814A81B212000000001600040830000000001EB87C2103D1DC7C10F91D1CB00700822801D2FFF564E407803FDFF3DFBFDF93CA04004008000100001040000000004AAB4200005000280000055FFFFFDF002D02F44000008000000402A100000000007F38F86067E0FFF9B2E9EA1FFFDF40006807C9FBFF780511700FE7ADEFFAC7C5EC10A00AC00000000024800000000095548000001280004000020FFFFFFA801B10F0050000000056800050C000000000F041F8E627124F6BEC16F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'hD3F99B20000000FE87FF5E8035C1C07FDF1BEFFDDBE4DF4280A20000080008208000000024AAA4000000800AA0000015FFFFFFF200F82DA0800000172034008C24000000001F1C7E3CC3C046D8D31032DFFF96C1C000437F81C016001700440FE35FFFF7E363E6C80000000000000442400000000A55A800000122012000002AFFFFFFB890780B41081000005C85786AE0000000003F347801858006BDDD0009C3FFFF61C000033C0127070365A82203F86B7EFFAFD1A834A00000000000091000000000059454000000040240A00001FFFFFFE900081B14000000000010073C26000000007251F0E200018DE984800163FFFE2084080EB80116111381640000;
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h00F000D1C60000024180001BF6FF4E401E0FD85C0DC13905D7800000001047FEA7BFF87C8507FF97FADFAB239210000000500000000000410800000005000002FFFFFFC100804BB00001911C3820000003F023B3D826021F060000BFBFFF9A001F1F290307F0020FEF6000804000807EBFBFFC7E417F7FC5C5DFDBC04C40008000200000000000028000000004200000EFFFFFF40000855200452EBF0800000003E608E7700F01E40C0001FF9E0F408207FD948680B001821FE00080004743FDC3FFDFFF20FC9FDF377FB3590210040040480000000000001500000000000000FFFFFFC8000040A40283571ECE000000078A58E60003817AB00003F43855F012;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h1FFF0C01F9870120FFE28008000387397FFDFBFDCFFC07F60FB7FEF66240B52000A0001000000000408000000010000057FFFFE00000482A00410F1FD80000001ED233C2042201F2400007FE3049464007FC0000AC02C000FB5824020002076CDBF775FDFFFE01FF7FFFFFFEFD83000024202008000000102A40000000040000FFFFFFC0000000280302FEDFDA0800007F766BD60000E060800007F982400100079400003F03401233D70DC000000FF53BE11DFCFF6200BEFFDFFBF708000820000000000000000480800000000A4000EFFFFE458000425202431F1FEF050410FE208BF429000001000037E184C4004000A01000296080009E78C2F840009F95;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'hE7FE7FFF2F8000CFBFE3FFEDF010300114500000000000020420000000048000BFFFFF404000200802807E6A35800000F987F3181048002600007FCC06A2C008040008001199080027D7A36C00087FC6FF53EFFFE781FE4FEFCFFFFFCC6200004100014000000001C880000000002000F7FFFFE80000002000016FE03F100001D3C60A188D39804C00017F040402010A020002000164810018FAA9D242001FE15FE99FE7FFE07F07F70EFEBFBED340081080008800000000A254000000009400FFFFFFF08000520D0055056B5A000007EB1D9440003C14100003FE604419000300100A400220C0400239FF70212804D1DDDFFFFEFFFBFF61BD9FFF7FFD00C100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h0348000000000000848100000000C020DFFFFFE00000021008A11E5E8A00001F941C38A4200A0A60000FF86160480400F00000004040201808FE7B80005A0115EF6FFFA9DFFDBF701F5FFFDFFE74000030900000000000022010800080001280FFFFFFF00000702A402F764B5C10001F196C7508001E0480001FF10060080C52481102005483007F00333FFB1C890040FFA6FD4B7EFFF08037CEB97FFF0A1400144800000020000118040000000000017FFFFFE80000150F0102FE5D9A00007E69D0E60802020000001FC303C0200000201022013CC2507BC004FFE4CE03801175FDF5B6FFFBE097F5F7FD3FAF6C100C13208000001000008A01500000000015;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'hFCFFFDFF7FFF876AD200000000000420042000001200A8000000100084000001FFFFFFD880080E608500000000800188C600000003F4C3E1CE000021028F2000D7FFDEC48C40005001080000095800025FBA9FDFEFFD7C30300000000800028810000000051155000000000002000001FFFFFEFA000411000000140000103B000A00000007E307838C800483141FF80348FF9E9C000000A00FA080AC7016810017CB47FFFFF6BFBFD124000040000810001000000204B48000002C0004000000FFFFFFBC14064610500000000000483C0000000007D68F43390C29188109E807083F9D780000010017C1009BFE27003DB1F4AFFFFFFBF53DA118800810000108;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'h0A400000000142000000200020220001FFFFFEE880040040800004000010227D000000000F8D5F06C063FFCCC8A0F807001F03B880480060A7800477E5008067F9FD0FFFEFEDFDB022A3002020001300501000000010510000000D0005008001FFFFFFB5480EAB20500000000000C335000000101A107D30C1D24AA08A86182C50670FF2210000084700274D58A20157E07F7FDFFFFFF7E6984080900000011000800000002231000000008022400000FFFFFFDC00899590480011000005040C00000048FDB8FCE203D11AF0000B092E9004CFD4E5008000B500038FFA80013FE01FFFF2FFFFEC73DA22C04824000488102000000004008000000A0011140001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'hFFFFFF704402C5A00000008000001FC000000000FCE130862FE807788024B04E400C3F1D3A4BA0002200180FD5100EFFE801FFE7FD7FDDFE40E014400000118800400000002098040000110002A10200FFFFFAE4BD00B7402800010002B4780000000011A982839C01F593E50021910F0E548C01CC8312000000773FEAC0205C0C05FF15FEFFFFFF0A5261520000018000000000000220040000022014568001FFFFFD3E20013B9020000800054278000000000FE3012F000D98DDFA0009020E0681C340122180040003FA06FD82240DEA3C7E6BFFBE6F5E2081C0101000054008000000000014000000008402895020FFFFF52694008F48540400000000C000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'h0000001F64300740FC45FBEC0000C40407E1D870008940000000F0090F81101B2DFD378EFF6FFFFC20410088080000E020000000000214400000008001542411FFFFFD024A011B10084200810243A1000000003F32705087F18F39100000400207F9CE0400B2C000009A7800A803B00FD1FC0FFFFC5D57F204C62120000001400940000000000A000000004000224A05FFFFFC0280025F0420000021AC0D00000400003D3963C102AF8EE620000080000FFDCF8C002C8000001440040448601FE7FC02FBF2EC5FFD14870C908000044002200800000095000000000000541501FFFFF8201800DFC208020090015E02000000017C41EB060FFCBF30C000100020;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hDFE07FC60C0C0287BFFAFFFF7227FFFFFFF077FE15557EFFE0003C14C4C652C7DFFF800021F80008100000000015013EC21FF7EBFE8000000148000013FC000000004220470F0C3839FE7FFF7FFFFF7FECE1FFC7DF0211F3F7FFFFFC0A3FFDC7F81FC9FFAF7D7701B6001A016AD6B497DFFFF01C2019810000010000008140D759E800BFED00000000800001FC0000000009201403870E067FFF9FBDF9FFFFEFAF67FFCBC30040F9FBFFFF8E065FE37FFE33D7CFB8715E001F80069460E635A7FFFFFE2206F2000000000000010A227D64000D5FEA800000005000DE800000000012028153830E599FFEE3EFC1FFFFF78FC9FFC4C0811079A8FFEF270DC3B6FE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h7FE47F0F69E8FD8007C0038265D6B397FFFFFC981C9C0000000000000012407AC04009FFE5000000000007E000000000000024100387FDFF3A3974BF47EFFFFB8BEDF7C04080042C7F6BD3DFE12FF7FF1FE07F1B1B459AA001B00144F3AC35ADFFFFF60634EA550000000000000281FF80000CBFEA8000000000700000000000000492CA81FFFFEE2CFAF819FFFFFFFFDF61FFC4204000113FFFEFFFF2D97F0FFC7B83FC1DBDCBF8007000A2398D692D7FFFFC0C82F8008000000000028807E40000025FBA0000000118000000000000000200207FFFFF4608847D44BFFFFFF85D60FFE83020000A9FF3FFFA3055B78FF93FD1F46FED987A003A006975CC6F4D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFF51501F40A000001000000203F7DC0000AFFB58002009FE00000000000000000883FFFFFC3870E2B38789FFFFFF09BFE7FD810230007AE7FFFFC192F45FFFA7F87DFF87FAC3F800F0042E38D632DFBFFEC1A02F04000000000000080FFEF08800ABFEA00007FFE00000000000000000113FFFFF3C38706487CF83001FFF307DFC03C1898006FCFFFFE1E0F72E2FC7FE4FE0F61D6380760078030633C630D7CFFF80885E80500400000000027F0B5C0100B7FD50002FFF0000000000000000040FFFFFEE1E9C387195E3810007FF180FDEB0E0E4420A7E7E9FF2F3795EFDC1F8AFC0BD3FA7001B001C020231AE30D7BAFD81C24F4040000000000058C00DE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h4A2009BFEA800FFF5400000000000000502FFFFFA175E5C3830E671DF0000FF8813FE7FFFE041021F17F7FEFF8E6779F7FE1FF3775E47A007C00E030E71CC319FFC0F82883E00A000000000007E4806B90001B7FF4007FF6C08000000000000007FFFF8A8A5070E1C3950CFBEE4007F040C467FF8302003951FFD7FFE023FE07F87F97B83FA947AA16007038E738C319FDE010550BC80400000200003479015E040002FFF4174C2D5B04000000000082FFFFA01350FAF4E9C387F31FF82007F860C9EFFD81812000AEFFFFFE6007331FE07FA1F07F215340AF005028C538C61BFDF8046455E05800001000009B4A4465888017FFF8400087B6B000000000003F;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h08001BFEEA00023FFFFFE7FFEF2005415AFFFFFDDA93FFD7DF0FF7FD2C3A30006BBCE1E8E0FE60050403F7FBEB81AB7D63FF7C8BA0D6AFFDAE4559CDB8C51411E06325E81500A0000080000004187E340100B7FFA80000FFFFFFFDFFFF8228143FFFFFD7546FFFFFEF7DFFFF7E283030FFF1F7F2F7F020300007FB7FCFCD38F7C1FE9A20F5AB7BBEFFA04FEE39650433A04318B8B0010000000000001161FFAA8A002FFF520007FFF5FFFBFFFF8442A0FFFFFFFD75CB77FBDFFDFF379E9D383BFA527EF47FF030100163FFDFE9FE5D4B81E99700797BB74BAD2641CEFBE53493B02204942545400000000000040FE96C0000BFFFA8003FFB3BFFFE7FFFE1281F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFF7FFFFB77FFFFFFFF2F5FFFF49C7E98387DFFFF10180840A9BC7FF7F802F743F84FCC36ADDDFDFEDE76DE39E514E3000103B1DA81A00000040000037A445680000FFF5401FEE57BFFFBBFFFF886FFFEEEBEFFF5BBFFFFFFD7A7AFFE5E3FFC1C3D3E3FFD58081E2048E3FFFFF84F57FFDA21E03FD7AEAD7A5FF3DAE5CF34A393000D5115068020000000007BC1B1BC080057FF500F654EFFFFFF77FFFE3FFFF7555FF7EFD5DFFFFF77CCFFF93FFF9C0C1C5FFBFC1C047E022A1F7FFFDC031CE70E15F00EBEF567FEEA17977AC33CE381000BE00800800800200001F08A15590000AFFF6090000DFFFFFFEEFFFFFFFD02FEDFFFFDFEFFFFFFFFFFFFFFFBFE3F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hFE1E9FFF9E0E0F420119FFFFFFFFFF6ADFFFFFFFFFFDADDFFFFFFFFFFFEF3CA301000FD182B140100004000F779402F681008BFE820004AAFFFFFFB7AFFFFFF7ABFFFFFFFEDFFD7FDFFFFFFFFFFFFF7FFE4A6FFE5F470F011003FFFFFFFFFFFFFFFFFFFFFFFE9ABFFFFFFFFFFFCF38A1009097E2808000000000001BC00A395A00003FFE0000021DFFFFFBDAF6FFFFD801FFFFFFFF7F7FFF7FFFFFFFFFFF85BFFA2FEFFF0707FB01808FFFFFFFFFFFDBBFFFFFFFFFFFEF7FFFFFFFFFFF2A38A100082BA8B004048000000370005402B50200CBE8000010ABFFFFFFF5009FFAB57FFAEBFFFFFFDF7EFFFFFFFFFFF7A77FFF0FFFFEAF87E1808027FFFFFFFFFFF6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFAD7FFFFFFFFFFFCA28A700401F61443010000A00000000280AD504003F92A000253BFFFFFF4AFF3FFDAAFFFF5FFFFFFFFFBEFFFFFFFFFFFBE9FFFBFFBFFDD3FFC0C0412FFFFFFFFFFFFFFFFFFFFFFFFFA3FFFFFFFFFFFFC00927800207A4A914005C000000000204057A0000FECD400040AFFFFFFFF57A1FFF1FFFFBEBFFFFFFFFFEFFFFFFFFFFEF5BFFF7EFBFFFF7FDC0C0641FFFFFFFFFFFEAFFFFFFFFFFFF6FFFFFFFFFFFFFA62B27800055E2B403018000000000000005D50007FFFAA0002453FFFFFE5FE5D4FFFFFFFD5FFFFFFFFDFDFFFFFFFFFFEFEFFFFFFFFFFDFFF8E0603007FFFFFFFFFFEFFFFFFFFFFFFFB2FFFFFFFFFFFF5B5563;
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFE01549EE3952E4C187FCF61C0027F020EE6FE0C08081823F7FFFF9B87FA6FFB0FF47F8F9FAEADA15803831462BD699FEFE02B105F0040100080003F06B093E02000AFEA8000022DBDA000000000FFFF700002555BC78F2E1FFFFB10A0C17F831FF46E4C04046893FBFBFFCBDC37FFF6FF39F1BE07759698AC02828CE38E67DDEFF800013C818000010800002CA805BAA4013FD800000496FB540000000FFFF81DED5C87B7DB870FFBFF7B18E0C17F03BF995F06020F023AFDDEE3EBF02BEF81FC1FD07416DB4562162B0319A39C6998F7F70310F91120000001000048A82B60E002FF665000009F96BF800001FFFD4B5B5BFB296BFB97FFFBFCFC5570607F4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'hBD8678707066310D8F8FFD5FFF0095781B81F81EC01F7ABC45FC18314E71963BEE7FD0992FD080020000000002AD005D21003F8ABA80005556FF5E0001F7FC2200DB556FABFEBFEDFFF1F7D3B00607F7DC3A3D3839FA1053E6B3FF2FFB803B9FEF43BC6EF0AF9D5A132514508A71A6B1E73EF0C60508200001000000000A821A9D807FFFEA000006EB7DFEC01FFFA01FD42DABB5555FFFFFF868F14BD18707F608E41C9C3FF80008EC3FFFFFE0C29E8FF1FF8FFA5C0FEAAD50709D738C718E35F43FC4BDC70000A000000000029500B69503FFFFB4800033BDFFFFFF7FF0002801F6FEEAFFFFFFFC3A52F7F3D1CFB7F6072EAE3EFE1808A911F3F7FFE064167F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h402627A83B6AFEAAEC9D186294538E10F01FA17C186000000010000008A2915D143FF7FFE900000D7B7FFFFBF84801015A2D8157D7FFFF9EB878FCF4E139E7F21C070FFFFE0E040209FFDF7DF07807FBC0DE55600F95DF7750006D239CF38831F20681770F820000000000000215247588FF4DFFEA000026F7FFFFFE8022945416DFFFAA7FFFDF5E3C387AFEBFA663F263070FFF87060208547EEBFAFDF8237E93EB7EF00DEF2FABFC0A00E51C228C51B983C0E413A02000000000001155035C6FC0ABFFF400049353FFFFFFC0080002DB6FFFFFFFFFEFFF1D3D6FF7DFF80FF89383FFF707030680573B7EFE7FC411FE7FC7BC3C03F5FADD7D2000A314E30471;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hB980816C0E4048000080000001124277B2009FFFAA000106FFFFFFFFC09042096DAFFFFFBFFFFF5EBE5C3BFFBFE00F7C4183FFE3A3818980A87F5DFDFF820FF43F01F45E04EDC96BD556A0E518A30C71988000EC58895001000000000A5214DB2C009BFFD4000015FFFFFFFFF1229451DB7FFFFFF75FFFEF0E9D5FFFFA7047F8C0FFFFCBC1C1F88257189B7FFF010B38FF03F80F08D6B6B6AC0D334F38E314515CC803F40544000000000000002C433D1700F7FFD4000043FA7FFFFFDC00400A75D7FFFAF56FFFBFBE5C37FFF97063F0E0BFEBE1C1C3E0400906EE9FFF0090FFFF85F127856BEDDB7B5EB9E7B8A51473C04605F8A48000040011000012271DC2;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00001588590C000000800000002A02F4443FFFF540000977FFFFD2790D4BFFBFFFFFFFFFFFFFFFBEFFFFFFFFFFF3B1FFFFEB7FFBFFE26033901FFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFBEC20F00033AE1F029010000000000021005E880FFF7FA80002257FFFF495EE8395FFFFFFFFFFFFFFFFFDFFFFFFFFFFFEFF2FFFCE33FFDFF70F03E082FFFFFFFFFFFFBFFFFFFFFFFFFAFFFFFFFFFFFFFE700214000381D28188000000000000020032A43FDAFFD200008B7FFF7516B13C65FFFFFFFFFBFFFFFFFFFFFFFFFFFFFEDFBFFF2FEFFFBDE7A303C0C2FFFFFFFFFFFF1FFFFFFFFFFFF97FFFFFFFFFFFF9AD9A760009E46D40A028000100000104101F5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h5D022FFE000004DFFFFC4BBD5451FFFFFFFFF3FFFFFFFFFDFFF7FFFFFFFEFBFFC0F4FFFBFAB89DFC0437F1C07C17FFD61563FE3FFFFFEBFFF08650FFFEDD6F3F60001D282850000000000000040402C2C002AFBD4000A96FFFFAF7F8A1245BFFFFFFFFD7FFFFFFFFFFF80080013FFDFFE97DFFFFFFFD1784022FC0C0700BFFF2FF7605F37FFE53FFDD69BF7FF9BB71E720002F584018010000000000005203B4C4015FFA000001DFFFFFED668A4896BFFFFFFF7FFFFFFFF7FFEBFFFFFFFFFFFFFA7CFFEFFC5E7F060108171D6FFFFFE2BED200D49FFF6BFFCEEDADFFFFE6DF2D70052D282011000000000000040005FA0002AFF88000157FFFFFB7B2A1004BFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFF3FF9FFFFFFFFFF3FFF93DFFFEFFBFFE030180098CF3FFFFA27D5C00717FFF97FFBB356CFFFFBBE9F770001F0403AA02000000000010043FE000017FFC000081FFFFFFDDCDD093005DFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFDD9BFFFF7E9FFF0301C044C2FFF3FFC14FAB80367FFFE7FFD91F2EFEFADAEFBF5C026A16800400000000000002A1E8584404DFF280003FFFFFFF5FB14201200B9FFFFFFFFFFFFFEFFF3FFFFFFFF7EFFF9F3FFFEBFDFFE78187802203FBFFFFF0B7F5603D3FFC5FFF5AEB4FFFFBBBEDEE3C006225542003000200000014077BA11003BFF40001FFFFFFFFEA0D04400BFC7FFFFFFFFFFFFFFFFF3FFFFFFF7FAFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hCF7DFFCFBFFF9780DC40D403FDD7FFDA5CABF03ABFF95FFF89936AFFF35F6BBF7600B10B8100000000000000001BA0D800007FF20007FEFF7FFEDEA691103FF137FFFFFFFFFFFFFFFFE020B2B7FFCFFFAFFBFFF7FFF7C3D0E0202679AE5FFF086BF8F00F7FFCAFFFFECB2DFFEBEAEFEF7B83344540600A000000000010FD09C90005BFF8003FFFB7FFFFEF140808FFC89BFFFFFFFFFFEFDFFFEFAFFEC9FFDFFF9DFFFF9FFFFBD1C7E1FFFFFFFFDFFF842DC43FF77FFFBFFF20515FFFEA5BEBB77E0080562088140001400003E70002B244097FE401BF257F7FFFD5C9500FFA9026FFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFDF3FFF7DBEFE4FFB1FFFFFFFFFFFF06;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151 .lut_mask = 16'hA280;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~18_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~151_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152 .lut_mask = 16'h0F08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h7FBED90C57A77FFFE94420A93BAF466A77FAA96FFFFFFFFFFF4825000002428A6A400056F49D00B28154A001020001040020000044A0401591F28AF445F7FFFFF40FE85F2BA4C000000560A0011899003F7E34876E8BFFFFF6A00A266FF1117D0FDF60DFFFFFFFFFFB400A4400200C108A1001FDFDA0022400BD4800440000000004010011C2810F22DE06F800FFFFFFD3FF50BEBF89900000004580001A2A901FF71A4322CFBEFFF548104DDBF05F62A8BF9E39AFFFFFFF7ECC2112000451025C400557DB054049035A900100000282000000006238005AC5B15C7893D7FFFF7FFFE21F0BC4400000000280004996C00FFB82219863FFFFFAAA0524A438C188;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'h027EA3ACD7FFFFFFFFD812A402908C21280001FDEA50016400DB44000600006000000000294D520D82FC95B4017FFFFFFFFFD82F9FA2C0000000014000244480037FC290CF337EFFF56B10B621FA884124BF54826AFFFFFFFFC30451004A4006FC0009577A0A802702D95002100001000000000030240056A0EE0A54003BFFFF7FFFA03F0B8008000800002C000993C00FFEE10861B1FFFFFB670504832D3002075EF3CABDFFFFFD5DAB512AB200141CE80003FD56A0024001FAC00084000261000000001E1A804DC4798ADC095FFFFE7FFFE42F57AAA00000000087C04B409002FFF44427BAFFFFFCDA4828B22FC0108225BF2027FFFFFFFF7180D530550043;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'hD0000AABF4090445016A8800000008400104000018A5209B52F604B5021BFFFF7FFFA83F0780000000000008FE02808E0777F9031BCBFFFFFF3684A272BD00325007FFD08377FFED7FD4C915594AA233B80027FD56A400C803DAA0024000042400000080064E8026B06B0F5B015DFFFF7FFEF31FB7E54000000000801DC54A4781FBF6830D145FFFFFA812110747206D68004FC8ADBEFFF7FF5060CAAE2A009DD0001557F411044601B55000000000A4000000000B43A093D25D8175001EFFBF7FFFA83785D0000400000040057D2081E35EFD41C386BFFFFFAB80A6D9556835F0061AD029ABBFEBFFF47312C1FC2057320047FEED4400CE037A800080000260;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h00000000025D400EA52B4B5EC017FFFF7FFEE12F87C280000000008C01715288F0FB3B2065AA6FFFFFECA107F840103AFC11EBF3847DEABF77A86C0A9E00527E500016AFBCA10090016D4000000004B00000000008AB905D4056815D433DFFFE7FFFB43F55A0000000000000006C00803F3FAD585295BFFFFFD1092CF4FAF19FFDA14EFD129B0755DFFC3245C173045560008BF6F548008C0332800100002060000000000156C00F92CB815EA80EBFFE7FFFF817C7CF0000010000250011C0281EBBC7A839E9AFFFFFFC8185AFDFF83FFFE30A75FF07E16BFBAA1502F5B0C97FA0004D5FDAA20A4622BA800020000120000880400469502288D560A6C04FDFFE;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = 2048'h000008000002BA04340354CB9F60457EFFFFF50DD1A91008805000140019E0C820FD3E341C296FEFFF96771E50DFC07F7FFCE82000C27D6AC23F25669FFFF6400012FFFC951010401FC91000000001300000000000016A017096FA151F810BD6FFFFF94BF57C44000000000040077FA0007FBD500E14FA7FEF5DDE60B297C075FFE0801850300770850B8A7BA5D6DD20000BABFD44408C1012E4000001000889000080200001B504944BB4C32FFA917C7FFFFD85D0DC12000020001600035D60400FBFA0030576FE14F507EBE047C07B7FE0D090204506AE8302C956D7FFEC800042FDBB962007589FE55000000001080000050000025A012A21AA20AFA00A36;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = 2048'hFFFFFD26F37C7C00006000018002D3A0000FFED201862008010759F620EEC0E87FE0887500604F7B312075F5FEFFB3400015ABFB68004C102F7D000000000014000008000001EC805E055488DBFC649EFFFFF98AE8FA80003000000B000AE4B0000BBFEA00E2AB490493FBF7200580F67FE3406000C1129F409A2AEFFDBF740000A77FF6944008600BE450000000015C00000400000092011508E91135E81924FFFFFF2DE23C10210000001480206A06000DEEBD8071F00000030EFC8043A2D9FFE1880204E04007B500BFBAFFFAD100000DAF7BD1209D003DD9000000000414020802A000019500482554681AF61296FFFFF587314F0000100080008092D437;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = 2048'h8005BBD62038FC81380B87F1102500AFFFE34C23007051446D000FFCFFFD68000146FFF9288008A11B6C90000000029C000201400001A2802A92F6140CEB084EFFFFFF05E138350041003F170000BA88E00EBAFC2814710A301666D3810380DFFFC9025301021EA2BF808FEBFFFBD200001DEF73500099201BFB2000000000142008089800008B008C25F8B41B7D0692FFFFFAC070B55A40000009C0000274145C05FC59180A341080683FEA000720F7C3F8412800240CC0EBD82BF7FFF5240000ABFFEAA10102402BD240000000014C400201500001D4404A81F50806B2803EFFFFE009FEDE0A80000000A7C00110920E82BE2A0605100092D2185F020500EF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = 2048'hE1F966B400A1C4E811C809F96FFA9000011EFFEE544019285BED200000000234008402700000FD002E42FAA4034D800EFFFF8052E8F7A90040000000BE802A3407E19F89030380200A19D774000702FE3DFFC25500002110C4E68C35F7ED8800026BFFEB410019822B750000020000BC000100000000A5A00300739000A2F026FFFF0103795E0E400100000307F8741B21F9BFC801C1E0840E87CCBA0004C0FDFF9FA69202480082AAA8E7FAFAFED00008DEFDD6A20232A0D7EA5000000004548010008000005E004A25B52A035D5849FFFC5F42E87AAC800000000001F76A95007E3BF400E0500000099C70000D01FB1BFFED62A0E10324A0F7033DFD281000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141 .lut_mask = 16'h00AC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFC000002090000000044000015BDAD0139003F68000000088000000CAB6802B6907F87E01BBFFFFFFFFF620AD7F5C80000000244001AC5403D7DA433D82FFFFFD640204FFFFFFFFFFFFFFFFFFFFFFFFFFC0002A0250000000410000002F6D0009B4A9D00000000080002000A50AC053B837AC3FCBBFFFFFFFFFFD80E82F042000800013800B61DA41FDEEA19E89BFFFFF1008A91FFFFFFF5FFFFFFFFFFFFFFFFF200000A88A000000080000005FB350236001AD00000000D000080054D48009688FEAAE815FFFFFFFFFF7A188BE2890400000047002E92800FDF390CC437FFFFEA141022FFFFFFFFBDFFFFFFFFFFFFFFFF000400020800001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'h2000000127EC009BD01B68000000008000800011154813D917DE07607BFFFFFF7FFA80EA940E4000500008BE037CAC007DFD8C6F68DFFFFF8814A8FFFFFFFBFDB74FFFFFFFFFFFFFF00000148000000008000000B76AA009440094002000008000500048AAA005700BED4F517FFFFFFFFFFF54747F68804000000507C0A90B001FE86437E57FFFFFA542055AFFFFF38EC2FBFFFFFFFFFFFFDA40000040000002410000004FF51156D09550000000004000000004451402A84FF603E01BFFFFFF7FFFC0C92E8E200000000101F9DA21C02FFC431B50AEFFFFD8009FD7FFFFDCBA9E8FFFFFFFFFFFFFF000000200000000040000253EEA4015A00EB40020000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'h000000104D28047A8FD847B036BEFFFFFFFD70B43F0D00000400028476B908F00FFE2915D8FFFFFFD9232A2EFFFFFBE8C43BFFFFFFFFFFFFFCC000004000000092000042BE949132882CA0010000004000100000220A015206FA97E93FFFFFFF7FFFC0F181D00000000000A01AE4813827FF848DAEAEFBFFA860829BDFFF3BE42F93FFFFFFFFFFFFFE0000002000088420000174D5EA4017408D580000000000008000013A4102BA07EC43B44DFFFFFFFFFFAA881E0200000000028007D5001E0FBE82668C577F7FF48051657FFF7B8356F97FFFFFFFFFFFFA280800080000610080002B7EAA20B2001D480222000000000000000928480E93F503CC0EBFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h7FFD886D07E80004000000000374804F057FC8336E2FFBFFEA2C805EEBFDF63C8BFCDDFFFFFFFFFFFE14200001001000100000D6EBD4802C8036A00014000000000000002082909507FC0BF04FEFFFFFDFF00002FE0A00080000004100DC14A3CFE7A03BE63BFFFFF50012C5FFF3FEC13CAE37FFFFFFFFFFFF28420004000084400800ADDD9502510138A900000002000000000005C8003E117965EC0AFFFFFF7FC00B5C37A420000000008000370441E57AF019F70FFFFFCA8948127FFFF0148FED15DFFFFFFFFFFD828800010001800E8002FDEFD82024009F440022000000001100009165006A077C0CF40BAFFFFF7E00207F1F820000000A0044004BA020;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = 2048'h7FFFD50E18F10000040000400049B0420FDFF2E61CC4FDFFFFF1D287630EF27FD349461F6524801EB6F69A548EE105EAC00097F592A400CC03154000000002A00000000001168007A34EC8DFB02BF7FF7FFFB0E746C000022000000500146C6803FF71A30ACAD77FFFEE249E43FFE04F7018800EBB807425EF79088175A4565F80003EDFED48019C07F900000000045000200000061D102E849DAA4F50475FFF7FFFF00B88474000000000200006928401FFF8F185356BFFFFFAA0E9FD3BC61F8600C0C556231D9959EF843C1AD323F8C0004B6FBAA20120025A8000200002A82000000001168801522BE0A3A813EFFF7FFF800352F040000009801500055541;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = 2048'h01FFBCB8C38ABFFFFFFD55F4776F430FCC2081265F180AD82E768282AF4A975700013DFFDA80089426F480000000001202000000048A8405C89558C3B42BF5FFFFFE00BB87E910000000ED2200278060007FF51261D4357FFFDAC864375BCE1F3F8272021588C46B65BC5E3A0A952FBA80002B5F72A802A007D940000400012800000000020F40152927F163DC467FFFFFF00017AAF2620000001120000B5090001FFF0418EB3BFFFFEDAF895CB79F3E3FE028A405A4044F5A5E4D22D55656D500053EF6EA8001040A76000001000A50000100000149800AC25FEAD1F008D7FFFFC0BE4FC3F130000000013C0006C00A00BF5AC80C649EFFFFEF7E36B90FDC1D;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = 2048'h7FF2390D8054A21BBAAB8702A1A8976E0000AB7BB514119005E90000040000A9000000000287A825688BB478FE057ABEFFFFFC87E1F8900000000037A023A821C0CFDF540A2E577FFFFFDC0C5EA3F33EFFF1001403BFC001FE4D43C5B80F7BF500023DBFDA80088844B5000002000412800000000100A0082221DE747502BFDEFDFFF40BA370A800000000207C06C000F89CD5F30715AFFFFFFF3818394FEE7DFFF84228402F0C649C02C3894E58BE980004AB77651023100FEA1000000000880200000200A37005608B75147B006FF6FFFFFD0DE2F120000000000C3CC568843C1AE757838A5BBFFFFE7A205407BE7FFFF08048A7328A0CFF0705D2A8B7FB70;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = 2048'h0000FEFE7440063007CA00000000043280208000002A4811E256AA147C029B5EFFFFEC0BA370880000000022471FE0081F0C79F8C1C51FFFFFFAF7C0390FEA7FFFE090A4619FE1100CC2E3E81FD96DA80015ABFF4A2002000AED8000000000A8000110040001BC0AB043549E7FC92DEEFFFFF50DF4B444000080001100D1F4B50FC6B8D460E2EBDFFFFBA843B007D477FFF1C0074813F12292D05BE3EF7DFB900001FEDE629023580DA200000100000800040000002445015129FA0C9D4097F6FFFFFD47F9FC880000000005803E702443ECDC32307076FFFFEB53D7121FE2757FF88C07250C3DB921F411F44FD7BF60000555FED40006500BEC88000000009A;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142 .lut_mask = 16'hAC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'hB00A40001FFE55A404510800C31DFD15B7BFFDC800118A2A53FD6100000002AA020054E2001002A8248141348000000FFFFFFFE8BFED0210000000050FFE56A06007FDFEC80800480001BCE103F9FFFD8395001007F98EE2944800087BE6F7B57FDF5E995025DE8129ABB40000000B79004A2A00090003AA424008A800220A94FFFFFF000C0FC4402000000191DB7E005001FFBD4690009C000137E137E3CFFB6A8203AC03FD056C099001401FFF5FDFFBFFF5AA58510A2892DEC100000002B040100D511240016814A2822A80000020FFFFF803691B881020000000041EE94024007FFFD0A0000000006F822FC3FFFFBD000FC600FF0AC20F0383C067FAFFEF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'hFFFF6FAD200B5E4145B52A00000003DA00051082240003910904055200040003FFFFE048DC27C2202000000140031E8090009FFD418000800001F3E11F17BFBFEC020FE38F3FFEB81284000059FD4B7FFFFFFBD29027AB1417DBC20000000B5080008E28028001C400A280AD8002A440FFFFC0B46A9F6108200000000000637C2000177FF100410000033DE13E13FFFFD50007C09E0FEFE001782002037405BEFFFEEF6AC087749152AD5100000001B0000201212000006802400252C080051BFFFFAF50DE0BC44008000000C000FCD554004DCFE3800000000038A1FC77FC7FB40008E07303FB5B1214100000BD32BFBFFDFFB530025D2A197AED0000000572;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'h400032004900005080A501049100000DFFFFFFF02C4FC088100000001200A913A0000B73C600000000001681F19FFFFF36A1838A0601FFF040354C0416D848756DFAEF65400ABC4823F7400000000DF8800054A0020000A90102005FA000405BFFFFFFD0EE17CA00080000004900DE9260000DBC0EB300000001CFE7E5BFFFE00C27C59403807FA1421A800880ADB19ADB6BBF5560065F1213BAB300000002C8000054009000003C0404002C5000000BFFFFFF746E85E100000000000800AD45340006FECC0B0000000107FFC27FFFF01007C01864E01FEEC0143301D854F2557DEB9FA2241669852AEDCC000000156000010AA04000012A4104000F48000823;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'hFFFFFFD03617E4500C0800002000772827E0ADBDC88C40000000783F09E7FFC92203C047017007FC011404002E5917C52AA536AD4184BB3293DB5100000000C000005408900000748050002714000041FFFFFFF26C06C880000000000880694040780B7882D8000000018FBC03FFFFD001432141A90C01FF200820D43D7920E94BC9ADE9441DEA442B76A500000015C0000089520400011C0022800FA6000223FFFFFFAA5F05A2440000000000003E81107F8FB0000060000001FF7B77FFFFC0000FC3A06C0000FF72402E100ED69EF8608278554308BB1B87BDD000020002A4000254055000008500880021E1000140FFFFFFF82283B91000000000080014D4;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'hFFFFFFFE0383684500000000002003581117C4800000000000F9BEBFFFF9FC3589F8000D2181DABD00003FF21FFB397622C0043DF945D5413EF6A200000004E30000255540050002C8010212009E0021FFFFFFFA4B82B48A0C00000001200AF80B411C080000000007D1DFFFFEDFB147839000C0001302E740300FF87FE42331113EB11DA1CFBE0F5FED400001002104000008AAA2A000005000006400285501FFFFFFFE05C1722104000000000003BAC8101208040000000FC09FFFFE6FE1C1E0C001D1C007BF39817803FE3FAA9FF622C72C2975E68BF13DBAC00000000620000002A94A220000540014000057C081FFFFFFFA499578948000000000020ABC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'h08180A42000000000F8FCFEFF01FC3A0242003E8C06EFFDFCFD609FEFFC03BBDEDF24503A089A00CDFEF200001000202000001540511000444004000005BAA21FFFFFFFE0BC174240A000000000813BA880400C2000000003F199FEFE50E84A0104027D00571FFE1CFCD307FFD00ADF49D7F060207AB05739B7A000000000604800000A810500000B300800280855081FFFFFFFA43A03944040000012890013C49C00020400000007E1FF7EFE1802040180053E2019BFFF7AFC08E1FF5800FDDF418000160472A443FEA800000800110000002028288000102002220202AA521FFFFFFFE04C2FC182680023C023401912400200170000000F03FFFCFF3680000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'h02005AC18013FFF50B9A6207FCC81BFFFAF3A24005550FBB9AB54800000024808000003544148000B580051000555A8BFFFFFFFFAD60318400000001C0BFFFFC00000803E0000043F97FFFCFCAF70600000015204006FFF102851003FDA00EFFE7BB29FC0414B2D8FFEA0000000002104000000AA12A800028A04010100542A1FFFFFFFF49C0CC621E0000000087EE888043180000000007CE3FFFCFE7F17E900E0004000E0FFFFBA0108F00FF100FFF4FF3FA39412A46173DBEA00000000104000000810841000034500928A02A7975FFFFFFFE8542B8064C00000000001DF2180E30900000000FE07FFF8FE6D8F3FC500000001F43FFE1C02CB580BFA00FFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h7EC78E100B0AC6FEF7E900000800020800000400009E40000BA0025400549491FFFFFFFF04C011828000000000A1031EF80040000000001F8CBFFFCFFA9D9FED780000003C09FF0B80F338F00FF823BFBED78D2F809D2E377AB5100000000000A0000000022140006424042B00026ABFFFFFFFFFA149F8AA0400000002144479E000C0000000007A101FFF9FF8D17BFA168000053E00002780BCCD3803FC05FFFFD9B8A80068A7BDFFED80000000001C00000000091D00001552005400090AE7FFFFFFFFD0621A4042002000005900D140810000000000F842A3FF8FF166C6DF36BE7803BC003E098311701006FF9FFFFFF6FEE810125B3F55B6000008000014;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'h111FEACD0020800000007FF0BFFFFFC02000C03F1200003FCB0010AA014181FE1D400A8A8808594ED3EAAA00000029C4000120000100004BC0250015EC800802FFFFFFF43F06A2811500020000005FA11001FF88004801000000FBFAD5FFFF02000002429688100FF8408806009C59B78F91502A9218F367A77FD00000000460800254044852004680000008F1C00500FFFFFFE8661FCA00020019E5280006883000FF00023100000001F7E335FFFFED1158239D63717803FE01448702022C8DC374028B841166CE2FEAAA00000009910000802001048069800010017AA00C05FFFFFFFC350441008000003A0740072010001F40004000000001CFC2BDFCFE63;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'h20D05CFFB997F500FF82E002882D851735FB806092119392857DC1000A0004400001500090800032C0100004BC000821FFFFFFF4160B691400000000A1FFD294300005C0040000000001DF031BFDFC009801E1E5407FE3007FE200039804019A881DD2140C58F98A57DEAA00000016200000880008400009400804029E500180FFFFFFFC2300024000000000022EADA0910000801000000000007F59F9FDF8206A02CFFDE303E31D0FEBC003A3BE24000033EA410415A2C48775A000080002C42005200002000028400400005FB40004FFFFFFF6811FE882000000000283A540A2800500000010000001FE1F63F9FCA22800136FDF81E2F607FAC123A444AC05;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'h8029F00A0D6AABB51FDF5200000014140000540004400009A0090A008F400009FFFFFFF8110BC2100000000000003AEF910000018400F0000001F0BF89F9FC401002C7B5F2B1605803FF80131351504220081E400437690AAEEAC00002004BC2000480AAA00000046014010023AB0005FFFFFFC00594F140000000000180527AC1A04C00100008000003E9BFF7F9FC00000E8D7AA841020F187F8001C024C0CC7C011F8480B3BEB61FB7540001000144200150AAA20000061001008012E48003FFFFFF01AB03E80100000000000003CED3F0000008000000001796FFF3F9FD08203F97FFFF401C05C11FD4311CF343F97D20B3622A67EBE04EEDC20000000E2A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h00002B5544000005B004040009EA0001FFFFFC021302E14200010000010003681BF2200080000000003F9DFFFFF1FCC2907C45FF2BE12730600FF4295CC08080A01A02EA94C555451FDA900002001A420000045550008003800000100270A001FFFFFC1D1A83EC241000000000000AE08BF9200800200000003F3BFFFFE07DE0007E416023C05EC41C03FE10E1CFE80B400802F56AC7BF5A5AF74A0001000E85000012AAA09A0004A00001C0052A0001FFFFFFF40DA1611008000000000001DC83FA84118000000000EFA73FFFF07DECE3B8005FCEC0AAA06000FFE81F872FA42C20155E74E2AA1AAFBAA0000000022000000855400500015000000001515401;
// synopsys translate_on

// Location: M9K_X104_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h027FFFDA04806584169A8000000001B2000005200000A4902A437C400028AA10FFFFFDC37AAE164000000000401B9C1E801F9FDB003840223419D130600605F1FF67FB8000EC1230203D997FFD56400000BDFDDD52023340EAEA30000000045A000040000001AA484501992A02957AA4FFFFFED0FC774220000000002406F00B800FFFF4801C00103421AC60214307E7BBF1FEC100210450600FF7FFFC90200005D7FEB4C10012E40DFA88000000012A002014000000820022A2E78100168613FFFFFFA7795E1E800000000048019F161003FFEC200E000481E7D8C220078F87FFF07F6000700201A10AE957FE254000017EFDBD0800158847562000050000F4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'h02020841000097A04A882ED241DB18C9FFFFFD42F03A2520000000000002777D240AFFFD10070008C4099200A0071F86FFE01FD00418410000145C5D5C4000002BEFFBA8910477001DBD4000000000AA000040100000050490914F04800564047FFFFFC2F91F1640000000000400F9DBA0013BD60C03C217800158D0200EFC17FFC00FF400C84801003C1E56EA00000004BBFEDAC0084592A6D6B400000003DD0001020A400082C04A40B652546AD021FFFFFEA17C5787800000000000002A2F40041E7D0100800050A141202106FD7FFFE607FC07050708928367935700000063DDDF751400628857EA8000000000CA008410000000D264202A3B8900096400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'hFFFFFFEDBA9E9550400000000400595B800117779180A000000130E92021FFBFFED041FE28C24904010AF73178800000157F7EEA4004C681997F60000000037500100040000001885480C1125115CC00FFFFFF4174378740000000002001EA8670045F8E80E0000004038140220BEFE5FF81C07FE034A362900E51F1600000010FDDBAB50A008D502BEA4020000001CE0000090A20000A5008282B440008B281FFFFFFE1B95F2E000040000010015C415E011DE380381008198102B0204795E03F01C01FF8E2C528022C787C20100000A56FDDEA42098A095ABDA800000012F4000892A00800035025024DB2A10519F8FFFFFEB07C1EB0900000000000006E82;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'h07E40FE0C81E0012410081E1307FD9F14BA04203FED146040140037C080B00015FBBFD550400CD80A9D4A800010003BA00041550000003289209061800050C29FFFFFFE0B8E1032000008FFF10005A4021789DF8000F00040001C500407F6FF9C7405000FECE04E0504102CE0CAE6D00AFF7DDEA141087285AFF6020000000EC00900A844400055224820161513201DAFFFFFFA1F62FCE02006800CB00006800507F17BA0005000100010BC030FCEFF3F08020007FF08561D0805C83877FD0435D6FBB54A4271E8095AA4A00000023B8802514888900032809041ADA00002234FFFFFEE2B81A55A00000000C8A80BF48101FDBFF21060006000181A80DFA5BFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139 .lut_mask = 16'hE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~138_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~139_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140 .lut_mask = 16'h5454;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~141_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~142_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~140_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143 .lut_mask = 16'hFFE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'hFFFFFD52206A05024A13FBF400785123847EF81E24FFFFFE684002000897A02000341CA38A20C10B8C040E427FB6000002440001FFDC8B179FFFFFFFBBA0208688D7E1C1FFBFC0000000000000000000FFFFFBB080829FA61001FCF297F79AC11A3FE8BEFFFFFFFDE0F4804060C7700C10180011970830000E802D47F9880040E09980003FF52009BF3FFFFFC35018010BBF91579F4EE0000000000000000000FFFFFED6D05B5E130400298E264262DC410ED0FDFFFFFFFFE5FE00210138006F8C08A008494000480488F293EA400903FC226800077D400277C7FFFFF0D05E811144067FEEDD40000000000000000000FFFFFC7200871FE74201D27F0CF35CE1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h402F31FFF4FFFFFFC2F3C00C0079408BC00144001381800D38F3F87FFC00C40FFB48B000067F50001BE17FFFFC516E2001446FFE3B1E00000000000000000000FFFFFBF001FD1B473100AF78B0A1FB3A0329F3BFF7FFFFFFA0B9F800007803600000021803E674118387F8DAE900807FBFE3A80000FFD580207CFFFFFE0BEEE1026C77C02460000000000000000000007FFFFF400ADAB696C4803F67CE203FA20032C4677EFFFFFFFB9F9E06123001810882001140BA7000C06FFD77B60040DFFFE8108000FFFEA0022FFFFFFDC67FB84144CF80D80000000000000000000000FFFFFE0083F4CF4E3000077F37C80B3040C9A9C77DFFFFFFF174EF01010000CF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'hCED200010821F0180181C0AFCA00036FFFFE1CA0001FFF4003479FBFFFA9FFFE80D03660A200000000000000000000007FFFBC91CCFD7F2F01011FF90A7000FC104A6E13FCFFFFFFFBFF77802F000DFF730510002098F20C0783EB3FEC000FFFFFFF8300000EFF58033FFEBFFE65FFD58801031A940000000000000000000000FFFFFFFF8B975D572C007130009E023FE610F426FFFFFFFFAF6FCFE45FC033FBC10E1C200223C3382F02CEFFC0083D9FFFFFE29D0000FFD4037FFF2CF98B7FFD70140061B400A8000000000000000000FFFFFFFFA6BBF46CC0079FC000078074F18970F7FFFFFFFFFF98FFF91DB21F47F00CB821030239804001DE7E7C09DF7F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'hFFFFE82000007FF482FFFD2E345BDFFDEF004229C00100000000000000000000FFFFFFFA876EBFBD1847A0008540F1020EB06BFFFFFFFFFFDFF13EF486111F87B0007C840E380000010367D878CBFFFFFFFFFADC20001FFD203FFFBE28257FDEB608B2F7E40050000000000000000000FFFFFFFFE4B5F12E802000805210BCA10B8C27FFFFEFFFFFE9E8CFFA100010D5D8013F0010001480045E1FFF680CAFFFFFFFFFB2200007FFC40FF3FE24D36BFFEC098C0C540808400000000000000000FFFFFFFF41DB6EBC0804800480000F1242D18FFEDF7FFFFFEFFE87F7801D03D362030C88220022401048F71FC57A4BFFFFFFFFE18E4000FFF803EFED39BCD0FF;
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h408A3FFFFFFFF02100003F784001041CBFDDAC7F9301520AA000000000000000FFFFFF7D4D05F4005E00084C008000092008B652F53C7EF77DFFDFE420400000088513E1FC68B7FD057DB00FEE47F2FE1A7097FFFFFFFE08D0000EBD0820B300BFD2B000E83C04400800000000000000FFFFFFF78684F5442C0001401008006608008EC0BFAF66E7BFFFFFFF0EC00000006103DAF100F3E5019D200DB7DFEEE0480827FFFFFFFFC2080003D440015A4235F0D15428CCB02A8280000000000000FFFFFFFF0911740800001200008000084201536080FC87FFFFFFFFFD7DC0000000000401A001BE7C0EDB300CD62CB1D9F2502D07FFFFFFF0940000CC50824448;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h0CF5A4ADA11A06802400000000080000FFFFFFF64805AA821C0051000044000014083748E4EB07FFFDFFFFFC7F8003C0000320FE0210270000BFB04FDA5CFBF79EC40B13FFFFFFFA6000003A3502AA24BD6501AA503681284800000000000000FFFFFFFB8D00F20806080400000000282201974514A70DFFFF7FFFF57FC80D000100E0380601858201FF606FF90DA0EEFCC92049FFFFFFFE9880000608704D647C52886EB21B3C450280000000000000FFFFFFFD0244F94209001000000000800800787A14203F3BFFFFFEFCBA7AB2A00D8010D158AC330183FFD83CDDDB77BFDF764A923FFFFFFF822000010FD477A13FA420154409AD209000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'hFFFFFFFF4A01F00003002000002000002507A3EF2020FBFD7FFFF7F77E904BF03C001D4007EA000083DFF8AFD8CFCAA7E7FD40011FFFFFFFF40000001BEA48A0AB711526A812FB4421C8000000000000FFFFFFFC0A0B75509E00400000800008403FFA8000B1FB6BFFFFFFF1FC3900C01D00AD992FF4020E5C7FFA47FD2FBE87BBF4680A23FFFFFFECAD00001FEAB8807BE302484800D6C88022000000000000FFFFFFFC8820F00000008000000000000BFD7AD2010E0BFF3FDFFF79F59208206EE16517FFB18116BF8F64DFFF5A7F599FC50420CBFFFFFFC101C0001FCE60404A8AC00240116B6A4001000000000000FFFFFFF70805F9024C0000000000000C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h7FF7B76800002DBBF9FFF23D45FD618D76778972E360607E7F43CFDDFFF7ED32EE1703204D7FFFFFE8A0400C01FB80101F8A1041020139BE2848400000000000FFFFFFFF1801EA001080000000000073C8042FD4000000CFFFFFE9FD718141027D200231FEE0C3F7DBF0CA37FEABD3EE7A710A94124FFFFFE2E8020D8BC980200FE72416D000276B5292900000000000FFFFFFFD150738000400200000001AD0248155550000040EE70FF4420802CA07D4E1040FFFD661FA3AF808FCBD79EBD8813317154590FFFFEB3A00800FF5200A5EF3783FD2000ADE0520052000000000FFFFFFFF08116AC40C8000002000F4320A066FD20000056BFE47D042DD057A80;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147 .lut_mask = 16'h2230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h914000299800A2000000000000000000FFFFFFFAC52ED9B50088A001048000E4801E89F7EBFFB7FF9FFFDFC4017807C0A02004434DC1D1800825EA7D75C218FFFFFFFFE87100001FF500FFFC6821803C76000346D00008800000000000000000FFFFFFFF42554D89002C100005400018C0136FFFFBF4EFFFD3FFFF8C039D46C7008C104408A003211F101C7E5A1C813FFFFFFFF815000007FD491FFE3702301F8F022E272C0804000000000000000000FFFFFFFFA69784603A0A81000050002610FFEC7FFFFF7BFFEFFFFFD7B820141E085C408182E00200084367380AE2F1CD7FFFFFFF01500008FFB60772EFC77E03EBC84949904402800000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hFFFFFFFB864DB53A008A6A800080014007FF207EBEFFFC3FFFFFFFFC36085000007F0007AD8E206900708F53B7FF2801BFFFFFFFE08200007BE081F80FF1E185EBE1D220A90100000000000000000000FFFFFFFF4583988009020B000002000338EE80FE3FFFFF7FFFFFFFFDC40040020F7FF003E32E270C001C549E7DEC471C47FFFFFFF86100005FFD206017FC838976E60D83CA2988000000000000000001FFFFFFF7E6236014064010A00488093EE701E3DFBFFFFF7DF7FFFFF9EC0010000BFFE021E3E063360057ECDA7F5FC0C11BFFFFFFFE1E200007FE102209FF1E62DF4A6402288464000000000000000001FFFFFFFB438CEB6801042A000240E0A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h818CD73FFFDFFDD3FFFFFEF3BC00423667FFF0B833923D868019C0ACA6BF902053FFFFFFFF80410001EF80000EF7C0005FEB383DB80510000000000000000000FFFFFFFEC442089007401122008110455101CECFDFFFFF9D7FFFA389D440040007FFCF490E084CC2200FB8C6BDFB7C0C76FFFFFFFFD11200021EF4001FFFC63137E850455040CC800000000000000001FFFFFFFF8811A920548000550122C00A80867BBBBFFFFFFFECEEC809A1600C0803FF27C63D12EE94461D3841FAF9F6A108FFFFFFFFF468C0003BFC000FDE8162D3D89C3BE48111000000000000000000FFFFFFF50C2EF4A80A40050A0598004D604996F7FFFFFFFFE7FFF8F92280022B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h18FDE9A0B7E550B340DB780066F1AFC1E0BFFFFFFFFD0820000D6D400F73CA401FEC54C2525446500000000000000001FFFFFFA000077040358022902EC20000490042EEBF2AFFFBBFFFF20F8628000064596FF9DF2BFAD905F9B8A01AAEE9BA181FFFFFFFFF42400003BFC00870C11A7FEC09094001510A0000000000000000FFFFFE001441F6084F00CB23500000054000C83FFC4FFFFF7FFFBC61344000000501DFFF4E788CE428193614AEBD7EDD140FFFFFFFFFE0900000EBD0001D178C7FC84982DC400CA01000000400000001FFFFF0008082AC4004001410000200200809D881CEE0F3D8FFFEBFB7C040000002206FC0961131F1F019307471D76F7F;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'hC0323F39F83F800807C1FFF200604000FEA1BE76F434420920017C75FE21837FE57F5A1F5F9F97FFEE0002412007E41C7A7742BE533F80000000000000000000FFFFFFFDBA01B1D0B300C07F55013E1E000647EE202E002007D7FFF0D14081076F00373FFBE220800000BDBB5D8605BE1CFFFF06FFE746FFFC00187107D2378FF1D9A1FC2C7FC0000000000000000001FFFFFFFFEB00EFA092C080FF20022AC1180002B9EAFC000807C7FFC39C6C100F3FB83C7FE0E5803612002562FA0817F37C9FFF85FFFBD1FFF80032FE339129F7FE91C9FF009BC0000000000000000000FFFFBFFBB801B1E2932001FF2C00097861B060B9322800020163FF863888C33B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h1E180E7FD027A0100092077DDEB01FCB803EFE487FFEF42FC800E53F8C1E2E1FE3CF9382811DC0000000000000000001FFFFFFDFA00879A053800BDE532076F9F6F00C5BD43002004009FF1C5D90807F0000873EAC0784020C2410E7FCC16E3E000CFFB81BFFB7371003A046500527DF0CFFE9C01F73800000000000000000007FFFFFB6A008B3E8A5C013AF3F000DFD1FB0011782000C809404BE3BFD70980D000093380B2178920048007DB907FDF80003FF8D87FFE9E9384F40A8A011D59A16AF7BE07E81E0000000000000000000FFFFFFE7A0116BC0D750001F2269007F62CE00E52A001F800128006AFFBC03000408E3380051F800010200206403F3A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00007FFB2176FFF3891E95794843C95A85FC9DC1FE05F2000000000000000000FFFFFFB8800131E9C8E1839F480A908FDD77780BC2007FF90C08201EFFF85A00020767990019A40A6601C00150AFDD4000001FBFE87FFFFE93FAA2A425985051DFF381C184003C000000000000000000FFFFFEDC2192FDD3F15903FF86070005BF0A04026000EFFC2688123CEFAA810012003878380F80400201120140BFE3800800079FF80FFFEFFBFFDDD2D0C603565FE48DA0E03F86000000000000000000FFFFFFA30A05E16938BAC01E49C829017FDBDE804602FBFF2D4200307FF71900000808F470C8E8480044010282FB5E01808003FFDE8BDFF97FD657D487800223;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h8E1A9FC8A877CC000000000000000000FFFFFF7D0013E680C8BEF4CE5A9000601F6FBEA01A077FFF0022804AFFFD3804540012C41B24E0233040A06403FB78003B00001FF722FFFE7EFDEBF16800042898076F1AC8DAC2000000000000000000FFFFFDA2124F05FC4C4B399D1784039967AE3960001FFFFF994340233BF4E040002851300803200B1C1A001907E7600016600003FF40B7C5FFFFBFFC95A10012A800FC0ED07BC0000000000000000000FFFFF58C203E80442867EDF41C83400C55BFD018023FFFFFA60208021BF9C8000000082D0CC14A18DF155A707F398000099A000DFFD20F0E7FEF7FFE64E08202840AF924CE5F30000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h7F6A8622120000BAFFFC75FFBBFFD119FFFFFF8985FF08400000200000073FFD1244095EFFF591DFFD490000000000000000000860D400006FEFE7EBCFFF8006858AFFE4DE0803CF11C4FFE00F140AA83AC0055404000F6B7EF2D487FF55F251FFFFFF51485F400010000000001DFF5D6B0205A1FFFFD55FE40010000000000000000028B0E000007E3F9FFBF3FDD99BF677FFC6781E7DF3C8C3FFFC514101140FA28A482803FEDFFFE00B54FA5FEA15FFFFFFE0E05F0810080000000057005B200000BFFFFFFFFF901520000000000000000008C0404003DEFE1FFF9E7CBFD537ABFFFCF18F1C7FF10FFFFE8DC004A2A0C00554001F7FF7DFFA00B54D55B201;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h7FFFFF43001E40000000000003528032C404015FFFFFFFFB2AA008000000000000000000C063B00FF3D01FF6BC6C712E91B7FDFF9097AFBFFEFFFFFF471D8015A8A00AA00BFFFFDBFFFFF0495755BEF1FFFFFDC2A87E804000000000133C88BD808085D7FFFFBAFF795A40000000000000000000CE7FF02F08541FE7D5A0FE05D26FFF7F04014B2EFFFFFFFEABFFFC005000800DFCBEFFFD3C00FF02AB2B95AFFFFFFE83513E0A80100000002F2F206E422802AFFFEA85FFFEA00000000000000000001FF414608387881FFFFFE37FBFECDED1080200844FC7FFFFDF3DF5FFF753040FFEFDEBFFFFF00007E355A9BFBD7FFFFBC100BF008000005000E0948037;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h401001ADDE802B7FFED540000000000000004DFFFE3070C185E01FFF796CFB9DE43FD8E1C10832A3FFFBF3E6957FFFAFFFFFFFFBFBBFFFAB5E0900F954D597EF7FFFFE82D0BE8000100000020006A06AA0240357540DFEBFFD0200000000000001BFFFFD9D306061C3CE1FFF5E759C37F62E0180608469F7DF7DFFFFC7FFFFFFFFFFFFFEFD5EFFEAFFE0801CAAD94C7FF3FFFF85927C014000001100008D10BC824002BEC02BBD5FFD580000000000000DFFFF001C271060C09AFFEFEBAD7EEF8BD55440004A2CF9FBFFFFFE1A3F7D7FFFFDFFFDBBAFFFAF1FAC250E55C7094B7FFFFE82B13D000000020000002640EB50100BFB280024A5FD21000000000007;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'hFFFCA0400E1A3060E1C9DFFFFDFBDFD01FA6E5C820012E3CBFFFFFDE231FFD7FFFFFFBFFF76FFFF400FB90532A5B58C2BF97FB0598BE8000200C00000005213500000FFEBE00000B7E940000000002DFF1A214000E0C213071E23EFFFFFFE91DE1B7C7EC18001FAA5FFFD78304F7F3BFFE3FFBFEACB9F77C000D422394CB1AC3FFF01742B1BC0280002000000086415EC0207FFBFD0000007EA8000000007FF800008014050E013065C96FBFFFFFFD1D7FCA9FC4081000049FE9F3EDE15DFEAF1FF8FF8DFBF6BDAD0001F00BD2F298C2FFFC001E927D0300010000000006A06B8047FEB7FD4000001D520000002BFC0000000480970E198A30E3FFFFFFFFFB65;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h006FFB6A091000ABFFDD54820EFBF4121F6BFFFFFFF9DF42201F1BDFB7A70D5A43EEB1E1AD863E1F6AEC02D00511108507B581FFDC00096D555A6928844411DCFFFFFFF46D0110040400C0000029400017DD815000000097FFBAA428A9FEF5B61F7BFFFFFFE55D43040FDF7D2F6FC9F40AD3801EF50DCC269EF400A8084A4228198050FFF90027DAAAA68242719107F0FFFFFFE05D0640012400000000008001EBE7D6D00020017DFFBAA2A618177E3C7EFFFFFFFFE59271E005DAF77E039388FAA3081E5E7C54481712016801948940081080EF50000AB555552A9482203FFFFFFFFFFA2C05810000000000005A401FFCFBBB4A508013ABFF6554106128FAD0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'hFEFFFFFFFFFF8A7070003FC3DD014CEBBDBEF71FDC9BA00A44002074002244B254020015AA80543AAAAA80426CCAFF7DFFFFFFF45C03400810000000000520FBBFDFF7740000003DFF7AA948B8001B57FCFFFFFFFFFF807000018F73F0003BBFB4B4F97DBFDE0000024100700A5520C45228108420001297AAABFF091223FF5AFFFFFF58A804100020000800002883DAEFFF7ED0508002D5FFAAA21306200FC3F85FFFFFFFEDDF2000C967AF0332AFF449FAF8A72D380000680150B604889006808200030810197D75555402059FF3C87FFFFFF0D00400000080100000041A7EFFEAA6AA0040053BFDD542A4016051CF7E3FFFFFFFF139700010A8FCC3DDCBBD;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'hD298F45B7FA00000640080590A15400B02200004100076E3EEAAFFFC5637BA52FFFFF000100800002000200000147FFFD6BD5AD81100036BFDD520041D000901FF0FFFFFFFF06C000000307C23CFDEEECFA6CFDAC30A00001040081D014080258911008000200BBABABDAAAB40FEEF08FFFF60000E6F0000010080000021F8AF7BED4AAA100000BBFCD5103000008000FFF7FFFC3FFFD04001E01E1827AD19B9BAEBEF463FC40020100040AC900A10BEC08000000000457D5FD5FFFDAFFBED60FFFFF006114A90001041020000DC101ED55A8AC884401A57FF803001480080007C3FFFF80FEE232001C382000A3D62FD67B97F0F8FEC00602880B0298540496B;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h842420400240104EA57F0AAB7DFF5BFAFFFFFFE8F60280082A800800008D4095B4A10038110005FFE200092810000400B00FE7E003FE7C6001EB690000941ADFC79DEE67FBE200501020244E008011DE8088082001000515554A0DFEF7FCBF1CFFFFFFF8B9150200120100001B50A83F4B18000000000FFC08AA84A140040A002007FF800063262003DE704417F2B3573FEFBFD4C01C00511400101B0000C56B88400152000010AAFAAB0003FFEF7E6AFFFFFFE8DA02801002000A0170084097A80001C01000FFFEB754AA42001002000002FE00002B3C6001FC0E36013E45E87FC3877F0003002010000217800111BD010814400210411555556A00FD7FD684;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'hF361287FFF8603A03F790430E6DF7E7D4421050AE0723FFFDDE500107FD6C0001FF8A09FE8C023EB528C401100000000FFFFFFFF9888541024004010000570405081556C80000100FEF1BC119749AF617360E37BFF8C000FFFCC200F846C3DFF8384849A08AD8FFFEB6E204FFF5B30001FF403BFFE8017FF08220A8800000000FFFFFFEA0200D08008400000000182020A0A6FD000800548475EABF64BE25D55FD6540DDFF6A89C56FFA84834131ABFA87B9482BC61E23FFDEB04E3FDDAD82001FF2879F788021FC52D9A02080000000FFFFFF00143BF1021480200002165491144252A84040005A1BBC59F89CF083EE857CEBD3FE028903EFC001F1007D5EF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h05B170039980C87FD6E0B977317BA00007F88297FE808A378422090210000000FFFFF400030BC0800400200010A2825421026F94010002B4D2FD3E661E5B0BF70EDE7A7FFF037867B7E4970803AD67D0379E048FF020811FDB8360BE44AE80111FFF018BBB802546F088C4A840000000FFFFF0028C05780018800000F6000084144856C21000013F802167DF641EE1CC07C33DFFFFD798038B8E0FBE1C1E0715BEFB423FFF583485DE0802FB1217B0041FFAC805FD8048AB5F2B200100000000FFFFFFFF3712E0A000404003C00682290A826DA4009001FFE680037CE431E7BEAFCB6FFFFFEB548244073FFC320180A93FF9C153FE230401D8142AB6010A4250;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h2FF22603FF001514F5F2455428000000FFFFFFEE2EA7D10008800010000905C25402D72800007FFFFCF3F5FB0084507279F7EEFFFFE402007102FBBA6521EA121FFAA0247DD881C0405048E0281780829FE22E03FD5002ABAFAC880082000000FFFFFFF93503E080080022000025470401062DD40007FFFFFFC80A6EB80191CF4FFF21FFFFFD00002006D61FA3F838276FF1188BAFFE0000244130000541522817F0BD8FBE000604FAF7A2A840800000FFFFFFF61E64D2140480C000009EBA900488AF69327FFEFFFFF9955FFD8A6F7C8FFFE0FFFFF9B200089FDFEE392EC058AFDDBE1007D74200010570404880600504EFCDEFFF0003EB5F5A900510004000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'hFFFFFFFE2509A080080044000029E8400014DE01358C0217FFE67066F7D214ED1FFF51FFFFF1AC0000B77BFF349E225882FC6E283A9C45202C15DCC0121522506EDF86FFFC9005B6F5F72AC024440001FFFFFFFE2D62B000108000000019A2800000BDF92800005FFFED19A4DDAE896C1FFDF1FFFFF9160000FE7D7FFD58083CA9ADBBF2DD57954800519DE004204482BEBF477EF500157EAFAC00244088820FFFFFFFD43C85810000002000006E54000004EF8A02400547FFDEA788BF9E83281FFBEBFFFFE9BFF00097D5FFEC0804F01FBA6E437535B253815D4420004AA22847ED23B3FD2007DAAAF622D328002035FFFFFFFE5E8AC0000800080000068000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "img_data_logo.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_pmc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'hFFFFFFFCB90920001101000B802050BF51000000002FFFFFFEAA510480200070000278000017BE6001FFEA9600D54FDBCF1163F40000000C9400040A80542A6A020241400004124AAAABDA01D7DFFC6FFFFFFFE873524010000040200000A22FC0000080217FC96EFD550A48000000060000600000577D4003FE738F0A489C17AF54B9EC20100003301000254029445E1000920000100495555477EFBBFFFC9BFFFFFFB0360D0000040061000025505F6C8800001FE415DFFEAA5402010000060000800006C43C2001E6504A5DB864F25975E9F5302000427400000ADA9429240A2808844040082AAAA908FFFE08FEABFFFFFFD45A2D0400420180000010A03F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'hA4448005E000005EFD55211000000000300010002300030001FF5D13085013EFBEFFDFF880004651B22004025C00948BA000054200000155555421FF8B7FD80FFFFFFFF0700A0090000400000005506ED91003FF008002BDFAA8540000000000210010006000018001FFF7B68E21AFF6534337FD40001B35748000818000227500440010C050201555550FF07FA0B601FFFFFFE012328000000000000028025FA2403FF80040015BFAAA88080000000011827D807800010003FFFFF5E1C2BFECD9CBE8810008F26269000104780105BAB00080A200000422D5547FC1D7770509FFFFFFA8769C0400008002000004106E900FFE00000006BFF954502000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h048FFF0C0000043C03FFFFC7E8081FFF875A8307E41473E90C600015A8000A355A1214088880000A34D0FFE759FDEE04FFFFFFE052024040400000000042803FC6EFF0000000005BFD5508400000001BFF29C0008000004301E7FEE9FB44C27D7D5465200086BDD4BF800150BC0007CBED090192400000254A0FFFFDFFDF579EFFFFFFA8F45C000040019000002B485E9BB9000600000AB7FDAA900000027BCE000100000000410061FFFFE779E23AFC055EC76080558574FFF00111360089555A12428500000008A1FFF001E876AB7FFFFFFF60941008000002000000025038B80446214A804867FE512100003B800000014000000004001BFFFFE89CD8173F;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h1E2D73D8043F160AFFFC00405A00216AF6C0230A080000150FFFEAABF79FF91FFFFF00048193400000000000002BA076FF001346B54806D7FFAA80003948000000005A00D802100003FFFEF3FBF0C607AB73EEC025D81E80F7FF0020B700545F5B450094020000407FFFC0015DF7510DFFFF8001285C000000008000000581FF8004052B55EA0137FF4500038000000000002040C80680000FFFFF83FFFC30469681FCC149E18FF01FFC44104D01022965A0820A880000077FFFFFF9EEABF901FFFFF8004018B0400000000000570F624B2803E9FF5A1D6FFF501700000000000000018060A600003FF37C5FFFFE15608C32BFE06382C63C45F83E8023902440;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~144_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~145_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146 .lut_mask = 16'h0F0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~147_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~148_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~146_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149 .lut_mask = 16'hFFA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~143_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~149_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~153 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~153_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~137_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~152_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~150_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~153 .lut_mask = 16'hDDDC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y72_N0
cycloneive_ram_block \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~153_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~134_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~115_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~96_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~77_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~39_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~20_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "index_logo.mif";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000101010002327E3000161820000353840000888E9B000E6E8EC000CACCCF000585B5F00021272F00022282F0004F50510006A6F730008C9093000757C81000CCD9E2000272D310003550630004A728C0005F9CC2000BDBFC0000A2A6A8000748A94000ADB2B40008D9EA40008DB2BE000A7D2D8000CFF6F90002;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hC3333000757E7D000F4F7F60004B4E4D0004549460003437340003E433E0003840370002F312D000B1A80C000B9B36E000B5A54F000C8B33B000A39045000CAB150000D6B74A000D7B85A0008E7938000A47B0C000FCDB95000FCD47C000ECC46C000E4BC610008B6D2C000A37E32000242321000FCD689000D3B06B0009C762A000936D22000FBE2B5000F4CD890008C744B000FCCC7C000F3C474000ECBC6C000F4C46C000E4B464000C49C53000ECBC64000DCAC5C000BC944C000D4A454000B48C44000A9741600080560B0003B3326000E4B56C000B38C4C000AC8447000A47C3C000BC8C430009C7437000946C2C000AC7C320007353210008C6427000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h9C6C220006F490F000A46C15000744B0C0006D470B0006A4508000B4740C000BAAB95000897558000F4C47D000FCC474000D4A45C000ECB464000CC9C54000C7944C000DCA454000946C34000CE9443000835C24000BC8431000A975280006948170007C541A000744D15000734D1400099641A000734C13000724B12000B6751A000796954000968166000A98D69000FCC986000A98558000FCC47C000987649000F4BC74000CB9C5E000DBA765000ECB46C000F5B86C000C49454000DCA45C000916D3C000BC8C4C000D49C54000896536000B48443000D2994C000825D2C000A474340009C6C2C000946424000B77A2900084561B000AE6C19000AC650500;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h09D908100085796B000987A560006B5439000785F40000886A47000E8B477000C0945F000E2AC6E000B88B58000A47B4C000B4844D000CC9454000AB7C45000E4A65C000DC9C53000A4743C000BC84440009C6C34000B47C3C00094642C0008C5C230009C6424000F1CDA6000685846000BD9E7E000F4BC7D0003C2D1D000FCBC74000D49C5D000ECAC64000745430000CC8C49000AE7434000815424000A66A28000A5641C000E5C09B000F9C797000EBBB8A000D2A6790005E4935000C69A70000503C28000FCBC7E000F4B475000ECAC6D000CC945D000E4A464000C58B54000DC9C5D000825C35000BC844C000D494540009C6C3C000B47C44000AC743D0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h009464340008C5C2D000A56C350009C642C000955C24000F6E8DB000C8B6A6000B09C8A000D5AF8C000A57B56000966C46000D4945D000ECA464000C5844B0009C64340008C5420000786F68000D5C4B7000DC945D00093633E000D38B58000864B20000E6D4C80009D643E0008D542D0007A5B48000BA7850000C47B4F00025140A0008F6B57000878381000A96745000B46945000995839000A6593C0002B28270006259560001F1C1B000A55C44000954733000863428000761D1A000DEDCDC000650D0D0002823240009C999B000110D10000454445000312F3100064636600069686B000A699DB000AC7C3C000C48C4C000E4AC64000FFFFFF000000000;
// synopsys translate_on

endmodule
