Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/COexcercise/p5/p5_strong/tb_isim_beh.exe -prj E:/COexcercise/p5/p5_strong/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/IM.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/MW_REG.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/IFU.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/GRF.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/FD_REG.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/EM_REG.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/DM.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/DE_REG.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/controller.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/ALU.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/mips.v" into library work
Analyzing Verilog file "E:/COexcercise/p5/p5_strong/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/COexcercise/p5/p5_strong/mips.v" Line 210: Port Branch is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/COexcercise/p5/p5_strong/mips.v" Line 262: Port Branch is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/COexcercise/p5/p5_strong/mips.v" Line 311: Port MemWrite is not connected to this instance
Completed static elaboration
Compiling module IM
Compiling module IFU
Compiling module FD_REG
Compiling module controller
Compiling module GRF
Compiling module DE_REG
Compiling module ALU
Compiling module EM_REG
Compiling module DM
Compiling module MW_REG
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable E:/COexcercise/p5/p5_strong/tb_isim_beh.exe
Fuse Memory Usage: 33876 KB
Fuse CPU Usage: 108 ms
