# sv_practice
Practice exercises for SystemVerilog, UVM

### Material from the following sources:
* www.github.com/VerificationExcellence/SystemVerilogReference
* www.verificationacademy.com

### Compiled & checked at the following sites:
* www.edaplayground.com

### Resources to help understand concepts:
* www.verificationexcellence.in
* www.icverification.com
* www.doulos.com
* www.sunburst-design.com
* Books listed on www.chris.spear.net/verification

### Useful tools for visual understanding (doodling):
* www.coggle.it
* www.wavedrom.com/
* MS Visio with the [TIMEDIA.VSS](http://www.mvps.org/visio/FTP/TIMEDIA.VSS) stencil