Active-HDL 12.0.118.7745 2022-06-29 15:04:38

Elaboration top modules:
VHDL Configuration            testbench_for_rom


-----------------------------------------------------------------------------------------------------------
Entity   | Architecture    | Library              | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------------
rom_tb   | TB_ARCHITECTURE | CodesignFinalProject |      | 12.0.118.7745 (Windows64) | -O3
ROM      | ROM             | CodesignFinalProject |      | 12.0.118.7745 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------
VHDL Configuration         | Library              | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------------
testbench_for_rom          | CodesignFinalProject |      |                           | <unavailable>
-----------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------
VHDL Package               | Library              | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------------
standard                   | std                  |      |                           | <unavailable>
TEXTIO                     | std                  |      |                           | <unavailable>
std_logic_1164             | ieee                 |      |                           | <unavailable>
NUMERIC_STD                | ieee                 |      |                           | <unavailable>
std_logic_arith            | ieee                 |      |                           | <unavailable>
STD_LOGIC_UNSIGNED         | ieee                 |      |                           | <unavailable>
-----------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------
Library                    | Comment
-----------------------------------------------------------------------------------------------------------
CodesignFinalProject       | None
ieee                       | Standard IEEE packages library
std                        | Standard VHDL library
-----------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_rom

