

================================================================
== Vivado HLS Report for 'lab1_2'
================================================================
* Date:           Thu Nov 21 13:36:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab1_2
* Solution:       solution2
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         4|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      2|      0|    94|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    42|    -|
|Register         |        -|      -|    139|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      2|    139|   136|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      5|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_ln5_fu_124_p2   |     *    |      2|  0|  21|          32|           8|
    |add_ln5_fu_97_p2    |     +    |      0|  0|  16|           9|           9|
    |i_fu_113_p2         |     +    |      0|  0|  10|           2|           1|
    |out_r_d0            |     +    |      0|  0|  39|          32|          32|
    |icmp_ln3_fu_107_p2  |   icmp   |      0|  0|   8|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      2|  0|  94|          77|          52|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |i_0_reg_74  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          8|    3|         10|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_0_reg_74          |   2|   0|    2|          0|
    |i_reg_146           |   2|   0|    2|          0|
    |mul_ln5_reg_166     |  32|   0|   32|          0|
    |sext_ln5_2_reg_138  |  32|   0|   32|          0|
    |sext_ln5_reg_133    |  32|   0|   32|          0|
    |x_reg_161           |  32|   0|   32|          0|
    |zext_ln4_reg_151    |   2|   0|   64|         62|
    +--------------------+----+----+-----+-----------+
    |Total               | 139|   0|  201|         62|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    lab1_2    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    lab1_2    | return value |
|in_r_address0   | out |    2|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|a               |  in |    8|   ap_none  |       a      |    scalar    |
|b               |  in |    8|   ap_none  |       b      |    scalar    |
|c               |  in |    8|   ap_none  |       c      |    scalar    |
|out_r_address0  | out |    2|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

