{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764605341744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764605341744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  1 13:09:01 2025 " "Processing started: Mon Dec  1 13:09:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764605341744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605341744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off System -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off System -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605341744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764605341929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764605341929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barramento-structural " "Found design unit 1: barramento-structural" {  } { { "../Structural/barramento/barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348592 ""} { "Info" "ISGN_ENTITY_NAME" "1 barramento " "Found entity 1: barramento" {  } { { "../Structural/barramento/barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structural " "Found design unit 1: CPU-structural" {  } { { "../Structural/CPU/CPU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348593 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../Structural/CPU/CPU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/FSM/FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/FSM/FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavioral " "Found design unit 1: FSM-behavioral" {  } { { "../Structural/FSM/FSM.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/FSM/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348593 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../Structural/FSM/FSM.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/FSM/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-structural " "Found design unit 1: reg_8bit-structural" {  } { { "../Structural/Components/reg_8bit/reg_8bit.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348594 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "../Structural/Components/reg_8bit/reg_8bit.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2x1-data_flow " "Found design unit 1: Mux_2x1-data_flow" {  } { { "../Structural/Components/Mux_2x1/Mux_2x1.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../Structural/Components/Mux_2x1/Mux_2x1.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x2-data_flow " "Found design unit 1: Demux_1x2-data_flow" {  } { { "../Structural/Components/Demux_1x2/Demux_1x2.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../Structural/Components/Demux_1x2/Demux_1x2.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop-behavourial " "Found design unit 1: D_flip_flop-behavourial" {  } { { "../Structural/Components/D_flip_flop/D_flip_flop.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348595 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "../Structural/Components/D_flip_flop/D_flip_flop.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-data_flow " "Found design unit 1: comparator-data_flow" {  } { { "../Structural/Components/comparator/comparator.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348595 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../Structural/Components/comparator/comparator.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-data_flow " "Found design unit 1: ALU-data_flow" {  } { { "../Structural/Components/ALU/ALU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348595 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Structural/Components/ALU/ALU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_control-structural " "Found design unit 1: arithmetic_control-structural" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348596 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_control " "Found entity 1: arithmetic_control" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_System.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tb_System.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System-structural " "Found design unit 1: System-structural" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348597 ""} { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764605348597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605348597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764605348645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:U_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:U_FSM\"" {  } { { "System.vhd" "U_FSM" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348650 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outALU FSM.vhd(9) " "VHDL Signal Declaration warning at FSM.vhd(9): used implicit default value for signal \"outALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Structural/FSM/FSM.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/FSM/FSM.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764605348651 "|System|FSM:U_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:U_CPU\"" {  } { { "System.vhd" "U_CPU" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_control CPU:U_CPU\|arithmetic_control:U_AC " "Elaborating entity \"arithmetic_control\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\"" {  } { { "../Structural/CPU/CPU.vhd" "U_AC" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop CPU:U_CPU\|arithmetic_control:U_AC\|D_flip_flop:U_DFF1 " "Elaborating entity \"D_flip_flop\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\|D_flip_flop:U_DFF1\"" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "U_DFF1" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop CPU:U_CPU\|arithmetic_control:U_AC\|D_flip_flop:U_DFF2 " "Elaborating entity \"D_flip_flop\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\|D_flip_flop:U_DFF2\"" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "U_DFF2" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:U_CPU\|arithmetic_control:U_AC\|comparator:U_COMP " "Elaborating entity \"comparator\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\|comparator:U_COMP\"" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "U_COMP" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x2 CPU:U_CPU\|arithmetic_control:U_AC\|Demux_1x2:U_DEMUX " "Elaborating entity \"Demux_1x2\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\|Demux_1x2:U_DEMUX\"" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "U_DEMUX" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop CPU:U_CPU\|arithmetic_control:U_AC\|D_flip_flop:U_DFF4 " "Elaborating entity \"D_flip_flop\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\|D_flip_flop:U_DFF4\"" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "U_DFF4" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 CPU:U_CPU\|arithmetic_control:U_AC\|Mux_2x1:U_MUX " "Elaborating entity \"Mux_2x1\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\|Mux_2x1:U_MUX\"" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "U_MUX" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\"" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "U_ALU" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barramento CPU:U_CPU\|barramento:U_REG " "Elaborating entity \"barramento\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\"" {  } { { "../Structural/CPU/CPU.vhd" "U_REG" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit CPU:U_CPU\|barramento:U_REG\|reg_8bit:P1 " "Elaborating entity \"reg_8bit\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\|reg_8bit:P1\"" {  } { { "../Structural/barramento/barramento.vhd" "P1" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit CPU:U_CPU\|barramento:U_REG\|reg_8bit:P2 " "Elaborating entity \"reg_8bit\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\|reg_8bit:P2\"" {  } { { "../Structural/barramento/barramento.vhd" "P2" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit CPU:U_CPU\|barramento:U_REG\|reg_8bit:P3 " "Elaborating entity \"reg_8bit\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\|reg_8bit:P3\"" {  } { { "../Structural/barramento/barramento.vhd" "P3" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit CPU:U_CPU\|barramento:U_REG\|reg_8bit:P4 " "Elaborating entity \"reg_8bit\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\|reg_8bit:P4\"" {  } { { "../Structural/barramento/barramento.vhd" "P4" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit CPU:U_CPU\|barramento:U_REG\|reg_8bit:P5 " "Elaborating entity \"reg_8bit\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\|reg_8bit:P5\"" {  } { { "../Structural/barramento/barramento.vhd" "P5" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit CPU:U_CPU\|barramento:U_REG\|reg_8bit:P6 " "Elaborating entity \"reg_8bit\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\|reg_8bit:P6\"" {  } { { "../Structural/barramento/barramento.vhd" "P6" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit CPU:U_CPU\|barramento:U_REG\|reg_8bit:P7 " "Elaborating entity \"reg_8bit\" for hierarchy \"CPU:U_CPU\|barramento:U_REG\|reg_8bit:P7\"" {  } { { "../Structural/barramento/barramento.vhd" "P7" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605348699 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[0\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[0\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[1\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[1\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[2\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[2\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux6\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[3\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[3\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[4\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[4\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux4\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[5\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[5\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Y\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[6\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[6\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux2\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[7\] CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|arithmetic_control:U_AC\|DATA\[7\]\" to the node \"CPU:U_CPU\|arithmetic_control:U_AC\|ALU:U_ALU\|Mux1\" into an OR gate" {  } { { "../Structural/arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1764605349313 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1764605349313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764605349423 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764605349934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764605350033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764605350033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[0\] " "No output dependent on input pin \"OPERAND1\[0\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND2\[2\] " "No output dependent on input pin \"OPERAND2\[2\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[2\] " "No output dependent on input pin \"OPERAND1\[2\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND2\[1\] " "No output dependent on input pin \"OPERAND2\[1\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[1\] " "No output dependent on input pin \"OPERAND1\[1\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND2\[0\] " "No output dependent on input pin \"OPERAND2\[0\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[3\] " "No output dependent on input pin \"OPERAND1\[3\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[4\] " "No output dependent on input pin \"OPERAND1\[4\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[5\] " "No output dependent on input pin \"OPERAND1\[5\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[6\] " "No output dependent on input pin \"OPERAND1\[6\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OPERAND1\[7\] " "No output dependent on input pin \"OPERAND1\[7\]\"" {  } { { "System.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/System/System.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764605350060 "|System|OPERAND1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764605350060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764605350060 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764605350060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764605350060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764605350060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764605350068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  1 13:09:10 2025 " "Processing ended: Mon Dec  1 13:09:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764605350068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764605350068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764605350068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764605350068 ""}
