TimeQuest Timing Analyzer report for sc_computer
Sat May 09 14:53:59 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Minimum Pulse Width: 'clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; sc_computer                                        ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C50F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 30.69 MHz ; 30.69 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -23.121 ; -21319.659    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.163 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1346.456             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                    ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                        ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -23.121 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -1.025     ; 23.132     ;
; -23.121 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -1.025     ; 23.132     ;
; -23.121 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -1.025     ; 23.132     ;
; -23.121 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -1.025     ; 23.132     ;
; -23.121 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -1.025     ; 23.132     ;
; -23.121 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -1.025     ; 23.132     ;
; -23.057 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.068     ;
; -23.057 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.068     ;
; -23.057 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.068     ;
; -23.057 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.068     ;
; -23.057 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.068     ;
; -23.057 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.068     ;
; -23.020 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.031     ;
; -23.020 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.031     ;
; -23.020 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.031     ;
; -23.020 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.031     ;
; -23.020 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.031     ;
; -23.020 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -1.025     ; 23.031     ;
; -22.942 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -1.018     ; 22.960     ;
; -22.942 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -1.018     ; 22.960     ;
; -22.942 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -1.018     ; 22.960     ;
; -22.942 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -1.018     ; 22.960     ;
; -22.942 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -1.018     ; 22.960     ;
; -22.942 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -1.018     ; 22.960     ;
; -22.921 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -1.025     ; 22.932     ;
; -22.921 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -1.025     ; 22.932     ;
; -22.921 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -1.025     ; 22.932     ;
; -22.921 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -1.025     ; 22.932     ;
; -22.921 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -1.025     ; 22.932     ;
; -22.921 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -1.025     ; 22.932     ;
; -22.857 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.864     ;
; -22.857 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.864     ;
; -22.857 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.864     ;
; -22.857 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.864     ;
; -22.857 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.864     ;
; -22.857 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.864     ;
; -22.828 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -1.019     ; 22.845     ;
; -22.828 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -1.019     ; 22.845     ;
; -22.828 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -1.019     ; 22.845     ;
; -22.828 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -1.019     ; 22.845     ;
; -22.828 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -1.019     ; 22.845     ;
; -22.828 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -1.019     ; 22.845     ;
; -22.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.826     ;
; -22.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.826     ;
; -22.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.826     ;
; -22.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.826     ;
; -22.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.826     ;
; -22.819 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.826     ;
; -22.818 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.825     ;
; -22.818 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.825     ;
; -22.818 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.825     ;
; -22.818 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.825     ;
; -22.818 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.825     ;
; -22.818 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.825     ;
; -22.799 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.810     ;
; -22.799 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.810     ;
; -22.799 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.810     ;
; -22.799 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.810     ;
; -22.799 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.810     ;
; -22.799 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.810     ;
; -22.797 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.808     ;
; -22.797 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.808     ;
; -22.797 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.808     ;
; -22.797 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.808     ;
; -22.797 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.808     ;
; -22.797 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -1.025     ; 22.808     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.761     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[26] ; clock        ; clock       ; 1.000        ; -1.011     ; 22.779     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.761     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.761     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.761     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.761     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.761     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[26] ; clock        ; clock       ; 1.000        ; -1.011     ; 22.779     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[26] ; clock        ; clock       ; 1.000        ; -1.011     ; 22.779     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[26] ; clock        ; clock       ; 1.000        ; -1.011     ; 22.779     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[26] ; clock        ; clock       ; 1.000        ; -1.011     ; 22.779     ;
; -22.754 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[26] ; clock        ; clock       ; 1.000        ; -1.011     ; 22.779     ;
; -22.750 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -1.028     ; 22.758     ;
; -22.750 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -1.028     ; 22.758     ;
; -22.750 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -1.028     ; 22.758     ;
; -22.750 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -1.028     ; 22.758     ;
; -22.750 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -1.028     ; 22.758     ;
; -22.750 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -1.028     ; 22.758     ;
; -22.717 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.724     ;
; -22.717 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.724     ;
; -22.717 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.724     ;
; -22.717 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.724     ;
; -22.717 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.724     ;
; -22.717 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.724     ;
; -22.714 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.721     ;
; -22.714 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.721     ;
; -22.714 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.721     ;
; -22.714 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.721     ;
; -22.714 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.721     ;
; -22.714 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -1.029     ; 22.721     ;
; -22.711 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.718     ;
; -22.711 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.718     ;
; -22.711 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.718     ;
; -22.711 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -1.029     ; 22.718     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.163 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; 0.000        ; 3.797      ; 4.194      ;
; 0.163 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.000        ; 3.797      ; 4.194      ;
; 0.663 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; -0.500       ; 3.797      ; 4.194      ;
; 0.663 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; -0.500       ; 3.797      ; 4.194      ;
; 0.908 ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2    ; clock        ; clock       ; 0.000        ; 1.025      ; 2.167      ;
; 1.279 ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 1.025      ; 2.538      ;
; 1.368 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[8][1]                                                                                                ; clock        ; clock       ; 0.000        ; 0.004      ; 1.638      ;
; 1.432 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.744 ; sc_cpu:cpu|dff32:ip|q[2]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0    ; clock        ; clock       ; 0.000        ; 1.025      ; 3.003      ;
; 1.809 ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 1.018      ; 3.061      ;
; 1.844 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 2.110      ;
; 1.896 ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 2.162      ;
; 2.047 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 2.312      ;
; 2.189 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 2.454      ;
; 2.247 ; sc_cpu:cpu|dff32:ip|q[3]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1    ; clock        ; clock       ; 0.000        ; 1.029      ; 3.510      ;
; 2.301 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 2.567      ;
; 2.412 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 2.683      ;
; 2.442 ; sc_cpu:cpu|dff32:ip|q[26]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.017     ; 2.691      ;
; 2.449 ; sc_cpu:cpu|regfile:rf|register[3][1]                                                                                                 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.010      ; 2.725      ;
; 2.464 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 2.730      ;
; 2.508 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 2.775      ;
; 2.520 ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 2.786      ;
; 2.524 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.006      ; 2.796      ;
; 2.537 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 2.803      ;
; 2.548 ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 2.815      ;
; 2.580 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 2.846      ;
; 2.586 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.006     ; 2.846      ;
; 2.600 ; sc_cpu:cpu|regfile:rf|register[13][15]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1 ; clock        ; clock       ; -0.500       ; 1.050      ; 3.384      ;
; 2.616 ; sc_cpu:cpu|dff32:ip|q[3]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[15][3]                                                                                               ; clock        ; clock       ; 0.000        ; 0.015      ; 2.897      ;
; 2.620 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 2.887      ;
; 2.621 ; sc_cpu:cpu|regfile:rf|register[2][23]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9 ; clock        ; clock       ; -0.500       ; 1.018      ; 3.373      ;
; 2.638 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.003     ; 2.901      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.713 ; sc_cpu:cpu|dff32:ip|q[26]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.018     ; 2.961      ;
; 2.714 ; sc_cpu:cpu|dff32:ip|q[26]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[29][26]                                                                                              ; clock        ; clock       ; 0.000        ; -0.018     ; 2.962      ;
; 2.761 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[2][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.015     ; 3.012      ;
; 2.779 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.045      ;
; 2.788 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[25][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.017     ; 3.037      ;
; 2.800 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[23][20]                                                                                              ; clock        ; clock       ; 0.000        ; 0.017      ; 3.083      ;
; 2.809 ; sc_cpu:cpu|regfile:rf|register[2][15]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1 ; clock        ; clock       ; -0.500       ; 1.050      ; 3.593      ;
; 2.815 ; sc_cpu:cpu|dff32:ip|q[5]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3    ; clock        ; clock       ; 0.000        ; 1.028      ; 4.077      ;
; 2.819 ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.085      ;
; 2.854 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[16][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.018     ; 3.102      ;
; 2.854 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[28][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.018     ; 3.102      ;
; 2.855 ; sc_cpu:cpu|dff32:ip|q[26]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.018     ; 3.103      ;
; 2.885 ; sc_cpu:cpu|regfile:rf|register[30][16]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2 ; clock        ; clock       ; -0.500       ; 1.043      ; 3.662      ;
; 2.888 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[29][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.010     ; 3.144      ;
; 2.891 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[3][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.010     ; 3.147      ;
; 2.891 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.157      ;
; 2.898 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[20][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.019     ; 3.145      ;
; 2.904 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.170      ;
; 2.909 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 3.171      ;
; 2.918 ; sc_cpu:cpu|regfile:rf|register[13][11]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock        ; clock       ; -0.500       ; 1.050      ; 3.702      ;
; 2.921 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.187      ;
; 2.922 ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.188      ;
; 2.926 ; sc_cpu:cpu|dff32:ip|q[16]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[16]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.192      ;
; 2.961 ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.227      ;
; 2.981 ; sc_cpu:cpu|regfile:rf|register[15][13]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock        ; clock       ; -0.500       ; 1.050      ; 3.765      ;
; 2.994 ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.260      ;
; 2.994 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.260      ;
; 2.994 ; sc_cpu:cpu|regfile:rf|register[2][13]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock        ; clock       ; -0.500       ; 1.028      ; 3.756      ;
; 3.011 ; sc_cpu:cpu|regfile:rf|register[15][15]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1 ; clock        ; clock       ; -0.500       ; 1.050      ; 3.795      ;
; 3.016 ; sc_cpu:cpu|regfile:rf|register[10][21]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7 ; clock        ; clock       ; -0.500       ; 1.049      ; 3.799      ;
; 3.030 ; sc_cpu:cpu|regfile:rf|register[13][21]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7 ; clock        ; clock       ; -0.500       ; 1.049      ; 3.813      ;
; 3.033 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 3.299      ;
; 3.051 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 3.313      ;
; 3.054 ; sc_cpu:cpu|dff32:ip|q[2]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[15][3]                                                                                               ; clock        ; clock       ; 0.000        ; 0.011      ; 3.331      ;
; 3.065 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[21][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.032     ; 3.299      ;
; 3.078 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[29][22]                                                                                              ; clock        ; clock       ; 0.000        ; 0.016      ; 3.360      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.432 ; 0.432 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clock     ; clock      ; -0.163 ; -0.163 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 27.139 ; 27.139 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 24.433 ; 24.433 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 26.316 ; 26.316 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 26.230 ; 26.230 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 24.218 ; 24.218 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 24.784 ; 24.784 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 23.753 ; 23.753 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 24.004 ; 24.004 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 25.025 ; 25.025 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 26.482 ; 26.482 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 25.336 ; 25.336 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 23.617 ; 23.617 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 25.457 ; 25.457 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 23.617 ; 23.617 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 24.240 ; 24.240 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 25.013 ; 25.013 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 26.406 ; 26.406 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 26.464 ; 26.464 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 25.762 ; 25.762 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 25.922 ; 25.922 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 26.612 ; 26.612 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 25.779 ; 25.779 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 25.515 ; 25.515 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 26.190 ; 26.190 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 26.223 ; 26.223 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 25.542 ; 25.542 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 25.676 ; 25.676 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 26.891 ; 26.891 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 27.139 ; 27.139 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 26.385 ; 26.385 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 25.692 ; 25.692 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 26.383 ; 26.383 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 27.031 ; 27.031 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.199  ; 5.199  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 4.852  ; 4.852  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 14.645 ; 14.645 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 12.978 ; 12.978 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.046 ; 13.046 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 12.442 ; 12.442 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 12.496 ; 12.496 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 12.949 ; 12.949 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 12.590 ; 12.590 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.290 ; 13.290 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 13.734 ; 13.734 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 13.050 ; 13.050 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 11.775 ; 11.775 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 14.645 ; 14.645 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 12.830 ; 12.830 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 12.096 ; 12.096 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.154 ; 13.154 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 11.706 ; 11.706 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 11.551 ; 11.551 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 12.023 ; 12.023 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 12.134 ; 12.134 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 12.935 ; 12.935 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 13.039 ; 13.039 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 12.220 ; 12.220 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 13.097 ; 13.097 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 13.024 ; 13.024 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 12.226 ; 12.226 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 12.989 ; 12.989 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 12.432 ; 12.432 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 13.123 ; 13.123 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 12.539 ; 12.539 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 13.664 ; 13.664 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 13.083 ; 13.083 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 12.836 ; 12.836 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 8.908  ; 8.908  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 8.738  ; 8.738  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 8.219  ; 8.219  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 8.277  ; 8.277  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 8.106  ; 8.106  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 8.848  ; 8.848  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 8.335  ; 8.335  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 7.539  ; 7.539  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.712  ; 7.712  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 8.440  ; 8.440  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 8.436  ; 8.436  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 8.703  ; 8.703  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 8.638  ; 8.638  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 8.266  ; 8.266  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 8.616  ; 8.616  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 8.604  ; 8.604  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 8.252  ; 8.252  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 8.476  ; 8.476  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.753  ; 7.753  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 7.687  ; 7.687  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 8.516  ; 8.516  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 8.416  ; 8.416  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 7.485  ; 7.485  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.264  ; 7.264  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 8.525  ; 8.525  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 7.637  ; 7.637  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 8.832  ; 8.832  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 8.302  ; 8.302  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 8.328  ; 8.328  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 8.172  ; 8.172  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 8.908  ; 8.908  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 8.021  ; 8.021  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 8.710  ; 8.710  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.199  ; 5.199  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 4.852  ; 4.852  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 14.205 ; 14.205 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 11.676 ; 11.676 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 12.919 ; 12.919 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 12.719 ; 12.719 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 12.663 ; 12.663 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 13.866 ; 13.866 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 12.277 ; 12.277 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 12.931 ; 12.931 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 13.551 ; 13.551 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 11.912 ; 11.912 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 14.164 ; 14.164 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 12.967 ; 12.967 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 12.527 ; 12.527 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 12.372 ; 12.372 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 13.103 ; 13.103 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 12.819 ; 12.819 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 11.691 ; 11.691 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 11.753 ; 11.753 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 13.063 ; 13.063 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 13.273 ; 13.273 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 12.087 ; 12.087 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 12.395 ; 12.395 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 13.325 ; 13.325 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 13.129 ; 13.129 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 14.205 ; 14.205 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 13.254 ; 13.254 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 12.746 ; 12.746 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 13.566 ; 13.566 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 13.831 ; 13.831 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 13.036 ; 13.036 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 13.194 ; 13.194 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 12.925 ; 12.925 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 12.718 ; 12.718 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 10.875 ; 10.875 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 11.937 ; 11.937 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 13.053 ; 13.053 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 14.703 ; 14.703 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 12.224 ; 12.224 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 13.259 ; 13.259 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 12.631 ; 12.631 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 12.513 ; 12.513 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 11.760 ; 11.760 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 13.292 ; 13.292 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 12.621 ; 12.621 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 11.640 ; 11.640 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 13.052 ; 13.052 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 11.475 ; 11.475 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 11.947 ; 11.947 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 13.079 ; 13.079 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 13.105 ; 13.105 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 12.780 ; 12.780 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 12.122 ; 12.122 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 10.875 ; 10.875 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 11.799 ; 11.799 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 12.725 ; 12.725 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 13.259 ; 13.259 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 12.003 ; 12.003 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 11.769 ; 11.769 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 10.922 ; 10.922 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 10.973 ; 10.973 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 11.775 ; 11.775 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 11.372 ; 11.372 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 12.122 ; 12.122 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 11.440 ; 11.440 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 13.021 ; 13.021 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 11.974 ; 11.974 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.199  ; 5.199  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 4.852  ; 4.852  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 11.551 ; 11.551 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 12.978 ; 12.978 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.046 ; 13.046 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 12.442 ; 12.442 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 12.496 ; 12.496 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 12.949 ; 12.949 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 12.590 ; 12.590 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.290 ; 13.290 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 13.734 ; 13.734 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 13.050 ; 13.050 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 11.775 ; 11.775 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 14.645 ; 14.645 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 12.830 ; 12.830 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 12.096 ; 12.096 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.154 ; 13.154 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 11.706 ; 11.706 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 11.551 ; 11.551 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 12.023 ; 12.023 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 12.134 ; 12.134 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 12.935 ; 12.935 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 13.039 ; 13.039 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 12.220 ; 12.220 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 13.097 ; 13.097 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 13.024 ; 13.024 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 12.226 ; 12.226 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 12.989 ; 12.989 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 12.432 ; 12.432 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 13.123 ; 13.123 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 12.539 ; 12.539 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 13.664 ; 13.664 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 13.083 ; 13.083 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 12.836 ; 12.836 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 7.264  ; 7.264  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 8.738  ; 8.738  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 8.219  ; 8.219  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 8.277  ; 8.277  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 8.106  ; 8.106  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 8.848  ; 8.848  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 8.335  ; 8.335  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 7.539  ; 7.539  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.712  ; 7.712  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 8.440  ; 8.440  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 8.436  ; 8.436  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 8.703  ; 8.703  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 8.638  ; 8.638  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 8.266  ; 8.266  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 8.616  ; 8.616  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 8.604  ; 8.604  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 8.252  ; 8.252  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 8.476  ; 8.476  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.753  ; 7.753  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 7.687  ; 7.687  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 8.516  ; 8.516  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 8.416  ; 8.416  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 7.485  ; 7.485  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.264  ; 7.264  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 8.525  ; 8.525  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 7.637  ; 7.637  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 8.832  ; 8.832  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 8.302  ; 8.302  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 8.328  ; 8.328  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 8.172  ; 8.172  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 8.908  ; 8.908  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 8.021  ; 8.021  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 8.710  ; 8.710  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.199  ; 5.199  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 4.852  ; 4.852  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 11.676 ; 11.676 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 11.676 ; 11.676 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 12.919 ; 12.919 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 12.719 ; 12.719 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 12.663 ; 12.663 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 13.866 ; 13.866 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 12.277 ; 12.277 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 12.931 ; 12.931 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 13.551 ; 13.551 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 11.912 ; 11.912 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 14.164 ; 14.164 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 12.967 ; 12.967 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 12.527 ; 12.527 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 12.372 ; 12.372 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 13.103 ; 13.103 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 12.819 ; 12.819 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 11.691 ; 11.691 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 11.753 ; 11.753 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 13.063 ; 13.063 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 13.273 ; 13.273 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 12.087 ; 12.087 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 12.395 ; 12.395 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 13.325 ; 13.325 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 13.129 ; 13.129 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 14.205 ; 14.205 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 13.254 ; 13.254 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 12.746 ; 12.746 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 13.566 ; 13.566 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 13.831 ; 13.831 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 13.036 ; 13.036 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 13.194 ; 13.194 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 12.925 ; 12.925 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 12.718 ; 12.718 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 9.760 ;       ;       ; 9.760 ;
; mem_clk    ; imem_clk    ;       ; 9.372 ; 9.372 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 9.760 ;       ;       ; 9.760 ;
; mem_clk    ; imem_clk    ;       ; 9.372 ; 9.372 ;       ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -10.584 ; -9749.796     ;
+-------+---------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.313 ; -0.626        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1346.456             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                    ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                        ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -10.584 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.094     ;
; -10.584 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.094     ;
; -10.584 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.094     ;
; -10.584 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.094     ;
; -10.584 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.094     ;
; -10.584 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[6]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.094     ;
; -10.547 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.057     ;
; -10.547 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.057     ;
; -10.547 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.057     ;
; -10.547 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.057     ;
; -10.547 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.057     ;
; -10.547 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[24] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.057     ;
; -10.536 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.046     ;
; -10.536 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.046     ;
; -10.536 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.046     ;
; -10.536 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.046     ;
; -10.536 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.046     ;
; -10.536 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[12] ; clock        ; clock       ; 1.000        ; -0.522     ; 11.046     ;
; -10.495 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.005     ;
; -10.495 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.005     ;
; -10.495 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.005     ;
; -10.495 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.005     ;
; -10.495 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.005     ;
; -10.495 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[2]  ; clock        ; clock       ; 1.000        ; -0.522     ; 11.005     ;
; -10.480 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -0.517     ; 10.995     ;
; -10.480 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -0.517     ; 10.995     ;
; -10.480 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -0.517     ; 10.995     ;
; -10.480 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -0.517     ; 10.995     ;
; -10.480 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -0.517     ; 10.995     ;
; -10.480 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[7]  ; clock        ; clock       ; 1.000        ; -0.517     ; 10.995     ;
; -10.478 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.984     ;
; -10.478 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.984     ;
; -10.478 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.984     ;
; -10.478 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.984     ;
; -10.478 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.984     ;
; -10.478 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[20] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.984     ;
; -10.452 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.958     ;
; -10.452 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.958     ;
; -10.452 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.958     ;
; -10.452 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.958     ;
; -10.452 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.958     ;
; -10.452 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[8]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.958     ;
; -10.450 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.956     ;
; -10.450 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.956     ;
; -10.450 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.956     ;
; -10.450 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.956     ;
; -10.450 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.956     ;
; -10.450 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[18] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.956     ;
; -10.446 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.952     ;
; -10.446 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.952     ;
; -10.446 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.952     ;
; -10.446 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.952     ;
; -10.446 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.952     ;
; -10.446 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[22] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.952     ;
; -10.445 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.955     ;
; -10.445 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.955     ;
; -10.445 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.955     ;
; -10.445 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.955     ;
; -10.445 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.955     ;
; -10.445 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[14] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.955     ;
; -10.443 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.953     ;
; -10.443 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.953     ;
; -10.443 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.953     ;
; -10.443 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.953     ;
; -10.443 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.953     ;
; -10.443 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[10] ; clock        ; clock       ; 1.000        ; -0.522     ; 10.953     ;
; -10.425 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.931     ;
; -10.425 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.931     ;
; -10.425 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.931     ;
; -10.425 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.931     ;
; -10.425 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.931     ;
; -10.425 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[13] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.931     ;
; -10.424 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.930     ;
; -10.424 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.930     ;
; -10.424 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.930     ;
; -10.424 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.930     ;
; -10.424 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.930     ;
; -10.424 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[3]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.930     ;
; -10.423 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -0.518     ; 10.937     ;
; -10.423 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -0.518     ; 10.937     ;
; -10.423 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -0.518     ; 10.937     ;
; -10.423 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -0.518     ; 10.937     ;
; -10.423 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -0.518     ; 10.937     ;
; -10.423 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[25] ; clock        ; clock       ; 1.000        ; -0.518     ; 10.937     ;
; -10.420 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.926     ;
; -10.420 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.926     ;
; -10.420 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.926     ;
; -10.420 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.926     ;
; -10.420 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.926     ;
; -10.420 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[21] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.926     ;
; -10.408 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.914     ;
; -10.408 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.914     ;
; -10.408 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.914     ;
; -10.408 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.914     ;
; -10.408 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.914     ;
; -10.408 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[5]  ; clock        ; clock       ; 1.000        ; -0.526     ; 10.914     ;
; -10.406 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[19] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.912     ;
; -10.406 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[19] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.912     ;
; -10.406 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[19] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.912     ;
; -10.406 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[19] ; clock        ; clock       ; 1.000        ; -0.526     ; 10.912     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.313 ; clock                                  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; 0.000        ; 2.243      ; 2.068      ;
; -0.313 ; clock                                  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.000        ; 2.243      ; 2.068      ;
; 0.187  ; clock                                  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; -0.500       ; 2.243      ; 2.068      ;
; 0.187  ; clock                                  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; -0.500       ; 2.243      ; 2.068      ;
; 0.376  ; sc_cpu:cpu|dff32:ip|q[4]               ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2    ; clock        ; clock       ; 0.000        ; 0.522      ; 1.036      ;
; 0.521  ; sc_cpu:cpu|dff32:ip|q[6]               ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.522      ; 1.181      ;
; 0.609  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[8][1]                                                                                                ; clock        ; clock       ; 0.000        ; 0.004      ; 0.765      ;
; 0.638  ; sc_cpu:cpu|dff32:ip|q[28]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.749  ; sc_cpu:cpu|dff32:ip|q[7]               ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.517      ; 1.404      ;
; 0.783  ; sc_cpu:cpu|dff32:ip|q[2]               ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0    ; clock        ; clock       ; 0.000        ; 0.522      ; 1.443      ;
; 0.815  ; sc_cpu:cpu|dff32:ip|q[29]              ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.967      ;
; 0.832  ; sc_cpu:cpu|dff32:ip|q[31]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.984      ;
; 0.868  ; sc_cpu:cpu|dff32:ip|q[28]              ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 1.019      ;
; 0.937  ; sc_cpu:cpu|dff32:ip|q[28]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 1.088      ;
; 0.982  ; sc_cpu:cpu|dff32:ip|q[3]               ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1    ; clock        ; clock       ; 0.000        ; 0.526      ; 1.646      ;
; 0.989  ; sc_cpu:cpu|dff32:ip|q[29]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.141      ;
; 1.036  ; sc_cpu:cpu|dff32:ip|q[28]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.192      ;
; 1.069  ; sc_cpu:cpu|dff32:ip|q[26]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.014     ; 1.207      ;
; 1.087  ; sc_cpu:cpu|regfile:rf|register[3][1]   ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.009      ; 1.248      ;
; 1.088  ; sc_cpu:cpu|dff32:ip|q[29]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.245      ;
; 1.098  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 1.105  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 1.258      ;
; 1.109  ; sc_cpu:cpu|dff32:ip|q[30]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 1.114  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.266      ;
; 1.115  ; sc_cpu:cpu|dff32:ip|q[30]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.005     ; 1.262      ;
; 1.131  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 1.284      ;
; 1.133  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.285      ;
; 1.160  ; sc_cpu:cpu|dff32:ip|q[3]               ; sc_cpu:cpu|regfile:rf|register[15][3]                                                                                               ; clock        ; clock       ; 0.000        ; 0.013      ; 1.325      ;
; 1.163  ; sc_cpu:cpu|dff32:ip|q[24]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.003     ; 1.312      ;
; 1.167  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 1.320      ;
; 1.196  ; sc_cpu:cpu|dff32:ip|q[26]              ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.015     ; 1.333      ;
; 1.232  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.384      ;
; 1.233  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[2][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.010     ; 1.375      ;
; 1.237  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|dff32:ip|q[21]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.389      ;
; 1.242  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|regfile:rf|register[23][20]                                                                                              ; clock        ; clock       ; 0.000        ; 0.013      ; 1.407      ;
; 1.243  ; sc_cpu:cpu|dff32:ip|q[26]              ; sc_cpu:cpu|regfile:rf|register[29][26]                                                                                              ; clock        ; clock       ; 0.000        ; -0.015     ; 1.380      ;
; 1.245  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.397      ;
; 1.253  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[25][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.012     ; 1.393      ;
; 1.258  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.410      ;
; 1.264  ; sc_cpu:cpu|dff32:ip|q[5]               ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3    ; clock        ; clock       ; 0.000        ; 0.526      ; 1.928      ;
; 1.265  ; sc_cpu:cpu|dff32:ip|q[26]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.015     ; 1.402      ;
; 1.281  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.433      ;
; 1.290  ; sc_cpu:cpu|dff32:ip|q[24]              ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 1.438      ;
; 1.294  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.446      ;
; 1.299  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[16][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.014     ; 1.437      ;
; 1.300  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[28][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.014     ; 1.438      ;
; 1.301  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.453      ;
; 1.310  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[29][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.009     ; 1.453      ;
; 1.312  ; sc_cpu:cpu|dff32:ip|q[16]              ; sc_cpu:cpu|dff32:ip|q[16]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.464      ;
; 1.314  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[3][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.009     ; 1.457      ;
; 1.317  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[20][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.014     ; 1.455      ;
; 1.327  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.479      ;
; 1.330  ; sc_cpu:cpu|dff32:ip|q[2]               ; sc_cpu:cpu|regfile:rf|register[15][3]                                                                                               ; clock        ; clock       ; 0.000        ; 0.009      ; 1.491      ;
; 1.333  ; sc_cpu:cpu|dff32:ip|q[10]              ; sc_cpu:cpu|dff32:ip|q[10]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.485      ;
; 1.347  ; sc_cpu:cpu|dff32:ip|q[3]               ; sc_cpu:cpu|dff32:ip|q[3]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.499      ;
; 1.359  ; sc_cpu:cpu|dff32:ip|q[24]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 1.507      ;
; 1.361  ; sc_cpu:cpu|dff32:ip|q[27]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 1.514      ;
; 1.363  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|regfile:rf|register[25][22]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.527      ;
; 1.363  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|regfile:rf|register[29][22]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.527      ;
; 1.363  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.515      ;
; 1.364  ; sc_cpu:cpu|dff32:ip|q[26]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.010     ; 1.506      ;
; 1.382  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|regfile:rf|register[29][26]                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.534      ;
; 1.388  ; sc_cpu:cpu|dff32:ip|q[29]              ; sc_cpu:cpu|regfile:rf|register[24][29]                                                                                              ; clock        ; clock       ; 0.000        ; 0.007      ; 1.547      ;
; 1.388  ; sc_cpu:cpu|regfile:rf|register[13][15] ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1 ; clock        ; clock       ; -0.500       ; 0.539      ; 1.565      ;
; 1.393  ; sc_cpu:cpu|dff32:ip|q[4]               ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.545      ;
; 1.395  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[21][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.028     ; 1.519      ;
; 1.398  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|regfile:rf|register[30][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.562      ;
; 1.400  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|regfile:rf|register[27][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.564      ;
; 1.400  ; sc_cpu:cpu|dff32:ip|q[22]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.557      ;
; 1.405  ; sc_cpu:cpu|dff32:ip|q[12]              ; sc_cpu:cpu|dff32:ip|q[12]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.557      ;
; 1.406  ; sc_cpu:cpu|dff32:ip|q[13]              ; sc_cpu:cpu|dff32:ip|q[13]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.558      ;
; 1.407  ; sc_cpu:cpu|dff32:ip|q[10]              ; sc_cpu:cpu|regfile:rf|register[24][11]                                                                                              ; clock        ; clock       ; 0.000        ; 0.003      ; 1.562      ;
; 1.408  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|regfile:rf|register[29][26]                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.560      ;
; 1.410  ; sc_cpu:cpu|regfile:rf|register[2][23]  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9 ; clock        ; clock       ; -0.500       ; 0.517      ; 1.565      ;
; 1.413  ; sc_cpu:cpu|regfile:rf|register[2][15]  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1 ; clock        ; clock       ; -0.500       ; 0.547      ; 1.598      ;
; 1.415  ; sc_cpu:cpu|dff32:ip|q[18]              ; sc_cpu:cpu|dff32:ip|q[18]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.567      ;
; 1.424  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|regfile:rf|register[30][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.588      ;
; 1.426  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|regfile:rf|register[27][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.590      ;
; 1.426  ; sc_cpu:cpu|dff32:ip|q[21]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.583      ;
; 1.427  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[6][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.004     ; 1.575      ;
; 1.427  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[4][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.004     ; 1.575      ;
; 1.428  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[24][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.032     ; 1.548      ;
; 1.434  ; sc_cpu:cpu|dff32:ip|q[28]              ; sc_cpu:cpu|regfile:rf|register[22][30]                                                                                              ; clock        ; clock       ; 0.000        ; 0.005      ; 1.591      ;
; 1.435  ; sc_cpu:cpu|dff32:ip|q[19]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 1.588      ;
; 1.440  ; sc_cpu:cpu|dff32:ip|q[24]              ; sc_cpu:cpu|regfile:rf|register[29][26]                                                                                              ; clock        ; clock       ; 0.000        ; -0.004     ; 1.588      ;
; 1.441  ; sc_cpu:cpu|dff32:ip|q[28]              ; sc_cpu:cpu|regfile:rf|register[24][29]                                                                                              ; clock        ; clock       ; 0.000        ; 0.006      ; 1.599      ;
; 1.444  ; sc_cpu:cpu|dff32:ip|q[19]              ; sc_cpu:cpu|dff32:ip|q[19]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.444  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|regfile:rf|register[29][26]                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.447  ; sc_cpu:cpu|dff32:ip|q[25]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.007     ; 1.592      ;
; 1.449  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[22][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.026     ; 1.575      ;
; 1.451  ; sc_cpu:cpu|dff32:ip|q[1]               ; sc_cpu:cpu|regfile:rf|register[18][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.026     ; 1.577      ;
; 1.456  ; sc_cpu:cpu|dff32:ip|q[24]              ; sc_cpu:cpu|regfile:rf|register[30][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.008      ; 1.616      ;
; 1.458  ; sc_cpu:cpu|dff32:ip|q[24]              ; sc_cpu:cpu|regfile:rf|register[27][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.008      ; 1.618      ;
; 1.458  ; sc_cpu:cpu|dff32:ip|q[24]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 1.611      ;
; 1.460  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|regfile:rf|register[30][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.624      ;
; 1.462  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|regfile:rf|register[27][25]                                                                                              ; clock        ; clock       ; 0.000        ; 0.012      ; 1.626      ;
; 1.462  ; sc_cpu:cpu|dff32:ip|q[20]              ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.619      ;
; 1.464  ; sc_cpu:cpu|regfile:rf|register[29][1]  ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.009      ; 1.625      ;
; 1.467  ; sc_cpu:cpu|dff32:ip|q[9]               ; sc_cpu:cpu|dff32:ip|q[9]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.619      ;
; 1.469  ; sc_cpu:cpu|dff32:ip|q[18]              ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.001      ; 1.622      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clock     ; clock      ; -0.174 ; -0.174 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.313 ; 0.313 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 13.657 ; 13.657 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 12.611 ; 12.611 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 13.316 ; 13.316 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 13.166 ; 13.166 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 12.216 ; 12.216 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 12.620 ; 12.620 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 12.059 ; 12.059 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 12.217 ; 12.217 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 12.818 ; 12.818 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 13.377 ; 13.377 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 12.754 ; 12.754 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 12.031 ; 12.031 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 12.899 ; 12.899 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 11.990 ; 11.990 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 12.361 ; 12.361 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 12.773 ; 12.773 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 13.456 ; 13.456 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 13.465 ; 13.465 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 12.923 ; 12.923 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 12.934 ; 12.934 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 13.373 ; 13.373 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 12.962 ; 12.962 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 12.747 ; 12.747 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 13.201 ; 13.201 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 13.163 ; 13.163 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 12.918 ; 12.918 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 13.060 ; 13.060 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 13.615 ; 13.615 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 13.564 ; 13.564 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 13.315 ; 13.315 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 13.032 ; 13.032 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 13.395 ; 13.395 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 13.657 ; 13.657 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.707  ; 2.707  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.504  ; 2.504  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 8.121  ; 8.121  ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 7.335  ; 7.335  ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 7.479  ; 7.479  ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 7.102  ; 7.102  ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 7.107  ; 7.107  ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 7.311  ; 7.311  ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 7.096  ; 7.096  ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 7.557  ; 7.557  ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 7.645  ; 7.645  ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 7.449  ; 7.449  ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.849  ; 6.849  ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 8.121  ; 8.121  ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 7.242  ; 7.242  ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 7.266  ; 7.266  ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.965  ; 6.965  ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 7.587  ; 7.587  ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.755  ; 6.755  ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 6.687  ; 6.687  ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 6.880  ; 6.880  ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 6.969  ; 6.969  ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 7.299  ; 7.299  ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 7.421  ; 7.421  ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.962  ; 6.962  ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 7.463  ; 7.463  ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 7.348  ; 7.348  ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 6.981  ; 6.981  ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 7.471  ; 7.471  ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 7.087  ; 7.087  ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 7.419  ; 7.419  ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 7.115  ; 7.115  ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 7.770  ; 7.770  ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 7.404  ; 7.404  ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 7.234  ; 7.234  ; Rise       ; clock           ;
; pc[*]       ; clock      ; 4.956  ; 4.956  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 4.882  ; 4.882  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 4.551  ; 4.551  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 4.480  ; 4.480  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 4.441  ; 4.441  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 4.901  ; 4.901  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 4.601  ; 4.601  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 4.179  ; 4.179  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 4.292  ; 4.292  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 4.652  ; 4.652  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 4.640  ; 4.640  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 4.765  ; 4.765  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 4.662  ; 4.662  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 4.569  ; 4.569  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 4.716  ; 4.716  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 4.634  ; 4.634  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 4.536  ; 4.536  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 4.669  ; 4.669  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 4.261  ; 4.261  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 4.265  ; 4.265  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 4.589  ; 4.589  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 4.635  ; 4.635  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 4.144  ; 4.144  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 4.058  ; 4.058  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 4.662  ; 4.662  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 4.236  ; 4.236  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 4.746  ; 4.746  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 4.579  ; 4.579  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 4.547  ; 4.547  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 4.517  ; 4.517  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 4.956  ; 4.956  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 4.391  ; 4.391  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 4.810  ; 4.810  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.707  ; 2.707  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.504  ; 2.504  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 7.953  ; 7.953  ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.701  ; 6.701  ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 7.310  ; 7.310  ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 7.226  ; 7.226  ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 7.162  ; 7.162  ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 7.730  ; 7.730  ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 6.884  ; 6.884  ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 7.337  ; 7.337  ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 7.662  ; 7.662  ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 6.890  ; 6.890  ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 7.953  ; 7.953  ; Fall       ; clock           ;
;  memout[10] ; clock      ; 7.334  ; 7.334  ; Fall       ; clock           ;
;  memout[11] ; clock      ; 7.066  ; 7.066  ; Fall       ; clock           ;
;  memout[12] ; clock      ; 7.102  ; 7.102  ; Fall       ; clock           ;
;  memout[13] ; clock      ; 7.413  ; 7.413  ; Fall       ; clock           ;
;  memout[14] ; clock      ; 7.277  ; 7.277  ; Fall       ; clock           ;
;  memout[15] ; clock      ; 6.699  ; 6.699  ; Fall       ; clock           ;
;  memout[16] ; clock      ; 6.720  ; 6.720  ; Fall       ; clock           ;
;  memout[17] ; clock      ; 7.449  ; 7.449  ; Fall       ; clock           ;
;  memout[18] ; clock      ; 7.448  ; 7.448  ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.959  ; 6.959  ; Fall       ; clock           ;
;  memout[20] ; clock      ; 6.964  ; 6.964  ; Fall       ; clock           ;
;  memout[21] ; clock      ; 7.476  ; 7.476  ; Fall       ; clock           ;
;  memout[22] ; clock      ; 7.394  ; 7.394  ; Fall       ; clock           ;
;  memout[23] ; clock      ; 7.907  ; 7.907  ; Fall       ; clock           ;
;  memout[24] ; clock      ; 7.422  ; 7.422  ; Fall       ; clock           ;
;  memout[25] ; clock      ; 7.159  ; 7.159  ; Fall       ; clock           ;
;  memout[26] ; clock      ; 7.512  ; 7.512  ; Fall       ; clock           ;
;  memout[27] ; clock      ; 7.681  ; 7.681  ; Fall       ; clock           ;
;  memout[28] ; clock      ; 7.390  ; 7.390  ; Fall       ; clock           ;
;  memout[29] ; clock      ; 7.468  ; 7.468  ; Fall       ; clock           ;
;  memout[30] ; clock      ; 7.361  ; 7.361  ; Fall       ; clock           ;
;  memout[31] ; clock      ; 7.244  ; 7.244  ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; aluout[*]   ; clock      ; 5.605 ; 5.605 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 6.219 ; 6.219 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 6.724 ; 6.724 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 7.385 ; 7.385 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 6.299 ; 6.299 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 6.813 ; 6.813 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 6.465 ; 6.465 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 6.390 ; 6.390 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 6.171 ; 6.171 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 6.871 ; 6.871 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 6.479 ; 6.479 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 6.038 ; 6.038 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 6.664 ; 6.664 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 5.970 ; 5.970 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 6.241 ; 6.241 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 6.691 ; 6.691 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 6.760 ; 6.760 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 6.591 ; 6.591 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 6.158 ; 6.158 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 5.670 ; 5.670 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 6.031 ; 6.031 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 6.525 ; 6.525 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 6.689 ; 6.689 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 6.181 ; 6.181 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 5.605 ; 5.605 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 5.704 ; 5.704 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 6.074 ; 6.074 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 5.883 ; 5.883 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 6.139 ; 6.139 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 5.892 ; 5.892 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 6.612 ; 6.612 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 6.062 ; 6.062 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.707 ; 2.707 ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.504 ; 2.504 ; Rise       ; clock           ;
; inst[*]     ; clock      ; 6.687 ; 6.687 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 7.335 ; 7.335 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 7.479 ; 7.479 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 7.102 ; 7.102 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 7.107 ; 7.107 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 7.311 ; 7.311 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 7.096 ; 7.096 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 7.557 ; 7.557 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 7.645 ; 7.645 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 7.449 ; 7.449 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.849 ; 6.849 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 8.121 ; 8.121 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 7.242 ; 7.242 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 7.266 ; 7.266 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.965 ; 6.965 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 7.587 ; 7.587 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.755 ; 6.755 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 6.687 ; 6.687 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 6.880 ; 6.880 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 6.969 ; 6.969 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 7.299 ; 7.299 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 7.421 ; 7.421 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.962 ; 6.962 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 7.463 ; 7.463 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 7.348 ; 7.348 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 6.981 ; 6.981 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 7.471 ; 7.471 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 7.087 ; 7.087 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 7.419 ; 7.419 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 7.115 ; 7.115 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 7.770 ; 7.770 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 7.404 ; 7.404 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 7.234 ; 7.234 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 4.058 ; 4.058 ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 4.882 ; 4.882 ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 4.551 ; 4.551 ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 4.480 ; 4.480 ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 4.441 ; 4.441 ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 4.901 ; 4.901 ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 4.601 ; 4.601 ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 4.179 ; 4.179 ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 4.292 ; 4.292 ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 4.652 ; 4.652 ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 4.765 ; 4.765 ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 4.662 ; 4.662 ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 4.569 ; 4.569 ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 4.716 ; 4.716 ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 4.536 ; 4.536 ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 4.669 ; 4.669 ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 4.261 ; 4.261 ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 4.265 ; 4.265 ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 4.589 ; 4.589 ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 4.635 ; 4.635 ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 4.144 ; 4.144 ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 4.058 ; 4.058 ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 4.662 ; 4.662 ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 4.236 ; 4.236 ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 4.746 ; 4.746 ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 4.547 ; 4.547 ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 4.517 ; 4.517 ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 4.956 ; 4.956 ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 4.391 ; 4.391 ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 4.810 ; 4.810 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.707 ; 2.707 ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.504 ; 2.504 ; Fall       ; clock           ;
; memout[*]   ; clock      ; 6.699 ; 6.699 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.701 ; 6.701 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 7.310 ; 7.310 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 7.226 ; 7.226 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 7.162 ; 7.162 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 7.730 ; 7.730 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 6.884 ; 6.884 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 7.337 ; 7.337 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 7.662 ; 7.662 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 6.890 ; 6.890 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 7.953 ; 7.953 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 7.334 ; 7.334 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 7.066 ; 7.066 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 7.102 ; 7.102 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 7.413 ; 7.413 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 7.277 ; 7.277 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 6.699 ; 6.699 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 6.720 ; 6.720 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 7.449 ; 7.449 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 7.448 ; 7.448 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.959 ; 6.959 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 6.964 ; 6.964 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 7.476 ; 7.476 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 7.394 ; 7.394 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 7.907 ; 7.907 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 7.422 ; 7.422 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 7.159 ; 7.159 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 7.512 ; 7.512 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 7.681 ; 7.681 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 7.390 ; 7.390 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 7.468 ; 7.468 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 7.361 ; 7.361 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 7.244 ; 7.244 ; Fall       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 5.414 ;       ;       ; 5.414 ;
; mem_clk    ; imem_clk    ;       ; 5.204 ; 5.204 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 5.414 ;       ;       ; 5.414 ;
; mem_clk    ; imem_clk    ;       ; 5.204 ; 5.204 ;       ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+------------+--------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack ; -23.121    ; -0.313 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -23.121    ; -0.313 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -21319.659 ; -0.626 ; 0.0      ; 0.0     ; -1346.456           ;
;  clock           ; -21319.659 ; -0.626 ; N/A      ; N/A     ; -1346.456           ;
+------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.432 ; 0.432 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.313 ; 0.313 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 27.139 ; 27.139 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 24.433 ; 24.433 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 26.316 ; 26.316 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 26.230 ; 26.230 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 24.218 ; 24.218 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 24.784 ; 24.784 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 23.753 ; 23.753 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 24.004 ; 24.004 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 25.025 ; 25.025 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 26.482 ; 26.482 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 25.336 ; 25.336 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 23.617 ; 23.617 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 25.457 ; 25.457 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 23.617 ; 23.617 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 24.240 ; 24.240 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 25.013 ; 25.013 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 26.406 ; 26.406 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 26.464 ; 26.464 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 25.762 ; 25.762 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 25.922 ; 25.922 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 26.612 ; 26.612 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 25.779 ; 25.779 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 25.515 ; 25.515 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 26.190 ; 26.190 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 26.223 ; 26.223 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 25.542 ; 25.542 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 25.676 ; 25.676 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 26.891 ; 26.891 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 27.139 ; 27.139 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 26.385 ; 26.385 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 25.692 ; 25.692 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 26.383 ; 26.383 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 27.031 ; 27.031 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.199  ; 5.199  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 4.852  ; 4.852  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 14.645 ; 14.645 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 12.978 ; 12.978 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.046 ; 13.046 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 12.442 ; 12.442 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 12.496 ; 12.496 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 12.949 ; 12.949 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 12.590 ; 12.590 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.290 ; 13.290 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 13.734 ; 13.734 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 13.050 ; 13.050 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 11.775 ; 11.775 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 14.645 ; 14.645 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 12.830 ; 12.830 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 12.096 ; 12.096 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.154 ; 13.154 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 11.706 ; 11.706 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 11.551 ; 11.551 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 12.023 ; 12.023 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 12.134 ; 12.134 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 12.935 ; 12.935 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 13.039 ; 13.039 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 12.220 ; 12.220 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 13.097 ; 13.097 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 13.024 ; 13.024 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 12.226 ; 12.226 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 12.989 ; 12.989 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 12.432 ; 12.432 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 13.123 ; 13.123 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 12.539 ; 12.539 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 13.664 ; 13.664 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 13.083 ; 13.083 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 12.836 ; 12.836 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 8.908  ; 8.908  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 8.738  ; 8.738  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 8.219  ; 8.219  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 8.277  ; 8.277  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 8.106  ; 8.106  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 8.848  ; 8.848  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 8.335  ; 8.335  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 7.539  ; 7.539  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.712  ; 7.712  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 8.440  ; 8.440  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 8.436  ; 8.436  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 8.703  ; 8.703  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 8.638  ; 8.638  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 8.266  ; 8.266  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 8.616  ; 8.616  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 8.604  ; 8.604  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 8.252  ; 8.252  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 8.476  ; 8.476  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.753  ; 7.753  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 7.687  ; 7.687  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 8.516  ; 8.516  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 8.416  ; 8.416  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 7.485  ; 7.485  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.264  ; 7.264  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 8.525  ; 8.525  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 7.637  ; 7.637  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 8.832  ; 8.832  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 8.302  ; 8.302  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 8.328  ; 8.328  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 8.172  ; 8.172  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 8.908  ; 8.908  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 8.021  ; 8.021  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 8.710  ; 8.710  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 5.199  ; 5.199  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 4.852  ; 4.852  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 14.205 ; 14.205 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 11.676 ; 11.676 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 12.919 ; 12.919 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 12.719 ; 12.719 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 12.663 ; 12.663 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 13.866 ; 13.866 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 12.277 ; 12.277 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 12.931 ; 12.931 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 13.551 ; 13.551 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 11.912 ; 11.912 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 14.164 ; 14.164 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 12.967 ; 12.967 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 12.527 ; 12.527 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 12.372 ; 12.372 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 13.103 ; 13.103 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 12.819 ; 12.819 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 11.691 ; 11.691 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 11.753 ; 11.753 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 13.063 ; 13.063 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 13.273 ; 13.273 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 12.087 ; 12.087 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 12.395 ; 12.395 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 13.325 ; 13.325 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 13.129 ; 13.129 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 14.205 ; 14.205 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 13.254 ; 13.254 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 12.746 ; 12.746 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 13.566 ; 13.566 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 13.831 ; 13.831 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 13.036 ; 13.036 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 13.194 ; 13.194 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 12.925 ; 12.925 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 12.718 ; 12.718 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; aluout[*]   ; clock      ; 5.605 ; 5.605 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 6.219 ; 6.219 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 6.724 ; 6.724 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 7.385 ; 7.385 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 6.299 ; 6.299 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 6.813 ; 6.813 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 6.465 ; 6.465 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 6.390 ; 6.390 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 6.171 ; 6.171 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 6.871 ; 6.871 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 6.479 ; 6.479 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 6.038 ; 6.038 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 6.664 ; 6.664 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 5.970 ; 5.970 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 6.241 ; 6.241 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 6.691 ; 6.691 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 6.760 ; 6.760 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 6.591 ; 6.591 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 6.158 ; 6.158 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 5.670 ; 5.670 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 6.031 ; 6.031 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 6.525 ; 6.525 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 6.689 ; 6.689 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 6.181 ; 6.181 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 5.605 ; 5.605 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 5.704 ; 5.704 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 6.074 ; 6.074 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 5.883 ; 5.883 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 6.139 ; 6.139 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 5.892 ; 5.892 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 6.612 ; 6.612 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 6.062 ; 6.062 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.707 ; 2.707 ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.504 ; 2.504 ; Rise       ; clock           ;
; inst[*]     ; clock      ; 6.687 ; 6.687 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 7.335 ; 7.335 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 7.479 ; 7.479 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 7.102 ; 7.102 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 7.107 ; 7.107 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 7.311 ; 7.311 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 7.096 ; 7.096 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 7.557 ; 7.557 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 7.645 ; 7.645 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 7.449 ; 7.449 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.849 ; 6.849 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 8.121 ; 8.121 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 7.242 ; 7.242 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 7.266 ; 7.266 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.965 ; 6.965 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 7.587 ; 7.587 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.755 ; 6.755 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 6.687 ; 6.687 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 6.880 ; 6.880 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 6.969 ; 6.969 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 7.299 ; 7.299 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 7.421 ; 7.421 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.962 ; 6.962 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 7.463 ; 7.463 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 7.348 ; 7.348 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 6.981 ; 6.981 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 7.471 ; 7.471 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 7.087 ; 7.087 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 7.419 ; 7.419 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 7.115 ; 7.115 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 7.770 ; 7.770 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 7.404 ; 7.404 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 7.234 ; 7.234 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 4.058 ; 4.058 ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 4.882 ; 4.882 ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 4.551 ; 4.551 ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 4.480 ; 4.480 ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 4.441 ; 4.441 ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 4.901 ; 4.901 ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 4.601 ; 4.601 ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 4.179 ; 4.179 ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 4.292 ; 4.292 ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 4.652 ; 4.652 ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 4.765 ; 4.765 ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 4.662 ; 4.662 ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 4.569 ; 4.569 ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 4.716 ; 4.716 ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 4.536 ; 4.536 ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 4.669 ; 4.669 ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 4.261 ; 4.261 ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 4.265 ; 4.265 ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 4.589 ; 4.589 ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 4.635 ; 4.635 ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 4.144 ; 4.144 ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 4.058 ; 4.058 ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 4.662 ; 4.662 ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 4.236 ; 4.236 ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 4.746 ; 4.746 ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 4.547 ; 4.547 ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 4.517 ; 4.517 ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 4.956 ; 4.956 ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 4.391 ; 4.391 ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 4.810 ; 4.810 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.707 ; 2.707 ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.504 ; 2.504 ; Fall       ; clock           ;
; memout[*]   ; clock      ; 6.699 ; 6.699 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.701 ; 6.701 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 7.310 ; 7.310 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 7.226 ; 7.226 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 7.162 ; 7.162 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 7.730 ; 7.730 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 6.884 ; 6.884 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 7.337 ; 7.337 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 7.662 ; 7.662 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 6.890 ; 6.890 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 7.953 ; 7.953 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 7.334 ; 7.334 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 7.066 ; 7.066 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 7.102 ; 7.102 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 7.413 ; 7.413 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 7.277 ; 7.277 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 6.699 ; 6.699 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 6.720 ; 6.720 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 7.449 ; 7.449 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 7.448 ; 7.448 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.959 ; 6.959 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 6.964 ; 6.964 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 7.476 ; 7.476 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 7.394 ; 7.394 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 7.907 ; 7.907 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 7.422 ; 7.422 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 7.159 ; 7.159 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 7.512 ; 7.512 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 7.681 ; 7.681 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 7.390 ; 7.390 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 7.468 ; 7.468 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 7.361 ; 7.361 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 7.244 ; 7.244 ; Fall       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 9.760 ;       ;       ; 9.760 ;
; mem_clk    ; imem_clk    ;       ; 9.372 ; 9.372 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 5.414 ;       ;       ; 5.414 ;
; mem_clk    ; imem_clk    ;       ; 5.204 ; 5.204 ;       ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 232452168 ; 5952     ; 939030   ; 34       ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 232452168 ; 5952     ; 939030   ; 34       ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 3     ; 3     ;
; Unconstrained Input Port Paths  ; 1028  ; 1028  ;
; Unconstrained Output Ports      ; 130   ; 130   ;
; Unconstrained Output Port Paths ; 32356 ; 32356 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat May 09 14:53:58 2020
Info: Command: quartus_sta sc_computer -c sc_computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -23.121
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -23.121    -21319.659 clock 
Info (332146): Worst-case hold slack is 0.163
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.163         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1346.456 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.584     -9749.796 clock 
Info (332146): Worst-case hold slack is -0.313
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.313        -0.626 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1346.456 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4632 megabytes
    Info: Processing ended: Sat May 09 14:53:59 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


