--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml led.twx led.ncd -o led.twr led.pcf -ucf Led.ucf

Design file:              led.ncd
Physical constraint file: led.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_48 = PERIOD TIMEGRP "CLOCK_48" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1054 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.738ns.
--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X27Y40.B6), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.684ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.306 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.525   counter<2>
                                                       counter_1
    SLICE_X28Y36.B3      net (fanout=3)        0.838   counter<1>
    SLICE_X28Y36.COUT    Topcyb                0.448   Mcount_counter_cy<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.COUT    Tbyp                  0.091   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y42.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y42.AMUX    Tcina                 0.210   Result<24>
                                                       Mcount_counter_xor<24>
    SLICE_X27Y40.B6      net (fanout=1)        0.738   Result<24>
    SLICE_X27Y40.CLK     Tas                   0.373   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (2.011ns logic, 1.673ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.549ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.306 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.DQ      Tcko                  0.525   counter<2>
                                                       counter_2
    SLICE_X28Y36.C3      net (fanout=3)        0.826   counter<2>
    SLICE_X28Y36.COUT    Topcyc                0.325   Mcount_counter_cy<3>
                                                       counter<2>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.COUT    Tbyp                  0.091   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y42.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y42.AMUX    Tcina                 0.210   Result<24>
                                                       Mcount_counter_xor<24>
    SLICE_X27Y40.B6      net (fanout=1)        0.738   Result<24>
    SLICE_X27Y40.CLK     Tas                   0.373   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.888ns logic, 1.661ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.502ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.306 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.525   counter<2>
                                                       counter_0
    SLICE_X28Y36.A5      net (fanout=3)        0.632   counter<0>
    SLICE_X28Y36.COUT    Topcya                0.472   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.COUT    Tbyp                  0.091   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X28Y42.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X28Y42.AMUX    Tcina                 0.210   Result<24>
                                                       Mcount_counter_xor<24>
    SLICE_X27Y40.B6      net (fanout=1)        0.738   Result<24>
    SLICE_X27Y40.CLK     Tas                   0.373   counter<24>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (2.035ns logic, 1.467ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_22 (SLICE_X29Y41.D2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_22 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.688ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.315 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.525   counter<2>
                                                       counter_1
    SLICE_X28Y36.B3      net (fanout=3)        0.838   counter<1>
    SLICE_X28Y36.COUT    Topcyb                0.448   Mcount_counter_cy<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.CMUX    Tcinc                 0.289   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X29Y41.D2      net (fanout=1)        0.757   Result<22>
    SLICE_X29Y41.CLK     Tas                   0.373   counter<22>
                                                       counter_22_rstpot
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.999ns logic, 1.689ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_22 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.315 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.DQ      Tcko                  0.525   counter<2>
                                                       counter_2
    SLICE_X28Y36.C3      net (fanout=3)        0.826   counter<2>
    SLICE_X28Y36.COUT    Topcyc                0.325   Mcount_counter_cy<3>
                                                       counter<2>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.CMUX    Tcinc                 0.289   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X29Y41.D2      net (fanout=1)        0.757   Result<22>
    SLICE_X29Y41.CLK     Tas                   0.373   counter<22>
                                                       counter_22_rstpot
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (1.876ns logic, 1.677ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_22 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.506ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.315 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.525   counter<2>
                                                       counter_0
    SLICE_X28Y36.A5      net (fanout=3)        0.632   counter<0>
    SLICE_X28Y36.COUT    Topcya                0.472   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.CMUX    Tcinc                 0.289   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X29Y41.D2      net (fanout=1)        0.757   Result<22>
    SLICE_X29Y41.CLK     Tas                   0.373   counter<22>
                                                       counter_22_rstpot
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (2.023ns logic, 1.483ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_20 (SLICE_X29Y41.B1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_20 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.581ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.315 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.525   counter<2>
                                                       counter_1
    SLICE_X28Y36.B3      net (fanout=3)        0.838   counter<1>
    SLICE_X28Y36.COUT    Topcyb                0.448   Mcount_counter_cy<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.AMUX    Tcina                 0.210   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X29Y41.B1      net (fanout=1)        0.729   Result<20>
    SLICE_X29Y41.CLK     Tas                   0.373   counter<22>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.920ns logic, 1.661ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_20 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.446ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.315 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.DQ      Tcko                  0.525   counter<2>
                                                       counter_2
    SLICE_X28Y36.C3      net (fanout=3)        0.826   counter<2>
    SLICE_X28Y36.COUT    Topcyc                0.325   Mcount_counter_cy<3>
                                                       counter<2>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.AMUX    Tcina                 0.210   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X29Y41.B1      net (fanout=1)        0.729   Result<20>
    SLICE_X29Y41.CLK     Tas                   0.373   counter<22>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.797ns logic, 1.649ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_20 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.399ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.315 - 0.325)
  Source Clock:         CLOCK_48_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.525   counter<2>
                                                       counter_0
    SLICE_X28Y36.A5      net (fanout=3)        0.632   counter<0>
    SLICE_X28Y36.COUT    Topcya                0.472   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X28Y37.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X28Y37.COUT    Tbyp                  0.091   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X28Y38.COUT    Tbyp                  0.091   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X28Y39.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X28Y39.COUT    Tbyp                  0.091   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X28Y40.CIN     net (fanout=1)        0.082   Mcount_counter_cy<15>
    SLICE_X28Y40.COUT    Tbyp                  0.091   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X28Y41.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X28Y41.AMUX    Tcina                 0.210   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X29Y41.B1      net (fanout=1)        0.729   Result<20>
    SLICE_X29Y41.CLK     Tas                   0.373   counter<22>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (1.944ns logic, 1.455ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_48 = PERIOD TIMEGRP "CLOCK_48" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_3 (SLICE_X29Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_2 (FF)
  Destination:          state_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_48_BUFGP rising at 20.833ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_2 to state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y40.CQ      Tcko                  0.198   state<3>
                                                       state_2
    SLICE_X29Y40.DX      net (fanout=2)        0.153   state<2>
    SLICE_X29Y40.CLK     Tckdi       (-Th)    -0.059   state<3>
                                                       state_3
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.257ns logic, 0.153ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X27Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_23 (FF)
  Destination:          counter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_48_BUFGP rising at 20.833ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_23 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.AQ      Tcko                  0.198   counter<24>
                                                       counter_23
    SLICE_X27Y40.A6      net (fanout=27)       0.063   counter<23>
    SLICE_X27Y40.CLK     Tah         (-Th)    -0.215   counter<24>
                                                       counter_23_rstpot
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.413ns logic, 0.063ns route)
                                                       (86.8% logic, 13.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X26Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_23 (FF)
  Destination:          counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.089 - 0.083)
  Source Clock:         CLOCK_48_BUFGP rising at 20.833ns
  Destination Clock:    CLOCK_48_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_23 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.AQ      Tcko                  0.198   counter<24>
                                                       counter_23
    SLICE_X26Y38.A6      net (fanout=27)       0.226   counter<23>
    SLICE_X26Y38.CLK     Tah         (-Th)    -0.197   counter<2>
                                                       counter_0_rstpot
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.395ns logic, 0.226ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_48 = PERIOD TIMEGRP "CLOCK_48" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLOCK_48_BUFGP/BUFG/I0
  Logical resource: CLOCK_48_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_48_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 20.353ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter<2>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X26Y38.CLK
  Clock network: CLOCK_48_BUFGP
--------------------------------------------------------------------------------
Slack: 20.353ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter<2>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X26Y38.CLK
  Clock network: CLOCK_48_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_48
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_48       |    3.738|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1054 paths, 0 nets, and 248 connections

Design statistics:
   Minimum period:   3.738ns{1}   (Maximum frequency: 267.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 17 15:40:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4577 MB



