{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557905578291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557905578292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 15:32:58 2019 " "Processing started: Wed May 15 15:32:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557905578292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557905578292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_remote_rcv -c top_remote_rcv " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_remote_rcv -c top_remote_rcv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557905578292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1557905578649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/18_top_remote_rcv/rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/18_top_remote_rcv/rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/led_ctrl.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/led_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905578696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905578696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/18_top_remote_rcv/rtl/top_remote_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/18_top_remote_rcv/rtl/top_remote_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_remote_rcv " "Found entity 1: top_remote_rcv" {  } { { "../rtl/top_remote_rcv.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/top_remote_rcv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905578699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905578699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/18_top_remote_rcv/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/18_top_remote_rcv/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905578703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905578703 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "remote_rcv.v(67) " "Verilog HDL information at remote_rcv.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/remote_rcv.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/remote_rcv.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1557905578706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/18_top_remote_rcv/rtl/remote_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/18_top_remote_rcv/rtl/remote_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 remote_rcv " "Found entity 1: remote_rcv" {  } { { "../rtl/remote_rcv.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/remote_rcv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905578707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905578707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_remote_rcv " "Elaborating entity \"top_remote_rcv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557905578888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_remote_rcv.v" "u_seg_led" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/top_remote_rcv.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905578898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(62) " "Verilog HDL assignment warning at seg_led.v(62): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/seg_led.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905578900 "|top_remote_rcv|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(63) " "Verilog HDL assignment warning at seg_led.v(63): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/seg_led.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905578900 "|top_remote_rcv|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(64) " "Verilog HDL assignment warning at seg_led.v(64): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/seg_led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905578900 "|top_remote_rcv|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(65) " "Verilog HDL assignment warning at seg_led.v(65): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/seg_led.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905578900 "|top_remote_rcv|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(66) " "Verilog HDL assignment warning at seg_led.v(66): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/seg_led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905578900 "|top_remote_rcv|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(67) " "Verilog HDL assignment warning at seg_led.v(67): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/seg_led.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905578900 "|top_remote_rcv|seg_led:u_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remote_rcv remote_rcv:u_remote_rcv " "Elaborating entity \"remote_rcv\" for hierarchy \"remote_rcv:u_remote_rcv\"" {  } { { "../rtl/top_remote_rcv.v" "u_remote_rcv" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/top_remote_rcv.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905578901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 remote_rcv.v(165) " "Verilog HDL assignment warning at remote_rcv.v(165): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/remote_rcv.v" "" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/remote_rcv.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905578911 "|top_remote_rcv|remote_rcv:u_remote_rcv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:u_led_ctrl " "Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:u_led_ctrl\"" {  } { { "../rtl/top_remote_rcv.v" "u_led_ctrl" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/top_remote_rcv.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905578912 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel_led u_seg_led " "Port \"sel_led\" does not exist in macrofunction \"u_seg_led\"" {  } { { "../rtl/top_remote_rcv.v" "u_seg_led" { Text "E:/SMG_TEST/18_top_remote_rcv/rtl/top_remote_rcv.v" 48 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905578930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1557905578934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/SMG_TEST/18_top_remote_rcv/par/output_files/top_remote_rcv.map.smsg " "Generated suppressed messages file E:/SMG_TEST/18_top_remote_rcv/par/output_files/top_remote_rcv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1557905578963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557905579025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 15:32:59 2019 " "Processing ended: Wed May 15 15:32:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557905579025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557905579025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557905579025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557905579025 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557905579595 ""}
