---
title: Vhdl to Verilog Translation
createTime: 2025/01/08 23:52:18
permalink: /en/article/pdocm0x7/
---

## Vhdl to Verilog Translation

@[artPlayer](/videos/lsp/translate-common.mp4)


Currently only vhdl to Verilog translation is supported.
If there is no output, it means that the syntax of vhdl is wrong, or there is a syntax that the plugin cannot parse.

## TODO

- [ ] parameterization