// Seed: 3489204549
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  always @(posedge id_2 or posedge id_1) id_3 = 1'b0;
  logic id_4 = id_1 == id_1;
  assign id_4 = 1;
endmodule
