// Seed: 342672517
module module_0 (
    input  tri0 id_0,
    output tri  id_1
    , id_7,
    input  tri  id_2,
    input  tri1 id_3,
    output tri0 id_4,
    output tri0 id_5
);
endmodule : SymbolIdentifier
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    input  tri   id_2,
    output logic id_3,
    output wire  id_4,
    output uwire id_5,
    input  wire  id_6
    , id_15,
    output tri   id_7,
    input  tri   id_8,
    input  logic id_9,
    output tri1  id_10,
    input  logic id_11,
    input  tri1  id_12,
    input  tri   id_13
);
  always_comb @(1 & 1 or 1'b0) id_3 <= id_9;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_12,
      id_13,
      id_4,
      id_4
  );
  assign modCall_1.type_9 = 0;
  assign id_3 = 1 != 1;
  wire id_16;
  assign id_3 = id_11;
endmodule
