
Servo_Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000290c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  0000290c  000029a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002a  00800080  00800080  000029c0  2**0
                  ALLOC
  3 .stab         0000255c  00000000  00000000  000029c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000012d6  00000000  00000000  00004f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000061f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006332  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000064a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000080eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008fd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009d84  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009ee4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a171  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a93f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 be 13 	jmp	0x277c	; 0x277c <__vector_4>
      14:	0c 94 8b 13 	jmp	0x2716	; 0x2716 <__vector_5>
      18:	0c 94 58 13 	jmp	0x26b0	; 0x26b0 <__vector_6>
      1c:	0c 94 25 13 	jmp	0x264a	; 0x264a <__vector_7>
      20:	0c 94 f2 12 	jmp	0x25e4	; 0x25e4 <__vector_8>
      24:	0c 94 bf 12 	jmp	0x257e	; 0x257e <__vector_9>
      28:	0c 94 8c 12 	jmp	0x2518	; 0x2518 <__vector_10>
      2c:	0c 94 59 12 	jmp	0x24b2	; 0x24b2 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 a1 07 	jmp	0xf42	; 0xf42 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e0       	ldi	r30, 0x0C	; 12
      68:	f9 e2       	ldi	r31, 0x29	; 41
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 3a       	cpi	r26, 0xAA	; 170
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <main>
      8a:	0c 94 84 14 	jmp	0x2908	; 0x2908 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 4d 14 	jmp	0x289a	; 0x289a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a8 e7       	ldi	r26, 0x78	; 120
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 59 14 	jmp	0x28b2	; 0x28b2 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 75 14 	jmp	0x28ea	; 0x28ea <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 59 14 	jmp	0x28b2	; 0x28b2 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 75 14 	jmp	0x28ea	; 0x28ea <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 4d 14 	jmp	0x289a	; 0x289a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	88 e7       	ldi	r24, 0x78	; 120
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 59 14 	jmp	0x28b2	; 0x28b2 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 75 14 	jmp	0x28ea	; 0x28ea <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 59 14 	jmp	0x28b2	; 0x28b2 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 75 14 	jmp	0x28ea	; 0x28ea <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 59 14 	jmp	0x28b2	; 0x28b2 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 75 14 	jmp	0x28ea	; 0x28ea <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 5d 14 	jmp	0x28ba	; 0x28ba <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 79 14 	jmp	0x28f2	; 0x28f2 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <ADC_voidInit>:
static u8 ADC_u8State= IDLE ;

//=====================================================================================================================

void ADC_voidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	#if ADC_VREF == AREF
		CLR_BIT(ADMUX , ADMUX_REFS0) ;
		CLR_BIT(ADMUX , ADMUX_REFS1) ;

	#elif ADC_VREF == AVCC
		SET_BIT(ADMUX , ADMUX_REFS0) ;
     b4e:	a7 e2       	ldi	r26, 0x27	; 39
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e7 e2       	ldi	r30, 0x27	; 39
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	80 64       	ori	r24, 0x40	; 64
     b5a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , ADMUX_REFS1) ;
     b5c:	a7 e2       	ldi	r26, 0x27	; 39
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e7 e2       	ldi	r30, 0x27	; 39
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	8f 77       	andi	r24, 0x7F	; 127
     b68:	8c 93       	st	X, r24
	#endif


	/*Set Left Adjust Result*/
	#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
			CLR_BIT(ADMUX , ADMUX_ADLAR) ;
     b6a:	a7 e2       	ldi	r26, 0x27	; 39
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e7 e2       	ldi	r30, 0x27	; 39
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	8f 7d       	andi	r24, 0xDF	; 223
     b76:	8c 93       	st	X, r24
		#error "Wrong ADC_ADJUSTMENT config"
	
	#endif 

	/*Set Prescaler Value*/
	ADSAR &= ADC_PRE_MASK ;
     b78:	a6 e2       	ldi	r26, 0x26	; 38
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e6 e2       	ldi	r30, 0x26	; 38
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	88 7f       	andi	r24, 0xF8	; 248
     b84:	8c 93       	st	X, r24
	ADSAR |= ADC_PRESCALLER ;
     b86:	a6 e2       	ldi	r26, 0x26	; 38
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e6 e2       	ldi	r30, 0x26	; 38
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	87 60       	ori	r24, 0x07	; 7
     b92:	8c 93       	st	X, r24
	
	/*Enable ADC Peripheral*/
	#if ADC_STATUS == ADC_DISABLE
		CLR_BIT(ADSAR , ADSAR_ADEN) ;
	#elif ADC_STATUS == ADC_ENABLE
		SET_BIT(ADSAR , ADSAR_ADEN) ;
     b94:	a6 e2       	ldi	r26, 0x26	; 38
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e6 e2       	ldi	r30, 0x26	; 38
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	80 68       	ori	r24, 0x80	; 128
     ba0:	8c 93       	st	X, r24

	/*Enable ADC Interrupt*/
	#if INT_STATUS == INT_DISABLE
		CLR_BIT(ADSAR , ADSAR_ADIE) ;
	#elif INT_STATUS == INT_ENABLE
		SET_BIT(ADSAR , ADSAR_ADIE) ;
     ba2:	a6 e2       	ldi	r26, 0x26	; 38
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	e6 e2       	ldi	r30, 0x26	; 38
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	88 60       	ori	r24, 0x08	; 8
     bae:	8c 93       	st	X, r24
	#else
	#error "Wrong INT_STATUS config"
	#endif 

}
     bb0:	cf 91       	pop	r28
     bb2:	df 91       	pop	r29
     bb4:	08 95       	ret

00000bb6 <ADC_voidEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidEnable (void)
{
     bb6:	df 93       	push	r29
     bb8:	cf 93       	push	r28
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADSAR , ADSAR_ADEN) ;
     bbe:	a6 e2       	ldi	r26, 0x26	; 38
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e6 e2       	ldi	r30, 0x26	; 38
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	80 68       	ori	r24, 0x80	; 128
     bca:	8c 93       	st	X, r24
}
     bcc:	cf 91       	pop	r28
     bce:	df 91       	pop	r29
     bd0:	08 95       	ret

00000bd2 <ADC_voidDisable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidDisable (void)
{
     bd2:	df 93       	push	r29
     bd4:	cf 93       	push	r28
     bd6:	cd b7       	in	r28, 0x3d	; 61
     bd8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADSAR , ADSAR_ADEN) ;
     bda:	a6 e2       	ldi	r26, 0x26	; 38
     bdc:	b0 e0       	ldi	r27, 0x00	; 0
     bde:	e6 e2       	ldi	r30, 0x26	; 38
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	80 81       	ld	r24, Z
     be4:	8f 77       	andi	r24, 0x7F	; 127
     be6:	8c 93       	st	X, r24
}
     be8:	cf 91       	pop	r28
     bea:	df 91       	pop	r29
     bec:	08 95       	ret

00000bee <ADC_voidInterruptEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidInterruptEnable (void)
{
     bee:	df 93       	push	r29
     bf0:	cf 93       	push	r28
     bf2:	cd b7       	in	r28, 0x3d	; 61
     bf4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADSAR , ADSAR_ADIE) ;
     bf6:	a6 e2       	ldi	r26, 0x26	; 38
     bf8:	b0 e0       	ldi	r27, 0x00	; 0
     bfa:	e6 e2       	ldi	r30, 0x26	; 38
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	80 81       	ld	r24, Z
     c00:	88 60       	ori	r24, 0x08	; 8
     c02:	8c 93       	st	X, r24
}
     c04:	cf 91       	pop	r28
     c06:	df 91       	pop	r29
     c08:	08 95       	ret

00000c0a <ADC_voidInterruptDisable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void ADC_voidInterruptDisable (void)
{
     c0a:	df 93       	push	r29
     c0c:	cf 93       	push	r28
     c0e:	cd b7       	in	r28, 0x3d	; 61
     c10:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADSAR , ADSAR_ADIE) ;
     c12:	a6 e2       	ldi	r26, 0x26	; 38
     c14:	b0 e0       	ldi	r27, 0x00	; 0
     c16:	e6 e2       	ldi	r30, 0x26	; 38
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	80 81       	ld	r24, Z
     c1c:	87 7f       	andi	r24, 0xF7	; 247
     c1e:	8c 93       	st	X, r24
}
     c20:	cf 91       	pop	r28
     c22:	df 91       	pop	r29
     c24:	08 95       	ret

00000c26 <ADC_u8SetPrescaler>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

u8 ADC_u8SetPrescaler (u8 Copy_u8Prescaler)
{
     c26:	df 93       	push	r29
     c28:	cf 93       	push	r28
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <ADC_u8SetPrescaler+0x6>
     c2c:	cd b7       	in	r28, 0x3d	; 61
     c2e:	de b7       	in	r29, 0x3e	; 62
     c30:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK ;
     c32:	85 e0       	ldi	r24, 0x05	; 5
     c34:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8Prescaler < 8)
     c36:	8a 81       	ldd	r24, Y+2	; 0x02
     c38:	88 30       	cpi	r24, 0x08	; 8
     c3a:	78 f4       	brcc	.+30     	; 0xc5a <ADC_u8SetPrescaler+0x34>
	{
		/*Set Prescaler Value*/
		ADSAR &= ADC_PRE_MASK ;
     c3c:	a6 e2       	ldi	r26, 0x26	; 38
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
     c40:	e6 e2       	ldi	r30, 0x26	; 38
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	88 7f       	andi	r24, 0xF8	; 248
     c48:	8c 93       	st	X, r24
		ADSAR |= Copy_u8Prescaler ;
     c4a:	a6 e2       	ldi	r26, 0x26	; 38
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	e6 e2       	ldi	r30, 0x26	; 38
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	90 81       	ld	r25, Z
     c54:	8a 81       	ldd	r24, Y+2	; 0x02
     c56:	89 2b       	or	r24, r25
     c58:	8c 93       	st	X, r24
	}

	return Local_u8ErrorState ;
     c5a:	89 81       	ldd	r24, Y+1	; 0x01
}
     c5c:	0f 90       	pop	r0
     c5e:	0f 90       	pop	r0
     c60:	cf 91       	pop	r28
     c62:	df 91       	pop	r29
     c64:	08 95       	ret

00000c66 <ADC_u8GetResultSync>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

u8 ADC_u8GetResultSync (u8 Copy_u8Channel , u16 * Copy_pu16Result)
{
     c66:	df 93       	push	r29
     c68:	cf 93       	push	r28
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
     c6e:	28 97       	sbiw	r28, 0x08	; 8
     c70:	0f b6       	in	r0, 0x3f	; 63
     c72:	f8 94       	cli
     c74:	de bf       	out	0x3e, r29	; 62
     c76:	0f be       	out	0x3f, r0	; 63
     c78:	cd bf       	out	0x3d, r28	; 61
     c7a:	8e 83       	std	Y+6, r24	; 0x06
     c7c:	78 87       	std	Y+8, r23	; 0x08
     c7e:	6f 83       	std	Y+7, r22	; 0x07
	u8 Local_u8ErrorState = OK ;
     c80:	85 e0       	ldi	r24, 0x05	; 5
     c82:	8d 83       	std	Y+5, r24	; 0x05
	u32 Local_u32TimeoutCounter = 0 ;
     c84:	19 82       	std	Y+1, r1	; 0x01
     c86:	1a 82       	std	Y+2, r1	; 0x02
     c88:	1b 82       	std	Y+3, r1	; 0x03
     c8a:	1c 82       	std	Y+4, r1	; 0x04
	if (Copy_pu16Result != NULL)
     c8c:	8f 81       	ldd	r24, Y+7	; 0x07
     c8e:	98 85       	ldd	r25, Y+8	; 0x08
     c90:	00 97       	sbiw	r24, 0x00	; 0
     c92:	09 f4       	brne	.+2      	; 0xc96 <ADC_u8GetResultSync+0x30>
     c94:	6f c0       	rjmp	.+222    	; 0xd74 <ADC_u8GetResultSync+0x10e>
	{
		if (ADC_u8State == IDLE)
     c96:	80 91 84 00 	lds	r24, 0x0084
     c9a:	88 23       	and	r24, r24
     c9c:	09 f0       	breq	.+2      	; 0xca0 <ADC_u8GetResultSync+0x3a>
     c9e:	67 c0       	rjmp	.+206    	; 0xd6e <ADC_u8GetResultSync+0x108>
		{
			/*ADC is now Busy*/
			ADC_u8State = BUSY ;
     ca0:	81 e0       	ldi	r24, 0x01	; 1
     ca2:	80 93 84 00 	sts	0x0084, r24

			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
     ca6:	a7 e2       	ldi	r26, 0x27	; 39
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	e7 e2       	ldi	r30, 0x27	; 39
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	80 7e       	andi	r24, 0xE0	; 224
     cb2:	8c 93       	st	X, r24
			ADMUX |= Copy_u8Channel ;
     cb4:	a7 e2       	ldi	r26, 0x27	; 39
     cb6:	b0 e0       	ldi	r27, 0x00	; 0
     cb8:	e7 e2       	ldi	r30, 0x27	; 39
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	90 81       	ld	r25, Z
     cbe:	8e 81       	ldd	r24, Y+6	; 0x06
     cc0:	89 2b       	or	r24, r25
     cc2:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
     cc4:	a6 e2       	ldi	r26, 0x26	; 38
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	e6 e2       	ldi	r30, 0x26	; 38
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	80 64       	ori	r24, 0x40	; 64
     cd0:	8c 93       	st	X, r24
     cd2:	0b c0       	rjmp	.+22     	; 0xcea <ADC_u8GetResultSync+0x84>

			/*Waiting until the conversion is complete*/
			while (((GET_BIT(ADSAR , ADSAR_ADIF)) == 0) && (Local_u32TimeoutCounter < ADC_TIMEOUT))
			{
				Local_u32TimeoutCounter++ ;
     cd4:	89 81       	ldd	r24, Y+1	; 0x01
     cd6:	9a 81       	ldd	r25, Y+2	; 0x02
     cd8:	ab 81       	ldd	r26, Y+3	; 0x03
     cda:	bc 81       	ldd	r27, Y+4	; 0x04
     cdc:	01 96       	adiw	r24, 0x01	; 1
     cde:	a1 1d       	adc	r26, r1
     ce0:	b1 1d       	adc	r27, r1
     ce2:	89 83       	std	Y+1, r24	; 0x01
     ce4:	9a 83       	std	Y+2, r25	; 0x02
     ce6:	ab 83       	std	Y+3, r26	; 0x03
     ce8:	bc 83       	std	Y+4, r27	; 0x04

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;

			/*Waiting until the conversion is complete*/
			while (((GET_BIT(ADSAR , ADSAR_ADIF)) == 0) && (Local_u32TimeoutCounter < ADC_TIMEOUT))
     cea:	e6 e2       	ldi	r30, 0x26	; 38
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	82 95       	swap	r24
     cf2:	8f 70       	andi	r24, 0x0F	; 15
     cf4:	88 2f       	mov	r24, r24
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	81 70       	andi	r24, 0x01	; 1
     cfa:	90 70       	andi	r25, 0x00	; 0
     cfc:	00 97       	sbiw	r24, 0x00	; 0
     cfe:	61 f4       	brne	.+24     	; 0xd18 <ADC_u8GetResultSync+0xb2>
     d00:	89 81       	ldd	r24, Y+1	; 0x01
     d02:	9a 81       	ldd	r25, Y+2	; 0x02
     d04:	ab 81       	ldd	r26, Y+3	; 0x03
     d06:	bc 81       	ldd	r27, Y+4	; 0x04
     d08:	80 35       	cpi	r24, 0x50	; 80
     d0a:	23 ec       	ldi	r18, 0xC3	; 195
     d0c:	92 07       	cpc	r25, r18
     d0e:	20 e0       	ldi	r18, 0x00	; 0
     d10:	a2 07       	cpc	r26, r18
     d12:	20 e0       	ldi	r18, 0x00	; 0
     d14:	b2 07       	cpc	r27, r18
     d16:	f0 f2       	brcs	.-68     	; 0xcd4 <ADC_u8GetResultSync+0x6e>
			{
				Local_u32TimeoutCounter++ ;
			}
			if (Local_u32TimeoutCounter == ADC_TIMEOUT)
     d18:	89 81       	ldd	r24, Y+1	; 0x01
     d1a:	9a 81       	ldd	r25, Y+2	; 0x02
     d1c:	ab 81       	ldd	r26, Y+3	; 0x03
     d1e:	bc 81       	ldd	r27, Y+4	; 0x04
     d20:	80 35       	cpi	r24, 0x50	; 80
     d22:	23 ec       	ldi	r18, 0xC3	; 195
     d24:	92 07       	cpc	r25, r18
     d26:	20 e0       	ldi	r18, 0x00	; 0
     d28:	a2 07       	cpc	r26, r18
     d2a:	20 e0       	ldi	r18, 0x00	; 0
     d2c:	b2 07       	cpc	r27, r18
     d2e:	19 f4       	brne	.+6      	; 0xd36 <ADC_u8GetResultSync+0xd0>
			{
				Local_u8ErrorState = TIMEOUT_STATE ;
     d30:	84 e0       	ldi	r24, 0x04	; 4
     d32:	8d 83       	std	Y+5, r24	; 0x05
     d34:	19 c0       	rjmp	.+50     	; 0xd68 <ADC_u8GetResultSync+0x102>
			}
			else
			{
				/*Clear the interrupt flag*/
				SET_BIT(ADSAR , ADSAR_ADIF) ;
     d36:	a6 e2       	ldi	r26, 0x26	; 38
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e6 e2       	ldi	r30, 0x26	; 38
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	80 61       	ori	r24, 0x10	; 16
     d42:	8c 93       	st	X, r24

				/*Return Conversion Result*/
				#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
					*Copy_pu16Result = (ADCL|(ADCH << 8))  ;
     d44:	e4 e2       	ldi	r30, 0x24	; 36
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	80 81       	ld	r24, Z
     d4a:	28 2f       	mov	r18, r24
     d4c:	30 e0       	ldi	r19, 0x00	; 0
     d4e:	e5 e2       	ldi	r30, 0x25	; 37
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	88 2f       	mov	r24, r24
     d56:	90 e0       	ldi	r25, 0x00	; 0
     d58:	98 2f       	mov	r25, r24
     d5a:	88 27       	eor	r24, r24
     d5c:	82 2b       	or	r24, r18
     d5e:	93 2b       	or	r25, r19
     d60:	ef 81       	ldd	r30, Y+7	; 0x07
     d62:	f8 85       	ldd	r31, Y+8	; 0x08
     d64:	91 83       	std	Z+1, r25	; 0x01
     d66:	80 83       	st	Z, r24

				#endif
			}

			/*ADC is IDLE*/
			ADC_u8State = IDLE ;
     d68:	10 92 84 00 	sts	0x0084, r1
     d6c:	05 c0       	rjmp	.+10     	; 0xd78 <ADC_u8GetResultSync+0x112>
		}
		else
		{
			Local_u8ErrorState = BUSY_STATE ;
     d6e:	83 e0       	ldi	r24, 0x03	; 3
     d70:	8d 83       	std	Y+5, r24	; 0x05
     d72:	02 c0       	rjmp	.+4      	; 0xd78 <ADC_u8GetResultSync+0x112>
		}

	}
	else
	{
		Local_u8ErrorState = NULL_POINTER ;
     d74:	82 e0       	ldi	r24, 0x02	; 2
     d76:	8d 83       	std	Y+5, r24	; 0x05
	}
	return Local_u8ErrorState ;
     d78:	8d 81       	ldd	r24, Y+5	; 0x05
}
     d7a:	28 96       	adiw	r28, 0x08	; 8
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	f8 94       	cli
     d80:	de bf       	out	0x3e, r29	; 62
     d82:	0f be       	out	0x3f, r0	; 63
     d84:	cd bf       	out	0x3d, r28	; 61
     d86:	cf 91       	pop	r28
     d88:	df 91       	pop	r29
     d8a:	08 95       	ret

00000d8c <ADC_u8StartConversionAsynch>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

u8 ADC_u8StartConversionAsynch (u8 Copy_u8Channel , u16 * Copy_pu16Result , void (*Copy_pvNotificationFunc)(void))
{
     d8c:	df 93       	push	r29
     d8e:	cf 93       	push	r28
     d90:	00 d0       	rcall	.+0      	; 0xd92 <ADC_u8StartConversionAsynch+0x6>
     d92:	00 d0       	rcall	.+0      	; 0xd94 <ADC_u8StartConversionAsynch+0x8>
     d94:	00 d0       	rcall	.+0      	; 0xd96 <ADC_u8StartConversionAsynch+0xa>
     d96:	cd b7       	in	r28, 0x3d	; 61
     d98:	de b7       	in	r29, 0x3e	; 62
     d9a:	8a 83       	std	Y+2, r24	; 0x02
     d9c:	7c 83       	std	Y+4, r23	; 0x04
     d9e:	6b 83       	std	Y+3, r22	; 0x03
     da0:	5e 83       	std	Y+6, r21	; 0x06
     da2:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_u8ErrorState = OK ;
     da4:	85 e0       	ldi	r24, 0x05	; 5
     da6:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_pu16Result != NULL) && (Copy_pvNotificationFunc != NULL))
     da8:	8b 81       	ldd	r24, Y+3	; 0x03
     daa:	9c 81       	ldd	r25, Y+4	; 0x04
     dac:	00 97       	sbiw	r24, 0x00	; 0
     dae:	d1 f1       	breq	.+116    	; 0xe24 <ADC_u8StartConversionAsynch+0x98>
     db0:	8d 81       	ldd	r24, Y+5	; 0x05
     db2:	9e 81       	ldd	r25, Y+6	; 0x06
     db4:	00 97       	sbiw	r24, 0x00	; 0
     db6:	b1 f1       	breq	.+108    	; 0xe24 <ADC_u8StartConversionAsynch+0x98>
	{
		if (ADC_u8State == IDLE)
     db8:	80 91 84 00 	lds	r24, 0x0084
     dbc:	88 23       	and	r24, r24
     dbe:	79 f5       	brne	.+94     	; 0xe1e <ADC_u8StartConversionAsynch+0x92>
		{
			/*ADC is now Busy*/
			ADC_u8State = BUSY ;
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	80 93 84 00 	sts	0x0084, r24

			/*Set ISR State*/
			ADC_u8ISRState = SINGLE_CHANNEL_ASYNCH ;
     dc6:	10 92 85 00 	sts	0x0085, r1

			/*Initialize the global result pointer*/
			ADC_pu16AsynchConversionResult = Copy_pu16Result;
     dca:	8b 81       	ldd	r24, Y+3	; 0x03
     dcc:	9c 81       	ldd	r25, Y+4	; 0x04
     dce:	90 93 81 00 	sts	0x0081, r25
     dd2:	80 93 80 00 	sts	0x0080, r24

			/*Initialize the global notification function pointer*/
			ADC_pvNotificationFunc= Copy_pvNotificationFunc;
     dd6:	8d 81       	ldd	r24, Y+5	; 0x05
     dd8:	9e 81       	ldd	r25, Y+6	; 0x06
     dda:	90 93 83 00 	sts	0x0083, r25
     dde:	80 93 82 00 	sts	0x0082, r24

			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
     de2:	a7 e2       	ldi	r26, 0x27	; 39
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e7 e2       	ldi	r30, 0x27	; 39
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	80 7e       	andi	r24, 0xE0	; 224
     dee:	8c 93       	st	X, r24
			ADMUX |= Copy_u8Channel ;
     df0:	a7 e2       	ldi	r26, 0x27	; 39
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	e7 e2       	ldi	r30, 0x27	; 39
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	90 81       	ld	r25, Z
     dfa:	8a 81       	ldd	r24, Y+2	; 0x02
     dfc:	89 2b       	or	r24, r25
     dfe:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
     e00:	a6 e2       	ldi	r26, 0x26	; 38
     e02:	b0 e0       	ldi	r27, 0x00	; 0
     e04:	e6 e2       	ldi	r30, 0x26	; 38
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	80 64       	ori	r24, 0x40	; 64
     e0c:	8c 93       	st	X, r24

			/*ADC Conversion Complete Interrupt Enable*/
			SET_BIT(ADSAR , ADSAR_ADIE) ;
     e0e:	a6 e2       	ldi	r26, 0x26	; 38
     e10:	b0 e0       	ldi	r27, 0x00	; 0
     e12:	e6 e2       	ldi	r30, 0x26	; 38
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	88 60       	ori	r24, 0x08	; 8
     e1a:	8c 93       	st	X, r24
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <ADC_u8StartConversionAsynch+0x9c>
		}
		else
		{
			Local_u8ErrorState = BUSY_STATE ;
     e1e:	83 e0       	ldi	r24, 0x03	; 3
     e20:	89 83       	std	Y+1, r24	; 0x01
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <ADC_u8StartConversionAsynch+0x9c>
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER ;
     e24:	82 e0       	ldi	r24, 0x02	; 2
     e26:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
     e28:	89 81       	ldd	r24, Y+1	; 0x01
}
     e2a:	26 96       	adiw	r28, 0x06	; 6
     e2c:	0f b6       	in	r0, 0x3f	; 63
     e2e:	f8 94       	cli
     e30:	de bf       	out	0x3e, r29	; 62
     e32:	0f be       	out	0x3f, r0	; 63
     e34:	cd bf       	out	0x3d, r28	; 61
     e36:	cf 91       	pop	r28
     e38:	df 91       	pop	r29
     e3a:	08 95       	ret

00000e3c <ADC_u8StartChainAsynch>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

u8 ADC_u8StartChainAsynch (Chain_t * Copy_Chain)
{
     e3c:	df 93       	push	r29
     e3e:	cf 93       	push	r28
     e40:	00 d0       	rcall	.+0      	; 0xe42 <ADC_u8StartChainAsynch+0x6>
     e42:	0f 92       	push	r0
     e44:	cd b7       	in	r28, 0x3d	; 61
     e46:	de b7       	in	r29, 0x3e	; 62
     e48:	9b 83       	std	Y+3, r25	; 0x03
     e4a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK ;
     e4c:	85 e0       	ldi	r24, 0x05	; 5
     e4e:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_Chain != NULL) && (Copy_Chain->Channel != NULL) && (Copy_Chain->NotificationFunc != NULL) && (Copy_Chain->Result != NULL))
     e50:	8a 81       	ldd	r24, Y+2	; 0x02
     e52:	9b 81       	ldd	r25, Y+3	; 0x03
     e54:	00 97       	sbiw	r24, 0x00	; 0
     e56:	09 f4       	brne	.+2      	; 0xe5a <ADC_u8StartChainAsynch+0x1e>
     e58:	6b c0       	rjmp	.+214    	; 0xf30 <ADC_u8StartChainAsynch+0xf4>
     e5a:	ea 81       	ldd	r30, Y+2	; 0x02
     e5c:	fb 81       	ldd	r31, Y+3	; 0x03
     e5e:	80 81       	ld	r24, Z
     e60:	91 81       	ldd	r25, Z+1	; 0x01
     e62:	00 97       	sbiw	r24, 0x00	; 0
     e64:	09 f4       	brne	.+2      	; 0xe68 <ADC_u8StartChainAsynch+0x2c>
     e66:	64 c0       	rjmp	.+200    	; 0xf30 <ADC_u8StartChainAsynch+0xf4>
     e68:	ea 81       	ldd	r30, Y+2	; 0x02
     e6a:	fb 81       	ldd	r31, Y+3	; 0x03
     e6c:	85 81       	ldd	r24, Z+5	; 0x05
     e6e:	96 81       	ldd	r25, Z+6	; 0x06
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	09 f4       	brne	.+2      	; 0xe76 <ADC_u8StartChainAsynch+0x3a>
     e74:	5d c0       	rjmp	.+186    	; 0xf30 <ADC_u8StartChainAsynch+0xf4>
     e76:	ea 81       	ldd	r30, Y+2	; 0x02
     e78:	fb 81       	ldd	r31, Y+3	; 0x03
     e7a:	82 81       	ldd	r24, Z+2	; 0x02
     e7c:	93 81       	ldd	r25, Z+3	; 0x03
     e7e:	00 97       	sbiw	r24, 0x00	; 0
     e80:	09 f4       	brne	.+2      	; 0xe84 <ADC_u8StartChainAsynch+0x48>
     e82:	56 c0       	rjmp	.+172    	; 0xf30 <ADC_u8StartChainAsynch+0xf4>
	{
		if (ADC_u8State == IDLE)
     e84:	80 91 84 00 	lds	r24, 0x0084
     e88:	88 23       	and	r24, r24
     e8a:	09 f0       	breq	.+2      	; 0xe8e <ADC_u8StartChainAsynch+0x52>
     e8c:	4e c0       	rjmp	.+156    	; 0xf2a <ADC_u8StartChainAsynch+0xee>
		{
			/*ADC is now Busy*/
			ADC_u8State = BUSY ;
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	80 93 84 00 	sts	0x0084, r24

			/*Set ISR State*/
			ADC_u8ISRState = CHAIN_CHANNEL_ASYNCH ;
     e94:	81 e0       	ldi	r24, 0x01	; 1
     e96:	80 93 85 00 	sts	0x0085, r24

			/*Assign the ADC data globally*/
			ADC_pu16AsynchConversionResult = Copy_Chain->Result ;
     e9a:	ea 81       	ldd	r30, Y+2	; 0x02
     e9c:	fb 81       	ldd	r31, Y+3	; 0x03
     e9e:	82 81       	ldd	r24, Z+2	; 0x02
     ea0:	93 81       	ldd	r25, Z+3	; 0x03
     ea2:	90 93 81 00 	sts	0x0081, r25
     ea6:	80 93 80 00 	sts	0x0080, r24
			ADC_pu8ChainChannel = Copy_Chain->Channel ;
     eaa:	ea 81       	ldd	r30, Y+2	; 0x02
     eac:	fb 81       	ldd	r31, Y+3	; 0x03
     eae:	80 81       	ld	r24, Z
     eb0:	91 81       	ldd	r25, Z+1	; 0x01
     eb2:	90 93 87 00 	sts	0x0087, r25
     eb6:	80 93 86 00 	sts	0x0086, r24
			ADC_u8ChainSize = Copy_Chain->Size ;
     eba:	ea 81       	ldd	r30, Y+2	; 0x02
     ebc:	fb 81       	ldd	r31, Y+3	; 0x03
     ebe:	84 81       	ldd	r24, Z+4	; 0x04
     ec0:	80 93 88 00 	sts	0x0088, r24
			ADC_pvNotificationFunc = Copy_Chain->NotificationFunc ;
     ec4:	ea 81       	ldd	r30, Y+2	; 0x02
     ec6:	fb 81       	ldd	r31, Y+3	; 0x03
     ec8:	85 81       	ldd	r24, Z+5	; 0x05
     eca:	96 81       	ldd	r25, Z+6	; 0x06
     ecc:	90 93 83 00 	sts	0x0083, r25
     ed0:	80 93 82 00 	sts	0x0082, r24

			/*Set Index to first element*/
			ADC_u8Index = 0 ;
     ed4:	10 92 89 00 	sts	0x0089, r1

			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
     ed8:	a7 e2       	ldi	r26, 0x27	; 39
     eda:	b0 e0       	ldi	r27, 0x00	; 0
     edc:	e7 e2       	ldi	r30, 0x27	; 39
     ede:	f0 e0       	ldi	r31, 0x00	; 0
     ee0:	80 81       	ld	r24, Z
     ee2:	80 7e       	andi	r24, 0xE0	; 224
     ee4:	8c 93       	st	X, r24
			ADMUX |= ADC_pu8ChainChannel[ADC_u8Index] ;
     ee6:	a7 e2       	ldi	r26, 0x27	; 39
     ee8:	b0 e0       	ldi	r27, 0x00	; 0
     eea:	e7 e2       	ldi	r30, 0x27	; 39
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	40 81       	ld	r20, Z
     ef0:	20 91 86 00 	lds	r18, 0x0086
     ef4:	30 91 87 00 	lds	r19, 0x0087
     ef8:	80 91 89 00 	lds	r24, 0x0089
     efc:	88 2f       	mov	r24, r24
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	f9 01       	movw	r30, r18
     f02:	e8 0f       	add	r30, r24
     f04:	f9 1f       	adc	r31, r25
     f06:	80 81       	ld	r24, Z
     f08:	84 2b       	or	r24, r20
     f0a:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
     f0c:	a6 e2       	ldi	r26, 0x26	; 38
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	e6 e2       	ldi	r30, 0x26	; 38
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	80 64       	ori	r24, 0x40	; 64
     f18:	8c 93       	st	X, r24

			/*ADC Conversion Complete Interrupt Enable*/
			SET_BIT(ADSAR , ADSAR_ADIE) ;
     f1a:	a6 e2       	ldi	r26, 0x26	; 38
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e6 e2       	ldi	r30, 0x26	; 38
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	88 60       	ori	r24, 0x08	; 8
     f26:	8c 93       	st	X, r24
     f28:	05 c0       	rjmp	.+10     	; 0xf34 <ADC_u8StartChainAsynch+0xf8>
		}
		else
		{
			Local_u8ErrorState = BUSY_STATE ;
     f2a:	83 e0       	ldi	r24, 0x03	; 3
     f2c:	89 83       	std	Y+1, r24	; 0x01
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <ADC_u8StartChainAsynch+0xf8>
		}

	}
	else
	{
		Local_u8ErrorState = NULL_POINTER ;
     f30:	82 e0       	ldi	r24, 0x02	; 2
     f32:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState ;
     f34:	89 81       	ldd	r24, Y+1	; 0x01
}
     f36:	0f 90       	pop	r0
     f38:	0f 90       	pop	r0
     f3a:	0f 90       	pop	r0
     f3c:	cf 91       	pop	r28
     f3e:	df 91       	pop	r29
     f40:	08 95       	ret

00000f42 <__vector_16>:
//----------------------------------------------------------------------------------------------------------------------------------------------------

/* ISR for ADC conversion complete */
void __vector_16 (void)  __attribute__((signal)) ;
void __vector_16 (void)
{
     f42:	1f 92       	push	r1
     f44:	0f 92       	push	r0
     f46:	0f b6       	in	r0, 0x3f	; 63
     f48:	0f 92       	push	r0
     f4a:	11 24       	eor	r1, r1
     f4c:	2f 93       	push	r18
     f4e:	3f 93       	push	r19
     f50:	4f 93       	push	r20
     f52:	5f 93       	push	r21
     f54:	6f 93       	push	r22
     f56:	7f 93       	push	r23
     f58:	8f 93       	push	r24
     f5a:	9f 93       	push	r25
     f5c:	af 93       	push	r26
     f5e:	bf 93       	push	r27
     f60:	ef 93       	push	r30
     f62:	ff 93       	push	r31
     f64:	df 93       	push	r29
     f66:	cf 93       	push	r28
     f68:	cd b7       	in	r28, 0x3d	; 61
     f6a:	de b7       	in	r29, 0x3e	; 62
	if (ADC_u8ISRState == SINGLE_CHANNEL_ASYNCH)
     f6c:	80 91 85 00 	lds	r24, 0x0085
     f70:	88 23       	and	r24, r24
     f72:	19 f5       	brne	.+70     	; 0xfba <__vector_16+0x78>
	{
		/*Return Conversion Result*/
				#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
					* ADC_pu16AsynchConversionResult = (ADCL|(ADCH << 8))  ;
     f74:	a0 91 80 00 	lds	r26, 0x0080
     f78:	b0 91 81 00 	lds	r27, 0x0081
     f7c:	e4 e2       	ldi	r30, 0x24	; 36
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	28 2f       	mov	r18, r24
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	e5 e2       	ldi	r30, 0x25	; 37
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	88 2f       	mov	r24, r24
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	98 2f       	mov	r25, r24
     f92:	88 27       	eor	r24, r24
     f94:	82 2b       	or	r24, r18
     f96:	93 2b       	or	r25, r19
     f98:	8d 93       	st	X+, r24
     f9a:	9c 93       	st	X, r25
					#error "Wrong ADC_ADJUSTMENT config"

				#endif

		/*ADC is IDLE*/
		ADC_u8State = IDLE ;
     f9c:	10 92 84 00 	sts	0x0084, r1

		/*Call Notification Function*/
		ADC_pvNotificationFunc() ;
     fa0:	e0 91 82 00 	lds	r30, 0x0082
     fa4:	f0 91 83 00 	lds	r31, 0x0083
     fa8:	09 95       	icall

		/*Disable the Conversion Complete Interrupt*/
		CLR_BIT(ADSAR , ADSAR_ADIE) ;
     faa:	a6 e2       	ldi	r26, 0x26	; 38
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	e6 e2       	ldi	r30, 0x26	; 38
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	87 7f       	andi	r24, 0xF7	; 247
     fb6:	8c 93       	st	X, r24
     fb8:	50 c0       	rjmp	.+160    	; 0x105a <__vector_16+0x118>
	}
	else
	{
		/*Return Conversion Result*/
		#if ADC_ADJUSTMENT == RIGHT_ADJUSTMENT
			*ADC_pu16AsynchConversionResult = (ADCL|(ADCH << 8))  ;
     fba:	a0 91 80 00 	lds	r26, 0x0080
     fbe:	b0 91 81 00 	lds	r27, 0x0081
     fc2:	e4 e2       	ldi	r30, 0x24	; 36
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	28 2f       	mov	r18, r24
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	e5 e2       	ldi	r30, 0x25	; 37
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	88 2f       	mov	r24, r24
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	98 2f       	mov	r25, r24
     fd8:	88 27       	eor	r24, r24
     fda:	82 2b       	or	r24, r18
     fdc:	93 2b       	or	r25, r19
     fde:	11 96       	adiw	r26, 0x01	; 1
     fe0:	9c 93       	st	X, r25
     fe2:	8e 93       	st	-X, r24
			#error "Wrong ADC_ADJUSTMENT config"

		#endif

		/*Increment Data index of the chain*/
		ADC_u8Index++ ;
     fe4:	80 91 89 00 	lds	r24, 0x0089
     fe8:	8f 5f       	subi	r24, 0xFF	; 255
     fea:	80 93 89 00 	sts	0x0089, r24

		if (ADC_u8Index == ADC_u8ChainSize)
     fee:	90 91 89 00 	lds	r25, 0x0089
     ff2:	80 91 88 00 	lds	r24, 0x0088
     ff6:	98 17       	cp	r25, r24
     ff8:	79 f4       	brne	.+30     	; 0x1018 <__vector_16+0xd6>
		{
			/*ADC is IDLE*/
			ADC_u8State = IDLE ;
     ffa:	10 92 84 00 	sts	0x0084, r1

			/*Call Notification Function*/
			ADC_pvNotificationFunc() ;
     ffe:	e0 91 82 00 	lds	r30, 0x0082
    1002:	f0 91 83 00 	lds	r31, 0x0083
    1006:	09 95       	icall

			/*Disable the Conversion Complete Interrupt*/
			CLR_BIT(ADSAR , ADSAR_ADIE) ;
    1008:	a6 e2       	ldi	r26, 0x26	; 38
    100a:	b0 e0       	ldi	r27, 0x00	; 0
    100c:	e6 e2       	ldi	r30, 0x26	; 38
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	87 7f       	andi	r24, 0xF7	; 247
    1014:	8c 93       	st	X, r24
    1016:	21 c0       	rjmp	.+66     	; 0x105a <__vector_16+0x118>
		}
		else
		{
			/*Set required channel*/
			ADMUX &= ADC_CH_MASK ;
    1018:	a7 e2       	ldi	r26, 0x27	; 39
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	e7 e2       	ldi	r30, 0x27	; 39
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	80 7e       	andi	r24, 0xE0	; 224
    1024:	8c 93       	st	X, r24
			ADMUX |= ADC_pu8ChainChannel[ADC_u8Index] ;
    1026:	a7 e2       	ldi	r26, 0x27	; 39
    1028:	b0 e0       	ldi	r27, 0x00	; 0
    102a:	e7 e2       	ldi	r30, 0x27	; 39
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	40 81       	ld	r20, Z
    1030:	20 91 86 00 	lds	r18, 0x0086
    1034:	30 91 87 00 	lds	r19, 0x0087
    1038:	80 91 89 00 	lds	r24, 0x0089
    103c:	88 2f       	mov	r24, r24
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	f9 01       	movw	r30, r18
    1042:	e8 0f       	add	r30, r24
    1044:	f9 1f       	adc	r31, r25
    1046:	80 81       	ld	r24, Z
    1048:	84 2b       	or	r24, r20
    104a:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADSAR , ADSAR_ADSC) ;
    104c:	a6 e2       	ldi	r26, 0x26	; 38
    104e:	b0 e0       	ldi	r27, 0x00	; 0
    1050:	e6 e2       	ldi	r30, 0x26	; 38
    1052:	f0 e0       	ldi	r31, 0x00	; 0
    1054:	80 81       	ld	r24, Z
    1056:	80 64       	ori	r24, 0x40	; 64
    1058:	8c 93       	st	X, r24
		}
	}
}
    105a:	cf 91       	pop	r28
    105c:	df 91       	pop	r29
    105e:	ff 91       	pop	r31
    1060:	ef 91       	pop	r30
    1062:	bf 91       	pop	r27
    1064:	af 91       	pop	r26
    1066:	9f 91       	pop	r25
    1068:	8f 91       	pop	r24
    106a:	7f 91       	pop	r23
    106c:	6f 91       	pop	r22
    106e:	5f 91       	pop	r21
    1070:	4f 91       	pop	r20
    1072:	3f 91       	pop	r19
    1074:	2f 91       	pop	r18
    1076:	0f 90       	pop	r0
    1078:	0f be       	out	0x3f, r0	; 63
    107a:	0f 90       	pop	r0
    107c:	1f 90       	pop	r1
    107e:	18 95       	reti

00001080 <Map>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

s32 Map(s32 in_min , s32 in_max , s32 out_min , s32 out_max ,s32 Read)
{
    1080:	af 92       	push	r10
    1082:	bf 92       	push	r11
    1084:	cf 92       	push	r12
    1086:	df 92       	push	r13
    1088:	ef 92       	push	r14
    108a:	ff 92       	push	r15
    108c:	0f 93       	push	r16
    108e:	1f 93       	push	r17
    1090:	df 93       	push	r29
    1092:	cf 93       	push	r28
    1094:	cd b7       	in	r28, 0x3d	; 61
    1096:	de b7       	in	r29, 0x3e	; 62
    1098:	60 97       	sbiw	r28, 0x10	; 16
    109a:	0f b6       	in	r0, 0x3f	; 63
    109c:	f8 94       	cli
    109e:	de bf       	out	0x3e, r29	; 62
    10a0:	0f be       	out	0x3f, r0	; 63
    10a2:	cd bf       	out	0x3d, r28	; 61
    10a4:	69 83       	std	Y+1, r22	; 0x01
    10a6:	7a 83       	std	Y+2, r23	; 0x02
    10a8:	8b 83       	std	Y+3, r24	; 0x03
    10aa:	9c 83       	std	Y+4, r25	; 0x04
    10ac:	2d 83       	std	Y+5, r18	; 0x05
    10ae:	3e 83       	std	Y+6, r19	; 0x06
    10b0:	4f 83       	std	Y+7, r20	; 0x07
    10b2:	58 87       	std	Y+8, r21	; 0x08
    10b4:	e9 86       	std	Y+9, r14	; 0x09
    10b6:	fa 86       	std	Y+10, r15	; 0x0a
    10b8:	0b 87       	std	Y+11, r16	; 0x0b
    10ba:	1c 87       	std	Y+12, r17	; 0x0c
    10bc:	ad 86       	std	Y+13, r10	; 0x0d
    10be:	be 86       	std	Y+14, r11	; 0x0e
    10c0:	cf 86       	std	Y+15, r12	; 0x0f
    10c2:	d8 8a       	std	Y+16, r13	; 0x10
	return (Read - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    10c4:	2d 8d       	ldd	r18, Y+29	; 0x1d
    10c6:	3e 8d       	ldd	r19, Y+30	; 0x1e
    10c8:	4f 8d       	ldd	r20, Y+31	; 0x1f
    10ca:	58 a1       	ldd	r21, Y+32	; 0x20
    10cc:	89 81       	ldd	r24, Y+1	; 0x01
    10ce:	9a 81       	ldd	r25, Y+2	; 0x02
    10d0:	ab 81       	ldd	r26, Y+3	; 0x03
    10d2:	bc 81       	ldd	r27, Y+4	; 0x04
    10d4:	79 01       	movw	r14, r18
    10d6:	8a 01       	movw	r16, r20
    10d8:	e8 1a       	sub	r14, r24
    10da:	f9 0a       	sbc	r15, r25
    10dc:	0a 0b       	sbc	r16, r26
    10de:	1b 0b       	sbc	r17, r27
    10e0:	2d 85       	ldd	r18, Y+13	; 0x0d
    10e2:	3e 85       	ldd	r19, Y+14	; 0x0e
    10e4:	4f 85       	ldd	r20, Y+15	; 0x0f
    10e6:	58 89       	ldd	r21, Y+16	; 0x10
    10e8:	89 85       	ldd	r24, Y+9	; 0x09
    10ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    10ec:	ab 85       	ldd	r26, Y+11	; 0x0b
    10ee:	bc 85       	ldd	r27, Y+12	; 0x0c
    10f0:	28 1b       	sub	r18, r24
    10f2:	39 0b       	sbc	r19, r25
    10f4:	4a 0b       	sbc	r20, r26
    10f6:	5b 0b       	sbc	r21, r27
    10f8:	c8 01       	movw	r24, r16
    10fa:	b7 01       	movw	r22, r14
    10fc:	0e 94 f1 13 	call	0x27e2	; 0x27e2 <__mulsi3>
    1100:	7b 01       	movw	r14, r22
    1102:	8c 01       	movw	r16, r24
    1104:	2d 81       	ldd	r18, Y+5	; 0x05
    1106:	3e 81       	ldd	r19, Y+6	; 0x06
    1108:	4f 81       	ldd	r20, Y+7	; 0x07
    110a:	58 85       	ldd	r21, Y+8	; 0x08
    110c:	89 81       	ldd	r24, Y+1	; 0x01
    110e:	9a 81       	ldd	r25, Y+2	; 0x02
    1110:	ab 81       	ldd	r26, Y+3	; 0x03
    1112:	bc 81       	ldd	r27, Y+4	; 0x04
    1114:	28 1b       	sub	r18, r24
    1116:	39 0b       	sbc	r19, r25
    1118:	4a 0b       	sbc	r20, r26
    111a:	5b 0b       	sbc	r21, r27
    111c:	c8 01       	movw	r24, r16
    111e:	b7 01       	movw	r22, r14
    1120:	0e 94 32 14 	call	0x2864	; 0x2864 <__divmodsi4>
    1124:	da 01       	movw	r26, r20
    1126:	c9 01       	movw	r24, r18
    1128:	9c 01       	movw	r18, r24
    112a:	ad 01       	movw	r20, r26
    112c:	89 85       	ldd	r24, Y+9	; 0x09
    112e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1130:	ab 85       	ldd	r26, Y+11	; 0x0b
    1132:	bc 85       	ldd	r27, Y+12	; 0x0c
    1134:	82 0f       	add	r24, r18
    1136:	93 1f       	adc	r25, r19
    1138:	a4 1f       	adc	r26, r20
    113a:	b5 1f       	adc	r27, r21
}
    113c:	bc 01       	movw	r22, r24
    113e:	cd 01       	movw	r24, r26
    1140:	60 96       	adiw	r28, 0x10	; 16
    1142:	0f b6       	in	r0, 0x3f	; 63
    1144:	f8 94       	cli
    1146:	de bf       	out	0x3e, r29	; 62
    1148:	0f be       	out	0x3f, r0	; 63
    114a:	cd bf       	out	0x3d, r28	; 61
    114c:	cf 91       	pop	r28
    114e:	df 91       	pop	r29
    1150:	1f 91       	pop	r17
    1152:	0f 91       	pop	r16
    1154:	ff 90       	pop	r15
    1156:	ef 90       	pop	r14
    1158:	df 90       	pop	r13
    115a:	cf 90       	pop	r12
    115c:	bf 90       	pop	r11
    115e:	af 90       	pop	r10
    1160:	08 95       	ret

00001162 <CLCD_voidSendCommand>:
#include "CLCD_config.h"
#include "CLCD_interface.h"
#include "CLCD_private.h"

void CLCD_voidSendCommand(u8 Copy_u8Command)
{
    1162:	df 93       	push	r29
    1164:	cf 93       	push	r28
    1166:	cd b7       	in	r28, 0x3d	; 61
    1168:	de b7       	in	r29, 0x3e	; 62
    116a:	2f 97       	sbiw	r28, 0x0f	; 15
    116c:	0f b6       	in	r0, 0x3f	; 63
    116e:	f8 94       	cli
    1170:	de bf       	out	0x3e, r29	; 62
    1172:	0f be       	out	0x3f, r0	; 63
    1174:	cd bf       	out	0x3d, r28	; 61
    1176:	8f 87       	std	Y+15, r24	; 0x0f
	  2-r\w => write
	  3- data => command to the eight pins
	  4-enable pulse for 2 milli seconds
	 */
	/*set rs to low*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_LOW);
    1178:	80 e0       	ldi	r24, 0x00	; 0
    117a:	65 e0       	ldi	r22, 0x05	; 5
    117c:	40 e0       	ldi	r20, 0x00	; 0
    117e:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>

	/*set rw pin to low for write*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
    1182:	80 e0       	ldi	r24, 0x00	; 0
    1184:	66 e0       	ldi	r22, 0x06	; 6
    1186:	40 e0       	ldi	r20, 0x00	; 0
    1188:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>

	/* set command to the eight pins for data through set port function*/
	DIO_u8SetPortValue(CLCD_DATA_PORT,Copy_u8Command);
    118c:	82 e0       	ldi	r24, 0x02	; 2
    118e:	6f 85       	ldd	r22, Y+15	; 0x0f
    1190:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <DIO_u8SetPortValue>

	/*send enable pulse*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_E_PIN, DIO_u8PIN_HIGH);
    1194:	80 e0       	ldi	r24, 0x00	; 0
    1196:	67 e0       	ldi	r22, 0x07	; 7
    1198:	41 e0       	ldi	r20, 0x01	; 1
    119a:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>
    119e:	80 e0       	ldi	r24, 0x00	; 0
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	a0 e0       	ldi	r26, 0x00	; 0
    11a4:	b0 e4       	ldi	r27, 0x40	; 64
    11a6:	8b 87       	std	Y+11, r24	; 0x0b
    11a8:	9c 87       	std	Y+12, r25	; 0x0c
    11aa:	ad 87       	std	Y+13, r26	; 0x0d
    11ac:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    11b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    11b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    11b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    11b6:	20 e0       	ldi	r18, 0x00	; 0
    11b8:	30 e0       	ldi	r19, 0x00	; 0
    11ba:	4a ef       	ldi	r20, 0xFA	; 250
    11bc:	54 e4       	ldi	r21, 0x44	; 68
    11be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11c2:	dc 01       	movw	r26, r24
    11c4:	cb 01       	movw	r24, r22
    11c6:	8f 83       	std	Y+7, r24	; 0x07
    11c8:	98 87       	std	Y+8, r25	; 0x08
    11ca:	a9 87       	std	Y+9, r26	; 0x09
    11cc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    11ce:	6f 81       	ldd	r22, Y+7	; 0x07
    11d0:	78 85       	ldd	r23, Y+8	; 0x08
    11d2:	89 85       	ldd	r24, Y+9	; 0x09
    11d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    11d6:	20 e0       	ldi	r18, 0x00	; 0
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	40 e8       	ldi	r20, 0x80	; 128
    11dc:	5f e3       	ldi	r21, 0x3F	; 63
    11de:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    11e2:	88 23       	and	r24, r24
    11e4:	2c f4       	brge	.+10     	; 0x11f0 <CLCD_voidSendCommand+0x8e>
		__ticks = 1;
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	9e 83       	std	Y+6, r25	; 0x06
    11ec:	8d 83       	std	Y+5, r24	; 0x05
    11ee:	3f c0       	rjmp	.+126    	; 0x126e <CLCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
    11f0:	6f 81       	ldd	r22, Y+7	; 0x07
    11f2:	78 85       	ldd	r23, Y+8	; 0x08
    11f4:	89 85       	ldd	r24, Y+9	; 0x09
    11f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    11f8:	20 e0       	ldi	r18, 0x00	; 0
    11fa:	3f ef       	ldi	r19, 0xFF	; 255
    11fc:	4f e7       	ldi	r20, 0x7F	; 127
    11fe:	57 e4       	ldi	r21, 0x47	; 71
    1200:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1204:	18 16       	cp	r1, r24
    1206:	4c f5       	brge	.+82     	; 0x125a <CLCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1208:	6b 85       	ldd	r22, Y+11	; 0x0b
    120a:	7c 85       	ldd	r23, Y+12	; 0x0c
    120c:	8d 85       	ldd	r24, Y+13	; 0x0d
    120e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	40 e2       	ldi	r20, 0x20	; 32
    1216:	51 e4       	ldi	r21, 0x41	; 65
    1218:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    121c:	dc 01       	movw	r26, r24
    121e:	cb 01       	movw	r24, r22
    1220:	bc 01       	movw	r22, r24
    1222:	cd 01       	movw	r24, r26
    1224:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1228:	dc 01       	movw	r26, r24
    122a:	cb 01       	movw	r24, r22
    122c:	9e 83       	std	Y+6, r25	; 0x06
    122e:	8d 83       	std	Y+5, r24	; 0x05
    1230:	0f c0       	rjmp	.+30     	; 0x1250 <CLCD_voidSendCommand+0xee>
    1232:	88 ec       	ldi	r24, 0xC8	; 200
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	9c 83       	std	Y+4, r25	; 0x04
    1238:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    123a:	8b 81       	ldd	r24, Y+3	; 0x03
    123c:	9c 81       	ldd	r25, Y+4	; 0x04
    123e:	01 97       	sbiw	r24, 0x01	; 1
    1240:	f1 f7       	brne	.-4      	; 0x123e <CLCD_voidSendCommand+0xdc>
    1242:	9c 83       	std	Y+4, r25	; 0x04
    1244:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1246:	8d 81       	ldd	r24, Y+5	; 0x05
    1248:	9e 81       	ldd	r25, Y+6	; 0x06
    124a:	01 97       	sbiw	r24, 0x01	; 1
    124c:	9e 83       	std	Y+6, r25	; 0x06
    124e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1250:	8d 81       	ldd	r24, Y+5	; 0x05
    1252:	9e 81       	ldd	r25, Y+6	; 0x06
    1254:	00 97       	sbiw	r24, 0x00	; 0
    1256:	69 f7       	brne	.-38     	; 0x1232 <CLCD_voidSendCommand+0xd0>
    1258:	14 c0       	rjmp	.+40     	; 0x1282 <CLCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    125a:	6f 81       	ldd	r22, Y+7	; 0x07
    125c:	78 85       	ldd	r23, Y+8	; 0x08
    125e:	89 85       	ldd	r24, Y+9	; 0x09
    1260:	9a 85       	ldd	r25, Y+10	; 0x0a
    1262:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1266:	dc 01       	movw	r26, r24
    1268:	cb 01       	movw	r24, r22
    126a:	9e 83       	std	Y+6, r25	; 0x06
    126c:	8d 83       	std	Y+5, r24	; 0x05
    126e:	8d 81       	ldd	r24, Y+5	; 0x05
    1270:	9e 81       	ldd	r25, Y+6	; 0x06
    1272:	9a 83       	std	Y+2, r25	; 0x02
    1274:	89 83       	std	Y+1, r24	; 0x01
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	9a 81       	ldd	r25, Y+2	; 0x02
    127a:	01 97       	sbiw	r24, 0x01	; 1
    127c:	f1 f7       	brne	.-4      	; 0x127a <CLCD_voidSendCommand+0x118>
    127e:	9a 83       	std	Y+2, r25	; 0x02
    1280:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_E_PIN, DIO_u8PIN_LOW);
    1282:	80 e0       	ldi	r24, 0x00	; 0
    1284:	67 e0       	ldi	r22, 0x07	; 7
    1286:	40 e0       	ldi	r20, 0x00	; 0
    1288:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>
}
    128c:	2f 96       	adiw	r28, 0x0f	; 15
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	f8 94       	cli
    1292:	de bf       	out	0x3e, r29	; 62
    1294:	0f be       	out	0x3f, r0	; 63
    1296:	cd bf       	out	0x3d, r28	; 61
    1298:	cf 91       	pop	r28
    129a:	df 91       	pop	r29
    129c:	08 95       	ret

0000129e <CLCD_voidSendData>:

void CLCD_voidSendData(u8 Copy_u8Data)
{
    129e:	df 93       	push	r29
    12a0:	cf 93       	push	r28
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
    12a6:	2f 97       	sbiw	r28, 0x0f	; 15
    12a8:	0f b6       	in	r0, 0x3f	; 63
    12aa:	f8 94       	cli
    12ac:	de bf       	out	0x3e, r29	; 62
    12ae:	0f be       	out	0x3f, r0	; 63
    12b0:	cd bf       	out	0x3d, r28	; 61
    12b2:	8f 87       	std	Y+15, r24	; 0x0f
	/*set rs to HIGH for data*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_RS_PIN, DIO_u8PIN_HIGH);
    12b4:	80 e0       	ldi	r24, 0x00	; 0
    12b6:	65 e0       	ldi	r22, 0x05	; 5
    12b8:	41 e0       	ldi	r20, 0x01	; 1
    12ba:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>

	/*set rw pin to low for write*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
    12be:	80 e0       	ldi	r24, 0x00	; 0
    12c0:	66 e0       	ldi	r22, 0x06	; 6
    12c2:	40 e0       	ldi	r20, 0x00	; 0
    12c4:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>

	/* set Data to the eight pins for data through set port function*/
	DIO_u8SetPortValue(CLCD_DATA_PORT,Copy_u8Data);
    12c8:	82 e0       	ldi	r24, 0x02	; 2
    12ca:	6f 85       	ldd	r22, Y+15	; 0x0f
    12cc:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <DIO_u8SetPortValue>

	/*send enable pulse*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_E_PIN, DIO_u8PIN_HIGH);
    12d0:	80 e0       	ldi	r24, 0x00	; 0
    12d2:	67 e0       	ldi	r22, 0x07	; 7
    12d4:	41 e0       	ldi	r20, 0x01	; 1
    12d6:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>
    12da:	80 e0       	ldi	r24, 0x00	; 0
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	a0 e0       	ldi	r26, 0x00	; 0
    12e0:	b0 e4       	ldi	r27, 0x40	; 64
    12e2:	8b 87       	std	Y+11, r24	; 0x0b
    12e4:	9c 87       	std	Y+12, r25	; 0x0c
    12e6:	ad 87       	std	Y+13, r26	; 0x0d
    12e8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    12ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    12ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    12f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    12f2:	20 e0       	ldi	r18, 0x00	; 0
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	4a ef       	ldi	r20, 0xFA	; 250
    12f8:	54 e4       	ldi	r21, 0x44	; 68
    12fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12fe:	dc 01       	movw	r26, r24
    1300:	cb 01       	movw	r24, r22
    1302:	8f 83       	std	Y+7, r24	; 0x07
    1304:	98 87       	std	Y+8, r25	; 0x08
    1306:	a9 87       	std	Y+9, r26	; 0x09
    1308:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    130a:	6f 81       	ldd	r22, Y+7	; 0x07
    130c:	78 85       	ldd	r23, Y+8	; 0x08
    130e:	89 85       	ldd	r24, Y+9	; 0x09
    1310:	9a 85       	ldd	r25, Y+10	; 0x0a
    1312:	20 e0       	ldi	r18, 0x00	; 0
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	40 e8       	ldi	r20, 0x80	; 128
    1318:	5f e3       	ldi	r21, 0x3F	; 63
    131a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    131e:	88 23       	and	r24, r24
    1320:	2c f4       	brge	.+10     	; 0x132c <CLCD_voidSendData+0x8e>
		__ticks = 1;
    1322:	81 e0       	ldi	r24, 0x01	; 1
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	9e 83       	std	Y+6, r25	; 0x06
    1328:	8d 83       	std	Y+5, r24	; 0x05
    132a:	3f c0       	rjmp	.+126    	; 0x13aa <CLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
    132c:	6f 81       	ldd	r22, Y+7	; 0x07
    132e:	78 85       	ldd	r23, Y+8	; 0x08
    1330:	89 85       	ldd	r24, Y+9	; 0x09
    1332:	9a 85       	ldd	r25, Y+10	; 0x0a
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	3f ef       	ldi	r19, 0xFF	; 255
    1338:	4f e7       	ldi	r20, 0x7F	; 127
    133a:	57 e4       	ldi	r21, 0x47	; 71
    133c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1340:	18 16       	cp	r1, r24
    1342:	4c f5       	brge	.+82     	; 0x1396 <CLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1344:	6b 85       	ldd	r22, Y+11	; 0x0b
    1346:	7c 85       	ldd	r23, Y+12	; 0x0c
    1348:	8d 85       	ldd	r24, Y+13	; 0x0d
    134a:	9e 85       	ldd	r25, Y+14	; 0x0e
    134c:	20 e0       	ldi	r18, 0x00	; 0
    134e:	30 e0       	ldi	r19, 0x00	; 0
    1350:	40 e2       	ldi	r20, 0x20	; 32
    1352:	51 e4       	ldi	r21, 0x41	; 65
    1354:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1358:	dc 01       	movw	r26, r24
    135a:	cb 01       	movw	r24, r22
    135c:	bc 01       	movw	r22, r24
    135e:	cd 01       	movw	r24, r26
    1360:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1364:	dc 01       	movw	r26, r24
    1366:	cb 01       	movw	r24, r22
    1368:	9e 83       	std	Y+6, r25	; 0x06
    136a:	8d 83       	std	Y+5, r24	; 0x05
    136c:	0f c0       	rjmp	.+30     	; 0x138c <CLCD_voidSendData+0xee>
    136e:	88 ec       	ldi	r24, 0xC8	; 200
    1370:	90 e0       	ldi	r25, 0x00	; 0
    1372:	9c 83       	std	Y+4, r25	; 0x04
    1374:	8b 83       	std	Y+3, r24	; 0x03
    1376:	8b 81       	ldd	r24, Y+3	; 0x03
    1378:	9c 81       	ldd	r25, Y+4	; 0x04
    137a:	01 97       	sbiw	r24, 0x01	; 1
    137c:	f1 f7       	brne	.-4      	; 0x137a <CLCD_voidSendData+0xdc>
    137e:	9c 83       	std	Y+4, r25	; 0x04
    1380:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1382:	8d 81       	ldd	r24, Y+5	; 0x05
    1384:	9e 81       	ldd	r25, Y+6	; 0x06
    1386:	01 97       	sbiw	r24, 0x01	; 1
    1388:	9e 83       	std	Y+6, r25	; 0x06
    138a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    138c:	8d 81       	ldd	r24, Y+5	; 0x05
    138e:	9e 81       	ldd	r25, Y+6	; 0x06
    1390:	00 97       	sbiw	r24, 0x00	; 0
    1392:	69 f7       	brne	.-38     	; 0x136e <CLCD_voidSendData+0xd0>
    1394:	14 c0       	rjmp	.+40     	; 0x13be <CLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1396:	6f 81       	ldd	r22, Y+7	; 0x07
    1398:	78 85       	ldd	r23, Y+8	; 0x08
    139a:	89 85       	ldd	r24, Y+9	; 0x09
    139c:	9a 85       	ldd	r25, Y+10	; 0x0a
    139e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13a2:	dc 01       	movw	r26, r24
    13a4:	cb 01       	movw	r24, r22
    13a6:	9e 83       	std	Y+6, r25	; 0x06
    13a8:	8d 83       	std	Y+5, r24	; 0x05
    13aa:	8d 81       	ldd	r24, Y+5	; 0x05
    13ac:	9e 81       	ldd	r25, Y+6	; 0x06
    13ae:	9a 83       	std	Y+2, r25	; 0x02
    13b0:	89 83       	std	Y+1, r24	; 0x01
    13b2:	89 81       	ldd	r24, Y+1	; 0x01
    13b4:	9a 81       	ldd	r25, Y+2	; 0x02
    13b6:	01 97       	sbiw	r24, 0x01	; 1
    13b8:	f1 f7       	brne	.-4      	; 0x13b6 <CLCD_voidSendData+0x118>
    13ba:	9a 83       	std	Y+2, r25	; 0x02
    13bc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT, CLCD_E_PIN, DIO_u8PIN_LOW);
    13be:	80 e0       	ldi	r24, 0x00	; 0
    13c0:	67 e0       	ldi	r22, 0x07	; 7
    13c2:	40 e0       	ldi	r20, 0x00	; 0
    13c4:	0e 94 cd 0c 	call	0x199a	; 0x199a <DIO_u8SetPinValue>

}
    13c8:	2f 96       	adiw	r28, 0x0f	; 15
    13ca:	0f b6       	in	r0, 0x3f	; 63
    13cc:	f8 94       	cli
    13ce:	de bf       	out	0x3e, r29	; 62
    13d0:	0f be       	out	0x3f, r0	; 63
    13d2:	cd bf       	out	0x3d, r28	; 61
    13d4:	cf 91       	pop	r28
    13d6:	df 91       	pop	r29
    13d8:	08 95       	ret

000013da <CLCD_voidSendString>:

/*send string function*/
void CLCD_voidSendString(const char* Copy_pcString)
{
    13da:	df 93       	push	r29
    13dc:	cf 93       	push	r28
    13de:	00 d0       	rcall	.+0      	; 0x13e0 <CLCD_voidSendString+0x6>
    13e0:	0f 92       	push	r0
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62
    13e6:	9b 83       	std	Y+3, r25	; 0x03
    13e8:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Counter=0;
    13ea:	19 82       	std	Y+1, r1	; 0x01
    13ec:	0e c0       	rjmp	.+28     	; 0x140a <CLCD_voidSendString+0x30>
	while(Copy_pcString[Local_u8Counter]!='\0')
	{
		CLCD_voidSendData(Copy_pcString[Local_u8Counter]);
    13ee:	89 81       	ldd	r24, Y+1	; 0x01
    13f0:	28 2f       	mov	r18, r24
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	8a 81       	ldd	r24, Y+2	; 0x02
    13f6:	9b 81       	ldd	r25, Y+3	; 0x03
    13f8:	fc 01       	movw	r30, r24
    13fa:	e2 0f       	add	r30, r18
    13fc:	f3 1f       	adc	r31, r19
    13fe:	80 81       	ld	r24, Z
    1400:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
		Local_u8Counter++;
    1404:	89 81       	ldd	r24, Y+1	; 0x01
    1406:	8f 5f       	subi	r24, 0xFF	; 255
    1408:	89 83       	std	Y+1, r24	; 0x01

/*send string function*/
void CLCD_voidSendString(const char* Copy_pcString)
{
	u8 Local_u8Counter=0;
	while(Copy_pcString[Local_u8Counter]!='\0')
    140a:	89 81       	ldd	r24, Y+1	; 0x01
    140c:	28 2f       	mov	r18, r24
    140e:	30 e0       	ldi	r19, 0x00	; 0
    1410:	8a 81       	ldd	r24, Y+2	; 0x02
    1412:	9b 81       	ldd	r25, Y+3	; 0x03
    1414:	fc 01       	movw	r30, r24
    1416:	e2 0f       	add	r30, r18
    1418:	f3 1f       	adc	r31, r19
    141a:	80 81       	ld	r24, Z
    141c:	88 23       	and	r24, r24
    141e:	39 f7       	brne	.-50     	; 0x13ee <CLCD_voidSendString+0x14>
	{
		CLCD_voidSendData(Copy_pcString[Local_u8Counter]);
		Local_u8Counter++;
	}

}
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	0f 90       	pop	r0
    1426:	cf 91       	pop	r28
    1428:	df 91       	pop	r29
    142a:	08 95       	ret

0000142c <CLCD_voidGoToXY>:

void CLCD_voidGoToXY(u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    142c:	df 93       	push	r29
    142e:	cf 93       	push	r28
    1430:	00 d0       	rcall	.+0      	; 0x1432 <CLCD_voidGoToXY+0x6>
    1432:	0f 92       	push	r0
    1434:	cd b7       	in	r28, 0x3d	; 61
    1436:	de b7       	in	r29, 0x3e	; 62
    1438:	8a 83       	std	Y+2, r24	; 0x02
    143a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Address=0;
    143c:	19 82       	std	Y+1, r1	; 0x01

	/*if x ==0 we target the first line*/
	if(Copy_u8XPos == 0)
    143e:	8a 81       	ldd	r24, Y+2	; 0x02
    1440:	88 23       	and	r24, r24
    1442:	19 f4       	brne	.+6      	; 0x144a <CLCD_voidGoToXY+0x1e>
	{
		Local_u8Address=Copy_u8YPos;
    1444:	8b 81       	ldd	r24, Y+3	; 0x03
    1446:	89 83       	std	Y+1, r24	; 0x01
    1448:	06 c0       	rjmp	.+12     	; 0x1456 <CLCD_voidGoToXY+0x2a>
	}

	/*if x ==1 we target the second line*/
	else if(Copy_u8XPos == 1)
    144a:	8a 81       	ldd	r24, Y+2	; 0x02
    144c:	81 30       	cpi	r24, 0x01	; 1
    144e:	19 f4       	brne	.+6      	; 0x1456 <CLCD_voidGoToXY+0x2a>
	{
		Local_u8Address=Copy_u8YPos+(0x40);
    1450:	8b 81       	ldd	r24, Y+3	; 0x03
    1452:	80 5c       	subi	r24, 0xC0	; 192
    1454:	89 83       	std	Y+1, r24	; 0x01
	}
	/*here we added 128 because the binary address we got is 7 digits only and we need the 8th digit to be 1*/
	CLCD_voidSendCommand(Local_u8Address+128);
    1456:	89 81       	ldd	r24, Y+1	; 0x01
    1458:	80 58       	subi	r24, 0x80	; 128
    145a:	0e 94 b1 08 	call	0x1162	; 0x1162 <CLCD_voidSendCommand>
}
    145e:	0f 90       	pop	r0
    1460:	0f 90       	pop	r0
    1462:	0f 90       	pop	r0
    1464:	cf 91       	pop	r28
    1466:	df 91       	pop	r29
    1468:	08 95       	ret

0000146a <CLCD_voidInit>:


void CLCD_voidInit(void)
{
    146a:	df 93       	push	r29
    146c:	cf 93       	push	r28
    146e:	cd b7       	in	r28, 0x3d	; 61
    1470:	de b7       	in	r29, 0x3e	; 62
    1472:	2e 97       	sbiw	r28, 0x0e	; 14
    1474:	0f b6       	in	r0, 0x3f	; 63
    1476:	f8 94       	cli
    1478:	de bf       	out	0x3e, r29	; 62
    147a:	0f be       	out	0x3f, r0	; 63
    147c:	cd bf       	out	0x3d, r28	; 61
    147e:	80 e0       	ldi	r24, 0x00	; 0
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	a0 e2       	ldi	r26, 0x20	; 32
    1484:	b2 e4       	ldi	r27, 0x42	; 66
    1486:	8b 87       	std	Y+11, r24	; 0x0b
    1488:	9c 87       	std	Y+12, r25	; 0x0c
    148a:	ad 87       	std	Y+13, r26	; 0x0d
    148c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    148e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1490:	7c 85       	ldd	r23, Y+12	; 0x0c
    1492:	8d 85       	ldd	r24, Y+13	; 0x0d
    1494:	9e 85       	ldd	r25, Y+14	; 0x0e
    1496:	20 e0       	ldi	r18, 0x00	; 0
    1498:	30 e0       	ldi	r19, 0x00	; 0
    149a:	4a ef       	ldi	r20, 0xFA	; 250
    149c:	54 e4       	ldi	r21, 0x44	; 68
    149e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14a2:	dc 01       	movw	r26, r24
    14a4:	cb 01       	movw	r24, r22
    14a6:	8f 83       	std	Y+7, r24	; 0x07
    14a8:	98 87       	std	Y+8, r25	; 0x08
    14aa:	a9 87       	std	Y+9, r26	; 0x09
    14ac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    14ae:	6f 81       	ldd	r22, Y+7	; 0x07
    14b0:	78 85       	ldd	r23, Y+8	; 0x08
    14b2:	89 85       	ldd	r24, Y+9	; 0x09
    14b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    14b6:	20 e0       	ldi	r18, 0x00	; 0
    14b8:	30 e0       	ldi	r19, 0x00	; 0
    14ba:	40 e8       	ldi	r20, 0x80	; 128
    14bc:	5f e3       	ldi	r21, 0x3F	; 63
    14be:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14c2:	88 23       	and	r24, r24
    14c4:	2c f4       	brge	.+10     	; 0x14d0 <CLCD_voidInit+0x66>
		__ticks = 1;
    14c6:	81 e0       	ldi	r24, 0x01	; 1
    14c8:	90 e0       	ldi	r25, 0x00	; 0
    14ca:	9e 83       	std	Y+6, r25	; 0x06
    14cc:	8d 83       	std	Y+5, r24	; 0x05
    14ce:	3f c0       	rjmp	.+126    	; 0x154e <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    14d0:	6f 81       	ldd	r22, Y+7	; 0x07
    14d2:	78 85       	ldd	r23, Y+8	; 0x08
    14d4:	89 85       	ldd	r24, Y+9	; 0x09
    14d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    14d8:	20 e0       	ldi	r18, 0x00	; 0
    14da:	3f ef       	ldi	r19, 0xFF	; 255
    14dc:	4f e7       	ldi	r20, 0x7F	; 127
    14de:	57 e4       	ldi	r21, 0x47	; 71
    14e0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    14e4:	18 16       	cp	r1, r24
    14e6:	4c f5       	brge	.+82     	; 0x153a <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    14ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    14ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    14ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    14f0:	20 e0       	ldi	r18, 0x00	; 0
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	40 e2       	ldi	r20, 0x20	; 32
    14f6:	51 e4       	ldi	r21, 0x41	; 65
    14f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14fc:	dc 01       	movw	r26, r24
    14fe:	cb 01       	movw	r24, r22
    1500:	bc 01       	movw	r22, r24
    1502:	cd 01       	movw	r24, r26
    1504:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1508:	dc 01       	movw	r26, r24
    150a:	cb 01       	movw	r24, r22
    150c:	9e 83       	std	Y+6, r25	; 0x06
    150e:	8d 83       	std	Y+5, r24	; 0x05
    1510:	0f c0       	rjmp	.+30     	; 0x1530 <CLCD_voidInit+0xc6>
    1512:	88 ec       	ldi	r24, 0xC8	; 200
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	9c 83       	std	Y+4, r25	; 0x04
    1518:	8b 83       	std	Y+3, r24	; 0x03
    151a:	8b 81       	ldd	r24, Y+3	; 0x03
    151c:	9c 81       	ldd	r25, Y+4	; 0x04
    151e:	01 97       	sbiw	r24, 0x01	; 1
    1520:	f1 f7       	brne	.-4      	; 0x151e <CLCD_voidInit+0xb4>
    1522:	9c 83       	std	Y+4, r25	; 0x04
    1524:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1526:	8d 81       	ldd	r24, Y+5	; 0x05
    1528:	9e 81       	ldd	r25, Y+6	; 0x06
    152a:	01 97       	sbiw	r24, 0x01	; 1
    152c:	9e 83       	std	Y+6, r25	; 0x06
    152e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1530:	8d 81       	ldd	r24, Y+5	; 0x05
    1532:	9e 81       	ldd	r25, Y+6	; 0x06
    1534:	00 97       	sbiw	r24, 0x00	; 0
    1536:	69 f7       	brne	.-38     	; 0x1512 <CLCD_voidInit+0xa8>
    1538:	14 c0       	rjmp	.+40     	; 0x1562 <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    153a:	6f 81       	ldd	r22, Y+7	; 0x07
    153c:	78 85       	ldd	r23, Y+8	; 0x08
    153e:	89 85       	ldd	r24, Y+9	; 0x09
    1540:	9a 85       	ldd	r25, Y+10	; 0x0a
    1542:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1546:	dc 01       	movw	r26, r24
    1548:	cb 01       	movw	r24, r22
    154a:	9e 83       	std	Y+6, r25	; 0x06
    154c:	8d 83       	std	Y+5, r24	; 0x05
    154e:	8d 81       	ldd	r24, Y+5	; 0x05
    1550:	9e 81       	ldd	r25, Y+6	; 0x06
    1552:	9a 83       	std	Y+2, r25	; 0x02
    1554:	89 83       	std	Y+1, r24	; 0x01
    1556:	89 81       	ldd	r24, Y+1	; 0x01
    1558:	9a 81       	ldd	r25, Y+2	; 0x02
    155a:	01 97       	sbiw	r24, 0x01	; 1
    155c:	f1 f7       	brne	.-4      	; 0x155a <CLCD_voidInit+0xf0>
    155e:	9a 83       	std	Y+2, r25	; 0x02
    1560:	89 83       	std	Y+1, r24	; 0x01
	/*1 => (5*11)(columns of pixels)*(Rows of pixels) bigger font  */
	/*X => don not care choose any value*/
	/*the R/s and r/w have been chosen before*/

	/*we choose two lines and 5*8 Font size */
	CLCD_voidSendCommand(0b00111100);
    1562:	8c e3       	ldi	r24, 0x3C	; 60
    1564:	0e 94 b1 08 	call	0x1162	; 0x1162 <CLCD_voidSendCommand>
	/* 0 |  0  |  0  |  0  |  0  |  0  |  1  |  D  |  C  |  B  */
	/*D => Display enable 0=> disable & 1=> enable*/
	/*C => cursor enable 0=> disable & 1=> enable */
	/*B => blink cursor 0=> don't blink & 1=> blink*/
	/*Display(screen) on/off command & the cursor state*/
	CLCD_voidSendCommand(0b00001100);
    1568:	8c e0       	ldi	r24, 0x0C	; 12
    156a:	0e 94 b1 08 	call	0x1162	; 0x1162 <CLCD_voidSendCommand>

	/*clear screen it is a fixed command */
	CLCD_voidSendCommand(0b00000001);
    156e:	81 e0       	ldi	r24, 0x01	; 1
    1570:	0e 94 b1 08 	call	0x1162	; 0x1162 <CLCD_voidSendCommand>
}
    1574:	2e 96       	adiw	r28, 0x0e	; 14
    1576:	0f b6       	in	r0, 0x3f	; 63
    1578:	f8 94       	cli
    157a:	de bf       	out	0x3e, r29	; 62
    157c:	0f be       	out	0x3f, r0	; 63
    157e:	cd bf       	out	0x3d, r28	; 61
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	08 95       	ret

00001586 <CLCD_voidWriteSpecialCharacter>:

/*CGRAM => charchater gerenator ram */


void CLCD_voidWriteSpecialCharacter(u8* Copy_pu8Pattern, u8 Copy_u8PatternNumber, u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    1586:	df 93       	push	r29
    1588:	cf 93       	push	r28
    158a:	cd b7       	in	r28, 0x3d	; 61
    158c:	de b7       	in	r29, 0x3e	; 62
    158e:	27 97       	sbiw	r28, 0x07	; 7
    1590:	0f b6       	in	r0, 0x3f	; 63
    1592:	f8 94       	cli
    1594:	de bf       	out	0x3e, r29	; 62
    1596:	0f be       	out	0x3f, r0	; 63
    1598:	cd bf       	out	0x3d, r28	; 61
    159a:	9c 83       	std	Y+4, r25	; 0x04
    159c:	8b 83       	std	Y+3, r24	; 0x03
    159e:	6d 83       	std	Y+5, r22	; 0x05
    15a0:	4e 83       	std	Y+6, r20	; 0x06
    15a2:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8CGRAMAddress = 0, Local_u8Iterator;
    15a4:	1a 82       	std	Y+2, r1	; 0x02
	/*calculate the CGRAM address*/
	Local_u8CGRAMAddress = Copy_u8PatternNumber*8;
    15a6:	8d 81       	ldd	r24, Y+5	; 0x05
    15a8:	88 2f       	mov	r24, r24
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	88 0f       	add	r24, r24
    15ae:	99 1f       	adc	r25, r25
    15b0:	88 0f       	add	r24, r24
    15b2:	99 1f       	adc	r25, r25
    15b4:	88 0f       	add	r24, r24
    15b6:	99 1f       	adc	r25, r25
    15b8:	8a 83       	std	Y+2, r24	; 0x02

	/*Send CG ram address command to lcd , with 6 bit =1 */
	CLCD_voidSendCommand(Local_u8CGRAMAddress+64);
    15ba:	8a 81       	ldd	r24, Y+2	; 0x02
    15bc:	80 5c       	subi	r24, 0xC0	; 192
    15be:	0e 94 b1 08 	call	0x1162	; 0x1162 <CLCD_voidSendCommand>

	/*write the pattern to CG ram*/
	for(Local_u8Iterator=0; Local_u8Iterator<8; Local_u8Iterator++)
    15c2:	19 82       	std	Y+1, r1	; 0x01
    15c4:	0e c0       	rjmp	.+28     	; 0x15e2 <CLCD_voidWriteSpecialCharacter+0x5c>
	{
		CLCD_voidSendData(Copy_pu8Pattern[Local_u8Iterator]);
    15c6:	89 81       	ldd	r24, Y+1	; 0x01
    15c8:	28 2f       	mov	r18, r24
    15ca:	30 e0       	ldi	r19, 0x00	; 0
    15cc:	8b 81       	ldd	r24, Y+3	; 0x03
    15ce:	9c 81       	ldd	r25, Y+4	; 0x04
    15d0:	fc 01       	movw	r30, r24
    15d2:	e2 0f       	add	r30, r18
    15d4:	f3 1f       	adc	r31, r19
    15d6:	80 81       	ld	r24, Z
    15d8:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>

	/*Send CG ram address command to lcd , with 6 bit =1 */
	CLCD_voidSendCommand(Local_u8CGRAMAddress+64);

	/*write the pattern to CG ram*/
	for(Local_u8Iterator=0; Local_u8Iterator<8; Local_u8Iterator++)
    15dc:	89 81       	ldd	r24, Y+1	; 0x01
    15de:	8f 5f       	subi	r24, 0xFF	; 255
    15e0:	89 83       	std	Y+1, r24	; 0x01
    15e2:	89 81       	ldd	r24, Y+1	; 0x01
    15e4:	88 30       	cpi	r24, 0x08	; 8
    15e6:	78 f3       	brcs	.-34     	; 0x15c6 <CLCD_voidWriteSpecialCharacter+0x40>
	{
		CLCD_voidSendData(Copy_pu8Pattern[Local_u8Iterator]);
	}

	/*go to the target pos*/
	CLCD_voidGoToXY(Copy_u8XPos,Copy_u8YPos);
    15e8:	8e 81       	ldd	r24, Y+6	; 0x06
    15ea:	6f 81       	ldd	r22, Y+7	; 0x07
    15ec:	0e 94 16 0a 	call	0x142c	; 0x142c <CLCD_voidGoToXY>

	/*display the pattern */
	CLCD_voidSendData(Copy_u8PatternNumber);
    15f0:	8d 81       	ldd	r24, Y+5	; 0x05
    15f2:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>

}
    15f6:	27 96       	adiw	r28, 0x07	; 7
    15f8:	0f b6       	in	r0, 0x3f	; 63
    15fa:	f8 94       	cli
    15fc:	de bf       	out	0x3e, r29	; 62
    15fe:	0f be       	out	0x3f, r0	; 63
    1600:	cd bf       	out	0x3d, r28	; 61
    1602:	cf 91       	pop	r28
    1604:	df 91       	pop	r29
    1606:	08 95       	ret

00001608 <CLCD_voidDisplayNumber>:

void CLCD_voidDisplayNumber(u32 Copy_u32Number)
{
    1608:	df 93       	push	r29
    160a:	cf 93       	push	r28
    160c:	cd b7       	in	r28, 0x3d	; 61
    160e:	de b7       	in	r29, 0x3e	; 62
    1610:	65 97       	sbiw	r28, 0x15	; 21
    1612:	0f b6       	in	r0, 0x3f	; 63
    1614:	f8 94       	cli
    1616:	de bf       	out	0x3e, r29	; 62
    1618:	0f be       	out	0x3f, r0	; 63
    161a:	cd bf       	out	0x3d, r28	; 61
    161c:	6a 87       	std	Y+10, r22	; 0x0a
    161e:	7b 87       	std	Y+11, r23	; 0x0b
    1620:	8c 87       	std	Y+12, r24	; 0x0c
    1622:	9d 87       	std	Y+13, r25	; 0x0d
			case 8: CLCD_voidSendData('8'); break;
			case 9: CLCD_voidSendData('9'); break;
		}
	}
	}
}
    1624:	2d b7       	in	r18, 0x3d	; 61
    1626:	3e b7       	in	r19, 0x3e	; 62
    1628:	3d 8b       	std	Y+21, r19	; 0x15
    162a:	2c 8b       	std	Y+20, r18	; 0x14

}

void CLCD_voidDisplayNumber(u32 Copy_u32Number)
{
	if (Copy_u32Number == 0)
    162c:	8a 85       	ldd	r24, Y+10	; 0x0a
    162e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1630:	ac 85       	ldd	r26, Y+12	; 0x0c
    1632:	bd 85       	ldd	r27, Y+13	; 0x0d
    1634:	00 97       	sbiw	r24, 0x00	; 0
    1636:	a1 05       	cpc	r26, r1
    1638:	b1 05       	cpc	r27, r1
    163a:	21 f4       	brne	.+8      	; 0x1644 <CLCD_voidDisplayNumber+0x3c>
	{
		CLCD_voidSendData('0');
    163c:	80 e3       	ldi	r24, 0x30	; 48
    163e:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    1642:	13 c1       	rjmp	.+550    	; 0x186a <CLCD_voidDisplayNumber+0x262>
    1644:	8d b7       	in	r24, 0x3d	; 61
    1646:	9e b7       	in	r25, 0x3e	; 62
    1648:	9f 87       	std	Y+15, r25	; 0x0f
    164a:	8e 87       	std	Y+14, r24	; 0x0e
	}
	else
	{
	u8 Local_u8Digit = 0, Local_u8Counter = 0, Local_u8digitCount = 0;
    164c:	1f 82       	std	Y+7, r1	; 0x07
    164e:	1e 82       	std	Y+6, r1	; 0x06
    1650:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32Temp =  Copy_u32Number;
    1652:	8a 85       	ldd	r24, Y+10	; 0x0a
    1654:	9b 85       	ldd	r25, Y+11	; 0x0b
    1656:	ac 85       	ldd	r26, Y+12	; 0x0c
    1658:	bd 85       	ldd	r27, Y+13	; 0x0d
    165a:	89 83       	std	Y+1, r24	; 0x01
    165c:	9a 83       	std	Y+2, r25	; 0x02
    165e:	ab 83       	std	Y+3, r26	; 0x03
    1660:	bc 83       	std	Y+4, r27	; 0x04
	do {
		Local_u8digitCount++;
    1662:	8d 81       	ldd	r24, Y+5	; 0x05
    1664:	8f 5f       	subi	r24, 0xFF	; 255
    1666:	8d 83       	std	Y+5, r24	; 0x05
		Local_u32Temp /= 10;
    1668:	89 81       	ldd	r24, Y+1	; 0x01
    166a:	9a 81       	ldd	r25, Y+2	; 0x02
    166c:	ab 81       	ldd	r26, Y+3	; 0x03
    166e:	bc 81       	ldd	r27, Y+4	; 0x04
    1670:	2a e0       	ldi	r18, 0x0A	; 10
    1672:	30 e0       	ldi	r19, 0x00	; 0
    1674:	40 e0       	ldi	r20, 0x00	; 0
    1676:	50 e0       	ldi	r21, 0x00	; 0
    1678:	bc 01       	movw	r22, r24
    167a:	cd 01       	movw	r24, r26
    167c:	0e 94 10 14 	call	0x2820	; 0x2820 <__udivmodsi4>
    1680:	da 01       	movw	r26, r20
    1682:	c9 01       	movw	r24, r18
    1684:	89 83       	std	Y+1, r24	; 0x01
    1686:	9a 83       	std	Y+2, r25	; 0x02
    1688:	ab 83       	std	Y+3, r26	; 0x03
    168a:	bc 83       	std	Y+4, r27	; 0x04
	} while (Local_u32Temp != 0);
    168c:	89 81       	ldd	r24, Y+1	; 0x01
    168e:	9a 81       	ldd	r25, Y+2	; 0x02
    1690:	ab 81       	ldd	r26, Y+3	; 0x03
    1692:	bc 81       	ldd	r27, Y+4	; 0x04
    1694:	00 97       	sbiw	r24, 0x00	; 0
    1696:	a1 05       	cpc	r26, r1
    1698:	b1 05       	cpc	r27, r1
    169a:	19 f7       	brne	.-58     	; 0x1662 <CLCD_voidDisplayNumber+0x5a>

	u8 Local_u8ArrDigits[Local_u8digitCount];
    169c:	8d 81       	ldd	r24, Y+5	; 0x05
    169e:	88 2f       	mov	r24, r24
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	2d b7       	in	r18, 0x3d	; 61
    16a4:	3e b7       	in	r19, 0x3e	; 62
    16a6:	28 1b       	sub	r18, r24
    16a8:	39 0b       	sbc	r19, r25
    16aa:	0f b6       	in	r0, 0x3f	; 63
    16ac:	f8 94       	cli
    16ae:	3e bf       	out	0x3e, r19	; 62
    16b0:	0f be       	out	0x3f, r0	; 63
    16b2:	2d bf       	out	0x3d, r18	; 61
    16b4:	8d b7       	in	r24, 0x3d	; 61
    16b6:	9e b7       	in	r25, 0x3e	; 62
    16b8:	01 96       	adiw	r24, 0x01	; 1
    16ba:	9b 8b       	std	Y+19, r25	; 0x13
    16bc:	8a 8b       	std	Y+18, r24	; 0x12
    16be:	8a 89       	ldd	r24, Y+18	; 0x12
    16c0:	9b 89       	ldd	r25, Y+19	; 0x13
    16c2:	00 96       	adiw	r24, 0x00	; 0
    16c4:	9b 8b       	std	Y+19, r25	; 0x13
    16c6:	8a 8b       	std	Y+18, r24	; 0x12
    16c8:	2a 89       	ldd	r18, Y+18	; 0x12
    16ca:	3b 89       	ldd	r19, Y+19	; 0x13
    16cc:	39 87       	std	Y+9, r19	; 0x09
    16ce:	28 87       	std	Y+8, r18	; 0x08
    16d0:	2e c0       	rjmp	.+92     	; 0x172e <CLCD_voidDisplayNumber+0x126>

	while (Copy_u32Number != 0 && Local_u8Counter < Local_u8digitCount)
	{
		Local_u8Digit = Copy_u32Number % 10;
    16d2:	8a 85       	ldd	r24, Y+10	; 0x0a
    16d4:	9b 85       	ldd	r25, Y+11	; 0x0b
    16d6:	ac 85       	ldd	r26, Y+12	; 0x0c
    16d8:	bd 85       	ldd	r27, Y+13	; 0x0d
    16da:	2a e0       	ldi	r18, 0x0A	; 10
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	40 e0       	ldi	r20, 0x00	; 0
    16e0:	50 e0       	ldi	r21, 0x00	; 0
    16e2:	bc 01       	movw	r22, r24
    16e4:	cd 01       	movw	r24, r26
    16e6:	0e 94 10 14 	call	0x2820	; 0x2820 <__udivmodsi4>
    16ea:	dc 01       	movw	r26, r24
    16ec:	cb 01       	movw	r24, r22
    16ee:	8f 83       	std	Y+7, r24	; 0x07
		Local_u8ArrDigits[Local_u8Counter] = Local_u8Digit;
    16f0:	8e 81       	ldd	r24, Y+6	; 0x06
    16f2:	28 2f       	mov	r18, r24
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	88 85       	ldd	r24, Y+8	; 0x08
    16f8:	99 85       	ldd	r25, Y+9	; 0x09
    16fa:	fc 01       	movw	r30, r24
    16fc:	e2 0f       	add	r30, r18
    16fe:	f3 1f       	adc	r31, r19
    1700:	8f 81       	ldd	r24, Y+7	; 0x07
    1702:	80 83       	st	Z, r24
		Local_u8Counter++;
    1704:	8e 81       	ldd	r24, Y+6	; 0x06
    1706:	8f 5f       	subi	r24, 0xFF	; 255
    1708:	8e 83       	std	Y+6, r24	; 0x06
		Copy_u32Number = Copy_u32Number / 10;
    170a:	8a 85       	ldd	r24, Y+10	; 0x0a
    170c:	9b 85       	ldd	r25, Y+11	; 0x0b
    170e:	ac 85       	ldd	r26, Y+12	; 0x0c
    1710:	bd 85       	ldd	r27, Y+13	; 0x0d
    1712:	2a e0       	ldi	r18, 0x0A	; 10
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	40 e0       	ldi	r20, 0x00	; 0
    1718:	50 e0       	ldi	r21, 0x00	; 0
    171a:	bc 01       	movw	r22, r24
    171c:	cd 01       	movw	r24, r26
    171e:	0e 94 10 14 	call	0x2820	; 0x2820 <__udivmodsi4>
    1722:	da 01       	movw	r26, r20
    1724:	c9 01       	movw	r24, r18
    1726:	8a 87       	std	Y+10, r24	; 0x0a
    1728:	9b 87       	std	Y+11, r25	; 0x0b
    172a:	ac 87       	std	Y+12, r26	; 0x0c
    172c:	bd 87       	std	Y+13, r27	; 0x0d
		Local_u32Temp /= 10;
	} while (Local_u32Temp != 0);

	u8 Local_u8ArrDigits[Local_u8digitCount];

	while (Copy_u32Number != 0 && Local_u8Counter < Local_u8digitCount)
    172e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1730:	9b 85       	ldd	r25, Y+11	; 0x0b
    1732:	ac 85       	ldd	r26, Y+12	; 0x0c
    1734:	bd 85       	ldd	r27, Y+13	; 0x0d
    1736:	00 97       	sbiw	r24, 0x00	; 0
    1738:	a1 05       	cpc	r26, r1
    173a:	b1 05       	cpc	r27, r1
    173c:	21 f0       	breq	.+8      	; 0x1746 <CLCD_voidDisplayNumber+0x13e>
    173e:	9e 81       	ldd	r25, Y+6	; 0x06
    1740:	8d 81       	ldd	r24, Y+5	; 0x05
    1742:	98 17       	cp	r25, r24
    1744:	30 f2       	brcs	.-116    	; 0x16d2 <CLCD_voidDisplayNumber+0xca>
		Local_u8Digit = Copy_u32Number % 10;
		Local_u8ArrDigits[Local_u8Counter] = Local_u8Digit;
		Local_u8Counter++;
		Copy_u32Number = Copy_u32Number / 10;
	}
	Local_u8digitCount--;
    1746:	8d 81       	ldd	r24, Y+5	; 0x05
    1748:	81 50       	subi	r24, 0x01	; 1
    174a:	8d 83       	std	Y+5, r24	; 0x05
	for (Local_u8Counter = 0 ; Local_u8Counter <= Local_u8digitCount ; Local_u8Counter++)
    174c:	1e 82       	std	Y+6, r1	; 0x06
    174e:	81 c0       	rjmp	.+258    	; 0x1852 <CLCD_voidDisplayNumber+0x24a>
	{

		switch (Local_u8ArrDigits[Local_u8digitCount - Local_u8Counter])
    1750:	8d 81       	ldd	r24, Y+5	; 0x05
    1752:	28 2f       	mov	r18, r24
    1754:	30 e0       	ldi	r19, 0x00	; 0
    1756:	8e 81       	ldd	r24, Y+6	; 0x06
    1758:	88 2f       	mov	r24, r24
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	28 1b       	sub	r18, r24
    175e:	39 0b       	sbc	r19, r25
    1760:	88 85       	ldd	r24, Y+8	; 0x08
    1762:	99 85       	ldd	r25, Y+9	; 0x09
    1764:	fc 01       	movw	r30, r24
    1766:	e2 0f       	add	r30, r18
    1768:	f3 1f       	adc	r31, r19
    176a:	80 81       	ld	r24, Z
    176c:	28 2f       	mov	r18, r24
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	39 8b       	std	Y+17, r19	; 0x11
    1772:	28 8b       	std	Y+16, r18	; 0x10
    1774:	88 89       	ldd	r24, Y+16	; 0x10
    1776:	99 89       	ldd	r25, Y+17	; 0x11
    1778:	84 30       	cpi	r24, 0x04	; 4
    177a:	91 05       	cpc	r25, r1
    177c:	09 f4       	brne	.+2      	; 0x1780 <CLCD_voidDisplayNumber+0x178>
    177e:	4f c0       	rjmp	.+158    	; 0x181e <CLCD_voidDisplayNumber+0x216>
    1780:	28 89       	ldd	r18, Y+16	; 0x10
    1782:	39 89       	ldd	r19, Y+17	; 0x11
    1784:	25 30       	cpi	r18, 0x05	; 5
    1786:	31 05       	cpc	r19, r1
    1788:	d4 f4       	brge	.+52     	; 0x17be <CLCD_voidDisplayNumber+0x1b6>
    178a:	88 89       	ldd	r24, Y+16	; 0x10
    178c:	99 89       	ldd	r25, Y+17	; 0x11
    178e:	81 30       	cpi	r24, 0x01	; 1
    1790:	91 05       	cpc	r25, r1
    1792:	c9 f1       	breq	.+114    	; 0x1806 <CLCD_voidDisplayNumber+0x1fe>
    1794:	28 89       	ldd	r18, Y+16	; 0x10
    1796:	39 89       	ldd	r19, Y+17	; 0x11
    1798:	22 30       	cpi	r18, 0x02	; 2
    179a:	31 05       	cpc	r19, r1
    179c:	2c f4       	brge	.+10     	; 0x17a8 <CLCD_voidDisplayNumber+0x1a0>
    179e:	88 89       	ldd	r24, Y+16	; 0x10
    17a0:	99 89       	ldd	r25, Y+17	; 0x11
    17a2:	00 97       	sbiw	r24, 0x00	; 0
    17a4:	61 f1       	breq	.+88     	; 0x17fe <CLCD_voidDisplayNumber+0x1f6>
    17a6:	52 c0       	rjmp	.+164    	; 0x184c <CLCD_voidDisplayNumber+0x244>
    17a8:	28 89       	ldd	r18, Y+16	; 0x10
    17aa:	39 89       	ldd	r19, Y+17	; 0x11
    17ac:	22 30       	cpi	r18, 0x02	; 2
    17ae:	31 05       	cpc	r19, r1
    17b0:	71 f1       	breq	.+92     	; 0x180e <CLCD_voidDisplayNumber+0x206>
    17b2:	88 89       	ldd	r24, Y+16	; 0x10
    17b4:	99 89       	ldd	r25, Y+17	; 0x11
    17b6:	83 30       	cpi	r24, 0x03	; 3
    17b8:	91 05       	cpc	r25, r1
    17ba:	69 f1       	breq	.+90     	; 0x1816 <CLCD_voidDisplayNumber+0x20e>
    17bc:	47 c0       	rjmp	.+142    	; 0x184c <CLCD_voidDisplayNumber+0x244>
    17be:	28 89       	ldd	r18, Y+16	; 0x10
    17c0:	39 89       	ldd	r19, Y+17	; 0x11
    17c2:	27 30       	cpi	r18, 0x07	; 7
    17c4:	31 05       	cpc	r19, r1
    17c6:	b9 f1       	breq	.+110    	; 0x1836 <CLCD_voidDisplayNumber+0x22e>
    17c8:	88 89       	ldd	r24, Y+16	; 0x10
    17ca:	99 89       	ldd	r25, Y+17	; 0x11
    17cc:	88 30       	cpi	r24, 0x08	; 8
    17ce:	91 05       	cpc	r25, r1
    17d0:	5c f4       	brge	.+22     	; 0x17e8 <CLCD_voidDisplayNumber+0x1e0>
    17d2:	28 89       	ldd	r18, Y+16	; 0x10
    17d4:	39 89       	ldd	r19, Y+17	; 0x11
    17d6:	25 30       	cpi	r18, 0x05	; 5
    17d8:	31 05       	cpc	r19, r1
    17da:	29 f1       	breq	.+74     	; 0x1826 <CLCD_voidDisplayNumber+0x21e>
    17dc:	88 89       	ldd	r24, Y+16	; 0x10
    17de:	99 89       	ldd	r25, Y+17	; 0x11
    17e0:	86 30       	cpi	r24, 0x06	; 6
    17e2:	91 05       	cpc	r25, r1
    17e4:	21 f1       	breq	.+72     	; 0x182e <CLCD_voidDisplayNumber+0x226>
    17e6:	32 c0       	rjmp	.+100    	; 0x184c <CLCD_voidDisplayNumber+0x244>
    17e8:	28 89       	ldd	r18, Y+16	; 0x10
    17ea:	39 89       	ldd	r19, Y+17	; 0x11
    17ec:	28 30       	cpi	r18, 0x08	; 8
    17ee:	31 05       	cpc	r19, r1
    17f0:	31 f1       	breq	.+76     	; 0x183e <CLCD_voidDisplayNumber+0x236>
    17f2:	88 89       	ldd	r24, Y+16	; 0x10
    17f4:	99 89       	ldd	r25, Y+17	; 0x11
    17f6:	89 30       	cpi	r24, 0x09	; 9
    17f8:	91 05       	cpc	r25, r1
    17fa:	29 f1       	breq	.+74     	; 0x1846 <CLCD_voidDisplayNumber+0x23e>
    17fc:	27 c0       	rjmp	.+78     	; 0x184c <CLCD_voidDisplayNumber+0x244>
		{
			case 0: CLCD_voidSendData('0'); break;
    17fe:	80 e3       	ldi	r24, 0x30	; 48
    1800:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    1804:	23 c0       	rjmp	.+70     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 1: CLCD_voidSendData('1'); break;
    1806:	81 e3       	ldi	r24, 0x31	; 49
    1808:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    180c:	1f c0       	rjmp	.+62     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 2: CLCD_voidSendData('2'); break;
    180e:	82 e3       	ldi	r24, 0x32	; 50
    1810:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    1814:	1b c0       	rjmp	.+54     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 3: CLCD_voidSendData('3'); break;
    1816:	83 e3       	ldi	r24, 0x33	; 51
    1818:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    181c:	17 c0       	rjmp	.+46     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 4: CLCD_voidSendData('4'); break;
    181e:	84 e3       	ldi	r24, 0x34	; 52
    1820:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    1824:	13 c0       	rjmp	.+38     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 5: CLCD_voidSendData('5'); break;
    1826:	85 e3       	ldi	r24, 0x35	; 53
    1828:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    182c:	0f c0       	rjmp	.+30     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 6: CLCD_voidSendData('6'); break;
    182e:	86 e3       	ldi	r24, 0x36	; 54
    1830:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    1834:	0b c0       	rjmp	.+22     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 7: CLCD_voidSendData('7'); break;
    1836:	87 e3       	ldi	r24, 0x37	; 55
    1838:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    183c:	07 c0       	rjmp	.+14     	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 8: CLCD_voidSendData('8'); break;
    183e:	88 e3       	ldi	r24, 0x38	; 56
    1840:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
    1844:	03 c0       	rjmp	.+6      	; 0x184c <CLCD_voidDisplayNumber+0x244>
			case 9: CLCD_voidSendData('9'); break;
    1846:	89 e3       	ldi	r24, 0x39	; 57
    1848:	0e 94 4f 09 	call	0x129e	; 0x129e <CLCD_voidSendData>
		Local_u8ArrDigits[Local_u8Counter] = Local_u8Digit;
		Local_u8Counter++;
		Copy_u32Number = Copy_u32Number / 10;
	}
	Local_u8digitCount--;
	for (Local_u8Counter = 0 ; Local_u8Counter <= Local_u8digitCount ; Local_u8Counter++)
    184c:	8e 81       	ldd	r24, Y+6	; 0x06
    184e:	8f 5f       	subi	r24, 0xFF	; 255
    1850:	8e 83       	std	Y+6, r24	; 0x06
    1852:	9e 81       	ldd	r25, Y+6	; 0x06
    1854:	8d 81       	ldd	r24, Y+5	; 0x05
    1856:	89 17       	cp	r24, r25
    1858:	08 f0       	brcs	.+2      	; 0x185c <CLCD_voidDisplayNumber+0x254>
    185a:	7a cf       	rjmp	.-268    	; 0x1750 <CLCD_voidDisplayNumber+0x148>
    185c:	2e 85       	ldd	r18, Y+14	; 0x0e
    185e:	3f 85       	ldd	r19, Y+15	; 0x0f
    1860:	0f b6       	in	r0, 0x3f	; 63
    1862:	f8 94       	cli
    1864:	3e bf       	out	0x3e, r19	; 62
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	2d bf       	out	0x3d, r18	; 61
			case 8: CLCD_voidSendData('8'); break;
			case 9: CLCD_voidSendData('9'); break;
		}
	}
	}
}
    186a:	8c 89       	ldd	r24, Y+20	; 0x14
    186c:	9d 89       	ldd	r25, Y+21	; 0x15
    186e:	0f b6       	in	r0, 0x3f	; 63
    1870:	f8 94       	cli
    1872:	9e bf       	out	0x3e, r25	; 62
    1874:	0f be       	out	0x3f, r0	; 63
    1876:	8d bf       	out	0x3d, r24	; 61
    1878:	65 96       	adiw	r28, 0x15	; 21
    187a:	0f b6       	in	r0, 0x3f	; 63
    187c:	f8 94       	cli
    187e:	de bf       	out	0x3e, r29	; 62
    1880:	0f be       	out	0x3f, r0	; 63
    1882:	cd bf       	out	0x3d, r28	; 61
    1884:	cf 91       	pop	r28
    1886:	df 91       	pop	r29
    1888:	08 95       	ret

0000188a <CLCD_voidClearScreen>:

//=======================================================================================================

void CLCD_voidClearScreen(void)
{
    188a:	df 93       	push	r29
    188c:	cf 93       	push	r28
    188e:	cd b7       	in	r28, 0x3d	; 61
    1890:	de b7       	in	r29, 0x3e	; 62
    1892:	2e 97       	sbiw	r28, 0x0e	; 14
    1894:	0f b6       	in	r0, 0x3f	; 63
    1896:	f8 94       	cli
    1898:	de bf       	out	0x3e, r29	; 62
    189a:	0f be       	out	0x3f, r0	; 63
    189c:	cd bf       	out	0x3d, r28	; 61
	CLCD_voidSendCommand(0x01);
    189e:	81 e0       	ldi	r24, 0x01	; 1
    18a0:	0e 94 b1 08 	call	0x1162	; 0x1162 <CLCD_voidSendCommand>
    18a4:	80 e0       	ldi	r24, 0x00	; 0
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	a0 e2       	ldi	r26, 0x20	; 32
    18aa:	b1 e4       	ldi	r27, 0x41	; 65
    18ac:	8b 87       	std	Y+11, r24	; 0x0b
    18ae:	9c 87       	std	Y+12, r25	; 0x0c
    18b0:	ad 87       	std	Y+13, r26	; 0x0d
    18b2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    18b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    18b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    18ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    18bc:	20 e0       	ldi	r18, 0x00	; 0
    18be:	30 e0       	ldi	r19, 0x00	; 0
    18c0:	4a ef       	ldi	r20, 0xFA	; 250
    18c2:	54 e4       	ldi	r21, 0x44	; 68
    18c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18c8:	dc 01       	movw	r26, r24
    18ca:	cb 01       	movw	r24, r22
    18cc:	8f 83       	std	Y+7, r24	; 0x07
    18ce:	98 87       	std	Y+8, r25	; 0x08
    18d0:	a9 87       	std	Y+9, r26	; 0x09
    18d2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18d4:	6f 81       	ldd	r22, Y+7	; 0x07
    18d6:	78 85       	ldd	r23, Y+8	; 0x08
    18d8:	89 85       	ldd	r24, Y+9	; 0x09
    18da:	9a 85       	ldd	r25, Y+10	; 0x0a
    18dc:	20 e0       	ldi	r18, 0x00	; 0
    18de:	30 e0       	ldi	r19, 0x00	; 0
    18e0:	40 e8       	ldi	r20, 0x80	; 128
    18e2:	5f e3       	ldi	r21, 0x3F	; 63
    18e4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18e8:	88 23       	and	r24, r24
    18ea:	2c f4       	brge	.+10     	; 0x18f6 <CLCD_voidClearScreen+0x6c>
		__ticks = 1;
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	9e 83       	std	Y+6, r25	; 0x06
    18f2:	8d 83       	std	Y+5, r24	; 0x05
    18f4:	3f c0       	rjmp	.+126    	; 0x1974 <CLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    18f6:	6f 81       	ldd	r22, Y+7	; 0x07
    18f8:	78 85       	ldd	r23, Y+8	; 0x08
    18fa:	89 85       	ldd	r24, Y+9	; 0x09
    18fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    18fe:	20 e0       	ldi	r18, 0x00	; 0
    1900:	3f ef       	ldi	r19, 0xFF	; 255
    1902:	4f e7       	ldi	r20, 0x7F	; 127
    1904:	57 e4       	ldi	r21, 0x47	; 71
    1906:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    190a:	18 16       	cp	r1, r24
    190c:	4c f5       	brge	.+82     	; 0x1960 <CLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    190e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1910:	7c 85       	ldd	r23, Y+12	; 0x0c
    1912:	8d 85       	ldd	r24, Y+13	; 0x0d
    1914:	9e 85       	ldd	r25, Y+14	; 0x0e
    1916:	20 e0       	ldi	r18, 0x00	; 0
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	40 e2       	ldi	r20, 0x20	; 32
    191c:	51 e4       	ldi	r21, 0x41	; 65
    191e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1922:	dc 01       	movw	r26, r24
    1924:	cb 01       	movw	r24, r22
    1926:	bc 01       	movw	r22, r24
    1928:	cd 01       	movw	r24, r26
    192a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    192e:	dc 01       	movw	r26, r24
    1930:	cb 01       	movw	r24, r22
    1932:	9e 83       	std	Y+6, r25	; 0x06
    1934:	8d 83       	std	Y+5, r24	; 0x05
    1936:	0f c0       	rjmp	.+30     	; 0x1956 <CLCD_voidClearScreen+0xcc>
    1938:	88 ec       	ldi	r24, 0xC8	; 200
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	9c 83       	std	Y+4, r25	; 0x04
    193e:	8b 83       	std	Y+3, r24	; 0x03
    1940:	8b 81       	ldd	r24, Y+3	; 0x03
    1942:	9c 81       	ldd	r25, Y+4	; 0x04
    1944:	01 97       	sbiw	r24, 0x01	; 1
    1946:	f1 f7       	brne	.-4      	; 0x1944 <CLCD_voidClearScreen+0xba>
    1948:	9c 83       	std	Y+4, r25	; 0x04
    194a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    194c:	8d 81       	ldd	r24, Y+5	; 0x05
    194e:	9e 81       	ldd	r25, Y+6	; 0x06
    1950:	01 97       	sbiw	r24, 0x01	; 1
    1952:	9e 83       	std	Y+6, r25	; 0x06
    1954:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1956:	8d 81       	ldd	r24, Y+5	; 0x05
    1958:	9e 81       	ldd	r25, Y+6	; 0x06
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	69 f7       	brne	.-38     	; 0x1938 <CLCD_voidClearScreen+0xae>
    195e:	14 c0       	rjmp	.+40     	; 0x1988 <CLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1960:	6f 81       	ldd	r22, Y+7	; 0x07
    1962:	78 85       	ldd	r23, Y+8	; 0x08
    1964:	89 85       	ldd	r24, Y+9	; 0x09
    1966:	9a 85       	ldd	r25, Y+10	; 0x0a
    1968:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    196c:	dc 01       	movw	r26, r24
    196e:	cb 01       	movw	r24, r22
    1970:	9e 83       	std	Y+6, r25	; 0x06
    1972:	8d 83       	std	Y+5, r24	; 0x05
    1974:	8d 81       	ldd	r24, Y+5	; 0x05
    1976:	9e 81       	ldd	r25, Y+6	; 0x06
    1978:	9a 83       	std	Y+2, r25	; 0x02
    197a:	89 83       	std	Y+1, r24	; 0x01
    197c:	89 81       	ldd	r24, Y+1	; 0x01
    197e:	9a 81       	ldd	r25, Y+2	; 0x02
    1980:	01 97       	sbiw	r24, 0x01	; 1
    1982:	f1 f7       	brne	.-4      	; 0x1980 <CLCD_voidClearScreen+0xf6>
    1984:	9a 83       	std	Y+2, r25	; 0x02
    1986:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10); //wait more than 1.53 ms
}
    1988:	2e 96       	adiw	r28, 0x0e	; 14
    198a:	0f b6       	in	r0, 0x3f	; 63
    198c:	f8 94       	cli
    198e:	de bf       	out	0x3e, r29	; 62
    1990:	0f be       	out	0x3f, r0	; 63
    1992:	cd bf       	out	0x3d, r28	; 61
    1994:	cf 91       	pop	r28
    1996:	df 91       	pop	r29
    1998:	08 95       	ret

0000199a <DIO_u8SetPinValue>:
#include "DIO_private.h"
#include "DIO_register.h"


u8 DIO_u8SetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin ,u8 Copy_u8Value)
{
    199a:	df 93       	push	r29
    199c:	cf 93       	push	r28
    199e:	cd b7       	in	r28, 0x3d	; 61
    19a0:	de b7       	in	r29, 0x3e	; 62
    19a2:	28 97       	sbiw	r28, 0x08	; 8
    19a4:	0f b6       	in	r0, 0x3f	; 63
    19a6:	f8 94       	cli
    19a8:	de bf       	out	0x3e, r29	; 62
    19aa:	0f be       	out	0x3f, r0	; 63
    19ac:	cd bf       	out	0x3d, r28	; 61
    19ae:	8a 83       	std	Y+2, r24	; 0x02
    19b0:	6b 83       	std	Y+3, r22	; 0x03
    19b2:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
    19b4:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Pin<=DIO_u8PIN7)
    19b6:	8b 81       	ldd	r24, Y+3	; 0x03
    19b8:	88 30       	cpi	r24, 0x08	; 8
    19ba:	08 f0       	brcs	.+2      	; 0x19be <DIO_u8SetPinValue+0x24>
    19bc:	f4 c0       	rjmp	.+488    	; 0x1ba6 <DIO_u8SetPinValue+0x20c>
	{
		if(Copy_u8Value==DIO_u8PIN_HIGH)
    19be:	8c 81       	ldd	r24, Y+4	; 0x04
    19c0:	81 30       	cpi	r24, 0x01	; 1
    19c2:	09 f0       	breq	.+2      	; 0x19c6 <DIO_u8SetPinValue+0x2c>
    19c4:	72 c0       	rjmp	.+228    	; 0x1aaa <DIO_u8SetPinValue+0x110>
		{
			switch(Copy_u8Port)
    19c6:	8a 81       	ldd	r24, Y+2	; 0x02
    19c8:	28 2f       	mov	r18, r24
    19ca:	30 e0       	ldi	r19, 0x00	; 0
    19cc:	38 87       	std	Y+8, r19	; 0x08
    19ce:	2f 83       	std	Y+7, r18	; 0x07
    19d0:	8f 81       	ldd	r24, Y+7	; 0x07
    19d2:	98 85       	ldd	r25, Y+8	; 0x08
    19d4:	81 30       	cpi	r24, 0x01	; 1
    19d6:	91 05       	cpc	r25, r1
    19d8:	49 f1       	breq	.+82     	; 0x1a2c <DIO_u8SetPinValue+0x92>
    19da:	2f 81       	ldd	r18, Y+7	; 0x07
    19dc:	38 85       	ldd	r19, Y+8	; 0x08
    19de:	22 30       	cpi	r18, 0x02	; 2
    19e0:	31 05       	cpc	r19, r1
    19e2:	2c f4       	brge	.+10     	; 0x19ee <DIO_u8SetPinValue+0x54>
    19e4:	8f 81       	ldd	r24, Y+7	; 0x07
    19e6:	98 85       	ldd	r25, Y+8	; 0x08
    19e8:	00 97       	sbiw	r24, 0x00	; 0
    19ea:	61 f0       	breq	.+24     	; 0x1a04 <DIO_u8SetPinValue+0x6a>
    19ec:	5b c0       	rjmp	.+182    	; 0x1aa4 <DIO_u8SetPinValue+0x10a>
    19ee:	2f 81       	ldd	r18, Y+7	; 0x07
    19f0:	38 85       	ldd	r19, Y+8	; 0x08
    19f2:	22 30       	cpi	r18, 0x02	; 2
    19f4:	31 05       	cpc	r19, r1
    19f6:	71 f1       	breq	.+92     	; 0x1a54 <DIO_u8SetPinValue+0xba>
    19f8:	8f 81       	ldd	r24, Y+7	; 0x07
    19fa:	98 85       	ldd	r25, Y+8	; 0x08
    19fc:	83 30       	cpi	r24, 0x03	; 3
    19fe:	91 05       	cpc	r25, r1
    1a00:	e9 f1       	breq	.+122    	; 0x1a7c <DIO_u8SetPinValue+0xe2>
    1a02:	50 c0       	rjmp	.+160    	; 0x1aa4 <DIO_u8SetPinValue+0x10a>
			{
				case DIO_u8PORTA : SET_BIT(PORTA, Copy_u8Pin); break;
    1a04:	ab e3       	ldi	r26, 0x3B	; 59
    1a06:	b0 e0       	ldi	r27, 0x00	; 0
    1a08:	eb e3       	ldi	r30, 0x3B	; 59
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	48 2f       	mov	r20, r24
    1a10:	8b 81       	ldd	r24, Y+3	; 0x03
    1a12:	28 2f       	mov	r18, r24
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	02 2e       	mov	r0, r18
    1a1c:	02 c0       	rjmp	.+4      	; 0x1a22 <DIO_u8SetPinValue+0x88>
    1a1e:	88 0f       	add	r24, r24
    1a20:	99 1f       	adc	r25, r25
    1a22:	0a 94       	dec	r0
    1a24:	e2 f7       	brpl	.-8      	; 0x1a1e <DIO_u8SetPinValue+0x84>
    1a26:	84 2b       	or	r24, r20
    1a28:	8c 93       	st	X, r24
    1a2a:	bf c0       	rjmp	.+382    	; 0x1baa <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTB : SET_BIT(PORTB, Copy_u8Pin); break;
    1a2c:	a8 e3       	ldi	r26, 0x38	; 56
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e8 e3       	ldi	r30, 0x38	; 56
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	48 2f       	mov	r20, r24
    1a38:	8b 81       	ldd	r24, Y+3	; 0x03
    1a3a:	28 2f       	mov	r18, r24
    1a3c:	30 e0       	ldi	r19, 0x00	; 0
    1a3e:	81 e0       	ldi	r24, 0x01	; 1
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	02 2e       	mov	r0, r18
    1a44:	02 c0       	rjmp	.+4      	; 0x1a4a <DIO_u8SetPinValue+0xb0>
    1a46:	88 0f       	add	r24, r24
    1a48:	99 1f       	adc	r25, r25
    1a4a:	0a 94       	dec	r0
    1a4c:	e2 f7       	brpl	.-8      	; 0x1a46 <DIO_u8SetPinValue+0xac>
    1a4e:	84 2b       	or	r24, r20
    1a50:	8c 93       	st	X, r24
    1a52:	ab c0       	rjmp	.+342    	; 0x1baa <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTC : SET_BIT(PORTC, Copy_u8Pin); break;
    1a54:	a5 e3       	ldi	r26, 0x35	; 53
    1a56:	b0 e0       	ldi	r27, 0x00	; 0
    1a58:	e5 e3       	ldi	r30, 0x35	; 53
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	80 81       	ld	r24, Z
    1a5e:	48 2f       	mov	r20, r24
    1a60:	8b 81       	ldd	r24, Y+3	; 0x03
    1a62:	28 2f       	mov	r18, r24
    1a64:	30 e0       	ldi	r19, 0x00	; 0
    1a66:	81 e0       	ldi	r24, 0x01	; 1
    1a68:	90 e0       	ldi	r25, 0x00	; 0
    1a6a:	02 2e       	mov	r0, r18
    1a6c:	02 c0       	rjmp	.+4      	; 0x1a72 <DIO_u8SetPinValue+0xd8>
    1a6e:	88 0f       	add	r24, r24
    1a70:	99 1f       	adc	r25, r25
    1a72:	0a 94       	dec	r0
    1a74:	e2 f7       	brpl	.-8      	; 0x1a6e <DIO_u8SetPinValue+0xd4>
    1a76:	84 2b       	or	r24, r20
    1a78:	8c 93       	st	X, r24
    1a7a:	97 c0       	rjmp	.+302    	; 0x1baa <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTD : SET_BIT(PORTD, Copy_u8Pin); break;
    1a7c:	a2 e3       	ldi	r26, 0x32	; 50
    1a7e:	b0 e0       	ldi	r27, 0x00	; 0
    1a80:	e2 e3       	ldi	r30, 0x32	; 50
    1a82:	f0 e0       	ldi	r31, 0x00	; 0
    1a84:	80 81       	ld	r24, Z
    1a86:	48 2f       	mov	r20, r24
    1a88:	8b 81       	ldd	r24, Y+3	; 0x03
    1a8a:	28 2f       	mov	r18, r24
    1a8c:	30 e0       	ldi	r19, 0x00	; 0
    1a8e:	81 e0       	ldi	r24, 0x01	; 1
    1a90:	90 e0       	ldi	r25, 0x00	; 0
    1a92:	02 2e       	mov	r0, r18
    1a94:	02 c0       	rjmp	.+4      	; 0x1a9a <DIO_u8SetPinValue+0x100>
    1a96:	88 0f       	add	r24, r24
    1a98:	99 1f       	adc	r25, r25
    1a9a:	0a 94       	dec	r0
    1a9c:	e2 f7       	brpl	.-8      	; 0x1a96 <DIO_u8SetPinValue+0xfc>
    1a9e:	84 2b       	or	r24, r20
    1aa0:	8c 93       	st	X, r24
    1aa2:	83 c0       	rjmp	.+262    	; 0x1baa <DIO_u8SetPinValue+0x210>
				default : Local_u8ErrorState=1;
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	89 83       	std	Y+1, r24	; 0x01
    1aa8:	80 c0       	rjmp	.+256    	; 0x1baa <DIO_u8SetPinValue+0x210>

			}
		}

		else if(Copy_u8Value==DIO_u8PIN_LOW)
    1aaa:	8c 81       	ldd	r24, Y+4	; 0x04
    1aac:	88 23       	and	r24, r24
    1aae:	09 f0       	breq	.+2      	; 0x1ab2 <DIO_u8SetPinValue+0x118>
    1ab0:	77 c0       	rjmp	.+238    	; 0x1ba0 <DIO_u8SetPinValue+0x206>
		{
			switch(Copy_u8Port)
    1ab2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab4:	28 2f       	mov	r18, r24
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	3e 83       	std	Y+6, r19	; 0x06
    1aba:	2d 83       	std	Y+5, r18	; 0x05
    1abc:	8d 81       	ldd	r24, Y+5	; 0x05
    1abe:	9e 81       	ldd	r25, Y+6	; 0x06
    1ac0:	81 30       	cpi	r24, 0x01	; 1
    1ac2:	91 05       	cpc	r25, r1
    1ac4:	59 f1       	breq	.+86     	; 0x1b1c <DIO_u8SetPinValue+0x182>
    1ac6:	2d 81       	ldd	r18, Y+5	; 0x05
    1ac8:	3e 81       	ldd	r19, Y+6	; 0x06
    1aca:	22 30       	cpi	r18, 0x02	; 2
    1acc:	31 05       	cpc	r19, r1
    1ace:	2c f4       	brge	.+10     	; 0x1ada <DIO_u8SetPinValue+0x140>
    1ad0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ad2:	9e 81       	ldd	r25, Y+6	; 0x06
    1ad4:	00 97       	sbiw	r24, 0x00	; 0
    1ad6:	69 f0       	breq	.+26     	; 0x1af2 <DIO_u8SetPinValue+0x158>
    1ad8:	60 c0       	rjmp	.+192    	; 0x1b9a <DIO_u8SetPinValue+0x200>
    1ada:	2d 81       	ldd	r18, Y+5	; 0x05
    1adc:	3e 81       	ldd	r19, Y+6	; 0x06
    1ade:	22 30       	cpi	r18, 0x02	; 2
    1ae0:	31 05       	cpc	r19, r1
    1ae2:	89 f1       	breq	.+98     	; 0x1b46 <DIO_u8SetPinValue+0x1ac>
    1ae4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ae6:	9e 81       	ldd	r25, Y+6	; 0x06
    1ae8:	83 30       	cpi	r24, 0x03	; 3
    1aea:	91 05       	cpc	r25, r1
    1aec:	09 f4       	brne	.+2      	; 0x1af0 <DIO_u8SetPinValue+0x156>
    1aee:	40 c0       	rjmp	.+128    	; 0x1b70 <DIO_u8SetPinValue+0x1d6>
    1af0:	54 c0       	rjmp	.+168    	; 0x1b9a <DIO_u8SetPinValue+0x200>
			{
				case DIO_u8PORTA : CLR_BIT(PORTA, Copy_u8Pin); break;
    1af2:	ab e3       	ldi	r26, 0x3B	; 59
    1af4:	b0 e0       	ldi	r27, 0x00	; 0
    1af6:	eb e3       	ldi	r30, 0x3B	; 59
    1af8:	f0 e0       	ldi	r31, 0x00	; 0
    1afa:	80 81       	ld	r24, Z
    1afc:	48 2f       	mov	r20, r24
    1afe:	8b 81       	ldd	r24, Y+3	; 0x03
    1b00:	28 2f       	mov	r18, r24
    1b02:	30 e0       	ldi	r19, 0x00	; 0
    1b04:	81 e0       	ldi	r24, 0x01	; 1
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	02 2e       	mov	r0, r18
    1b0a:	02 c0       	rjmp	.+4      	; 0x1b10 <DIO_u8SetPinValue+0x176>
    1b0c:	88 0f       	add	r24, r24
    1b0e:	99 1f       	adc	r25, r25
    1b10:	0a 94       	dec	r0
    1b12:	e2 f7       	brpl	.-8      	; 0x1b0c <DIO_u8SetPinValue+0x172>
    1b14:	80 95       	com	r24
    1b16:	84 23       	and	r24, r20
    1b18:	8c 93       	st	X, r24
    1b1a:	47 c0       	rjmp	.+142    	; 0x1baa <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTB : CLR_BIT(PORTB, Copy_u8Pin); break;
    1b1c:	a8 e3       	ldi	r26, 0x38	; 56
    1b1e:	b0 e0       	ldi	r27, 0x00	; 0
    1b20:	e8 e3       	ldi	r30, 0x38	; 56
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	80 81       	ld	r24, Z
    1b26:	48 2f       	mov	r20, r24
    1b28:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2a:	28 2f       	mov	r18, r24
    1b2c:	30 e0       	ldi	r19, 0x00	; 0
    1b2e:	81 e0       	ldi	r24, 0x01	; 1
    1b30:	90 e0       	ldi	r25, 0x00	; 0
    1b32:	02 2e       	mov	r0, r18
    1b34:	02 c0       	rjmp	.+4      	; 0x1b3a <DIO_u8SetPinValue+0x1a0>
    1b36:	88 0f       	add	r24, r24
    1b38:	99 1f       	adc	r25, r25
    1b3a:	0a 94       	dec	r0
    1b3c:	e2 f7       	brpl	.-8      	; 0x1b36 <DIO_u8SetPinValue+0x19c>
    1b3e:	80 95       	com	r24
    1b40:	84 23       	and	r24, r20
    1b42:	8c 93       	st	X, r24
    1b44:	32 c0       	rjmp	.+100    	; 0x1baa <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTC : CLR_BIT(PORTC, Copy_u8Pin); break;
    1b46:	a5 e3       	ldi	r26, 0x35	; 53
    1b48:	b0 e0       	ldi	r27, 0x00	; 0
    1b4a:	e5 e3       	ldi	r30, 0x35	; 53
    1b4c:	f0 e0       	ldi	r31, 0x00	; 0
    1b4e:	80 81       	ld	r24, Z
    1b50:	48 2f       	mov	r20, r24
    1b52:	8b 81       	ldd	r24, Y+3	; 0x03
    1b54:	28 2f       	mov	r18, r24
    1b56:	30 e0       	ldi	r19, 0x00	; 0
    1b58:	81 e0       	ldi	r24, 0x01	; 1
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	02 2e       	mov	r0, r18
    1b5e:	02 c0       	rjmp	.+4      	; 0x1b64 <DIO_u8SetPinValue+0x1ca>
    1b60:	88 0f       	add	r24, r24
    1b62:	99 1f       	adc	r25, r25
    1b64:	0a 94       	dec	r0
    1b66:	e2 f7       	brpl	.-8      	; 0x1b60 <DIO_u8SetPinValue+0x1c6>
    1b68:	80 95       	com	r24
    1b6a:	84 23       	and	r24, r20
    1b6c:	8c 93       	st	X, r24
    1b6e:	1d c0       	rjmp	.+58     	; 0x1baa <DIO_u8SetPinValue+0x210>
				case DIO_u8PORTD : CLR_BIT(PORTD, Copy_u8Pin); break;
    1b70:	a2 e3       	ldi	r26, 0x32	; 50
    1b72:	b0 e0       	ldi	r27, 0x00	; 0
    1b74:	e2 e3       	ldi	r30, 0x32	; 50
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	80 81       	ld	r24, Z
    1b7a:	48 2f       	mov	r20, r24
    1b7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7e:	28 2f       	mov	r18, r24
    1b80:	30 e0       	ldi	r19, 0x00	; 0
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	02 2e       	mov	r0, r18
    1b88:	02 c0       	rjmp	.+4      	; 0x1b8e <DIO_u8SetPinValue+0x1f4>
    1b8a:	88 0f       	add	r24, r24
    1b8c:	99 1f       	adc	r25, r25
    1b8e:	0a 94       	dec	r0
    1b90:	e2 f7       	brpl	.-8      	; 0x1b8a <DIO_u8SetPinValue+0x1f0>
    1b92:	80 95       	com	r24
    1b94:	84 23       	and	r24, r20
    1b96:	8c 93       	st	X, r24
    1b98:	08 c0       	rjmp	.+16     	; 0x1baa <DIO_u8SetPinValue+0x210>
				default : Local_u8ErrorState=1;
    1b9a:	81 e0       	ldi	r24, 0x01	; 1
    1b9c:	89 83       	std	Y+1, r24	; 0x01
    1b9e:	05 c0       	rjmp	.+10     	; 0x1baa <DIO_u8SetPinValue+0x210>
			}
		}

		else
		{
			Local_u8ErrorState=1;
    1ba0:	81 e0       	ldi	r24, 0x01	; 1
    1ba2:	89 83       	std	Y+1, r24	; 0x01
    1ba4:	02 c0       	rjmp	.+4      	; 0x1baa <DIO_u8SetPinValue+0x210>
		}
	}
	else
	{
		Local_u8ErrorState=1;
    1ba6:	81 e0       	ldi	r24, 0x01	; 1
    1ba8:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1baa:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bac:	28 96       	adiw	r28, 0x08	; 8
    1bae:	0f b6       	in	r0, 0x3f	; 63
    1bb0:	f8 94       	cli
    1bb2:	de bf       	out	0x3e, r29	; 62
    1bb4:	0f be       	out	0x3f, r0	; 63
    1bb6:	cd bf       	out	0x3d, r28	; 61
    1bb8:	cf 91       	pop	r28
    1bba:	df 91       	pop	r29
    1bbc:	08 95       	ret

00001bbe <DIO_u8SetPortValue>:




u8 DIO_u8SetPortValue(u8 Copy_u8Port, u8 Copy_u8Value)
{
    1bbe:	df 93       	push	r29
    1bc0:	cf 93       	push	r28
    1bc2:	00 d0       	rcall	.+0      	; 0x1bc4 <DIO_u8SetPortValue+0x6>
    1bc4:	00 d0       	rcall	.+0      	; 0x1bc6 <DIO_u8SetPortValue+0x8>
    1bc6:	0f 92       	push	r0
    1bc8:	cd b7       	in	r28, 0x3d	; 61
    1bca:	de b7       	in	r29, 0x3e	; 62
    1bcc:	8a 83       	std	Y+2, r24	; 0x02
    1bce:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
    1bd0:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
    1bd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd4:	28 2f       	mov	r18, r24
    1bd6:	30 e0       	ldi	r19, 0x00	; 0
    1bd8:	3d 83       	std	Y+5, r19	; 0x05
    1bda:	2c 83       	std	Y+4, r18	; 0x04
    1bdc:	8c 81       	ldd	r24, Y+4	; 0x04
    1bde:	9d 81       	ldd	r25, Y+5	; 0x05
    1be0:	81 30       	cpi	r24, 0x01	; 1
    1be2:	91 05       	cpc	r25, r1
    1be4:	d1 f0       	breq	.+52     	; 0x1c1a <DIO_u8SetPortValue+0x5c>
    1be6:	2c 81       	ldd	r18, Y+4	; 0x04
    1be8:	3d 81       	ldd	r19, Y+5	; 0x05
    1bea:	22 30       	cpi	r18, 0x02	; 2
    1bec:	31 05       	cpc	r19, r1
    1bee:	2c f4       	brge	.+10     	; 0x1bfa <DIO_u8SetPortValue+0x3c>
    1bf0:	8c 81       	ldd	r24, Y+4	; 0x04
    1bf2:	9d 81       	ldd	r25, Y+5	; 0x05
    1bf4:	00 97       	sbiw	r24, 0x00	; 0
    1bf6:	61 f0       	breq	.+24     	; 0x1c10 <DIO_u8SetPortValue+0x52>
    1bf8:	1f c0       	rjmp	.+62     	; 0x1c38 <DIO_u8SetPortValue+0x7a>
    1bfa:	2c 81       	ldd	r18, Y+4	; 0x04
    1bfc:	3d 81       	ldd	r19, Y+5	; 0x05
    1bfe:	22 30       	cpi	r18, 0x02	; 2
    1c00:	31 05       	cpc	r19, r1
    1c02:	81 f0       	breq	.+32     	; 0x1c24 <DIO_u8SetPortValue+0x66>
    1c04:	8c 81       	ldd	r24, Y+4	; 0x04
    1c06:	9d 81       	ldd	r25, Y+5	; 0x05
    1c08:	83 30       	cpi	r24, 0x03	; 3
    1c0a:	91 05       	cpc	r25, r1
    1c0c:	81 f0       	breq	.+32     	; 0x1c2e <DIO_u8SetPortValue+0x70>
    1c0e:	14 c0       	rjmp	.+40     	; 0x1c38 <DIO_u8SetPortValue+0x7a>
	{
		case DIO_u8PORTA : PORTA = Copy_u8Value; break;
    1c10:	eb e3       	ldi	r30, 0x3B	; 59
    1c12:	f0 e0       	ldi	r31, 0x00	; 0
    1c14:	8b 81       	ldd	r24, Y+3	; 0x03
    1c16:	80 83       	st	Z, r24
    1c18:	11 c0       	rjmp	.+34     	; 0x1c3c <DIO_u8SetPortValue+0x7e>
		case DIO_u8PORTB : PORTB = Copy_u8Value; break;
    1c1a:	e8 e3       	ldi	r30, 0x38	; 56
    1c1c:	f0 e0       	ldi	r31, 0x00	; 0
    1c1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c20:	80 83       	st	Z, r24
    1c22:	0c c0       	rjmp	.+24     	; 0x1c3c <DIO_u8SetPortValue+0x7e>
		case DIO_u8PORTC : PORTC = Copy_u8Value; break;
    1c24:	e5 e3       	ldi	r30, 0x35	; 53
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2a:	80 83       	st	Z, r24
    1c2c:	07 c0       	rjmp	.+14     	; 0x1c3c <DIO_u8SetPortValue+0x7e>
		case DIO_u8PORTD : PORTD = Copy_u8Value; break;
    1c2e:	e2 e3       	ldi	r30, 0x32	; 50
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	8b 81       	ldd	r24, Y+3	; 0x03
    1c34:	80 83       	st	Z, r24
    1c36:	02 c0       	rjmp	.+4      	; 0x1c3c <DIO_u8SetPortValue+0x7e>
		default : Local_u8ErrorState=1;
    1c38:	81 e0       	ldi	r24, 0x01	; 1
    1c3a:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1c3c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c3e:	0f 90       	pop	r0
    1c40:	0f 90       	pop	r0
    1c42:	0f 90       	pop	r0
    1c44:	0f 90       	pop	r0
    1c46:	0f 90       	pop	r0
    1c48:	cf 91       	pop	r28
    1c4a:	df 91       	pop	r29
    1c4c:	08 95       	ret

00001c4e <DIO_u8GetPinValue>:


u8 DIO_u8GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8* Copy_pu8Value)
{
    1c4e:	df 93       	push	r29
    1c50:	cf 93       	push	r28
    1c52:	cd b7       	in	r28, 0x3d	; 61
    1c54:	de b7       	in	r29, 0x3e	; 62
    1c56:	27 97       	sbiw	r28, 0x07	; 7
    1c58:	0f b6       	in	r0, 0x3f	; 63
    1c5a:	f8 94       	cli
    1c5c:	de bf       	out	0x3e, r29	; 62
    1c5e:	0f be       	out	0x3f, r0	; 63
    1c60:	cd bf       	out	0x3d, r28	; 61
    1c62:	8a 83       	std	Y+2, r24	; 0x02
    1c64:	6b 83       	std	Y+3, r22	; 0x03
    1c66:	5d 83       	std	Y+5, r21	; 0x05
    1c68:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
    1c6a:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_pu8Value != NULL) && (Copy_u8Pin<=DIO_u8PIN7))
    1c6c:	8c 81       	ldd	r24, Y+4	; 0x04
    1c6e:	9d 81       	ldd	r25, Y+5	; 0x05
    1c70:	00 97       	sbiw	r24, 0x00	; 0
    1c72:	09 f4       	brne	.+2      	; 0x1c76 <DIO_u8GetPinValue+0x28>
    1c74:	78 c0       	rjmp	.+240    	; 0x1d66 <DIO_u8GetPinValue+0x118>
    1c76:	8b 81       	ldd	r24, Y+3	; 0x03
    1c78:	88 30       	cpi	r24, 0x08	; 8
    1c7a:	08 f0       	brcs	.+2      	; 0x1c7e <DIO_u8GetPinValue+0x30>
    1c7c:	74 c0       	rjmp	.+232    	; 0x1d66 <DIO_u8GetPinValue+0x118>
	{
		switch(Copy_u8Port)
    1c7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c80:	28 2f       	mov	r18, r24
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	3f 83       	std	Y+7, r19	; 0x07
    1c86:	2e 83       	std	Y+6, r18	; 0x06
    1c88:	4e 81       	ldd	r20, Y+6	; 0x06
    1c8a:	5f 81       	ldd	r21, Y+7	; 0x07
    1c8c:	41 30       	cpi	r20, 0x01	; 1
    1c8e:	51 05       	cpc	r21, r1
    1c90:	59 f1       	breq	.+86     	; 0x1ce8 <DIO_u8GetPinValue+0x9a>
    1c92:	8e 81       	ldd	r24, Y+6	; 0x06
    1c94:	9f 81       	ldd	r25, Y+7	; 0x07
    1c96:	82 30       	cpi	r24, 0x02	; 2
    1c98:	91 05       	cpc	r25, r1
    1c9a:	34 f4       	brge	.+12     	; 0x1ca8 <DIO_u8GetPinValue+0x5a>
    1c9c:	2e 81       	ldd	r18, Y+6	; 0x06
    1c9e:	3f 81       	ldd	r19, Y+7	; 0x07
    1ca0:	21 15       	cp	r18, r1
    1ca2:	31 05       	cpc	r19, r1
    1ca4:	69 f0       	breq	.+26     	; 0x1cc0 <DIO_u8GetPinValue+0x72>
    1ca6:	5c c0       	rjmp	.+184    	; 0x1d60 <DIO_u8GetPinValue+0x112>
    1ca8:	4e 81       	ldd	r20, Y+6	; 0x06
    1caa:	5f 81       	ldd	r21, Y+7	; 0x07
    1cac:	42 30       	cpi	r20, 0x02	; 2
    1cae:	51 05       	cpc	r21, r1
    1cb0:	79 f1       	breq	.+94     	; 0x1d10 <DIO_u8GetPinValue+0xc2>
    1cb2:	8e 81       	ldd	r24, Y+6	; 0x06
    1cb4:	9f 81       	ldd	r25, Y+7	; 0x07
    1cb6:	83 30       	cpi	r24, 0x03	; 3
    1cb8:	91 05       	cpc	r25, r1
    1cba:	09 f4       	brne	.+2      	; 0x1cbe <DIO_u8GetPinValue+0x70>
    1cbc:	3d c0       	rjmp	.+122    	; 0x1d38 <DIO_u8GetPinValue+0xea>
    1cbe:	50 c0       	rjmp	.+160    	; 0x1d60 <DIO_u8GetPinValue+0x112>
		{
			case DIO_u8PORTA : *Copy_pu8Value = GET_BIT(PINA , Copy_u8Pin); break;
    1cc0:	e9 e3       	ldi	r30, 0x39	; 57
    1cc2:	f0 e0       	ldi	r31, 0x00	; 0
    1cc4:	80 81       	ld	r24, Z
    1cc6:	28 2f       	mov	r18, r24
    1cc8:	30 e0       	ldi	r19, 0x00	; 0
    1cca:	8b 81       	ldd	r24, Y+3	; 0x03
    1ccc:	88 2f       	mov	r24, r24
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	a9 01       	movw	r20, r18
    1cd2:	02 c0       	rjmp	.+4      	; 0x1cd8 <DIO_u8GetPinValue+0x8a>
    1cd4:	55 95       	asr	r21
    1cd6:	47 95       	ror	r20
    1cd8:	8a 95       	dec	r24
    1cda:	e2 f7       	brpl	.-8      	; 0x1cd4 <DIO_u8GetPinValue+0x86>
    1cdc:	ca 01       	movw	r24, r20
    1cde:	81 70       	andi	r24, 0x01	; 1
    1ce0:	ec 81       	ldd	r30, Y+4	; 0x04
    1ce2:	fd 81       	ldd	r31, Y+5	; 0x05
    1ce4:	80 83       	st	Z, r24
    1ce6:	41 c0       	rjmp	.+130    	; 0x1d6a <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTB : *Copy_pu8Value = GET_BIT(PINB , Copy_u8Pin); break;
    1ce8:	e6 e3       	ldi	r30, 0x36	; 54
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	80 81       	ld	r24, Z
    1cee:	28 2f       	mov	r18, r24
    1cf0:	30 e0       	ldi	r19, 0x00	; 0
    1cf2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cf4:	88 2f       	mov	r24, r24
    1cf6:	90 e0       	ldi	r25, 0x00	; 0
    1cf8:	a9 01       	movw	r20, r18
    1cfa:	02 c0       	rjmp	.+4      	; 0x1d00 <DIO_u8GetPinValue+0xb2>
    1cfc:	55 95       	asr	r21
    1cfe:	47 95       	ror	r20
    1d00:	8a 95       	dec	r24
    1d02:	e2 f7       	brpl	.-8      	; 0x1cfc <DIO_u8GetPinValue+0xae>
    1d04:	ca 01       	movw	r24, r20
    1d06:	81 70       	andi	r24, 0x01	; 1
    1d08:	ec 81       	ldd	r30, Y+4	; 0x04
    1d0a:	fd 81       	ldd	r31, Y+5	; 0x05
    1d0c:	80 83       	st	Z, r24
    1d0e:	2d c0       	rjmp	.+90     	; 0x1d6a <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTC : *Copy_pu8Value = GET_BIT(PINC , Copy_u8Pin); break;
    1d10:	e3 e3       	ldi	r30, 0x33	; 51
    1d12:	f0 e0       	ldi	r31, 0x00	; 0
    1d14:	80 81       	ld	r24, Z
    1d16:	28 2f       	mov	r18, r24
    1d18:	30 e0       	ldi	r19, 0x00	; 0
    1d1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d1c:	88 2f       	mov	r24, r24
    1d1e:	90 e0       	ldi	r25, 0x00	; 0
    1d20:	a9 01       	movw	r20, r18
    1d22:	02 c0       	rjmp	.+4      	; 0x1d28 <DIO_u8GetPinValue+0xda>
    1d24:	55 95       	asr	r21
    1d26:	47 95       	ror	r20
    1d28:	8a 95       	dec	r24
    1d2a:	e2 f7       	brpl	.-8      	; 0x1d24 <DIO_u8GetPinValue+0xd6>
    1d2c:	ca 01       	movw	r24, r20
    1d2e:	81 70       	andi	r24, 0x01	; 1
    1d30:	ec 81       	ldd	r30, Y+4	; 0x04
    1d32:	fd 81       	ldd	r31, Y+5	; 0x05
    1d34:	80 83       	st	Z, r24
    1d36:	19 c0       	rjmp	.+50     	; 0x1d6a <DIO_u8GetPinValue+0x11c>
			case DIO_u8PORTD : *Copy_pu8Value = GET_BIT(PIND , Copy_u8Pin); break;
    1d38:	e0 e3       	ldi	r30, 0x30	; 48
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	80 81       	ld	r24, Z
    1d3e:	28 2f       	mov	r18, r24
    1d40:	30 e0       	ldi	r19, 0x00	; 0
    1d42:	8b 81       	ldd	r24, Y+3	; 0x03
    1d44:	88 2f       	mov	r24, r24
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	a9 01       	movw	r20, r18
    1d4a:	02 c0       	rjmp	.+4      	; 0x1d50 <DIO_u8GetPinValue+0x102>
    1d4c:	55 95       	asr	r21
    1d4e:	47 95       	ror	r20
    1d50:	8a 95       	dec	r24
    1d52:	e2 f7       	brpl	.-8      	; 0x1d4c <DIO_u8GetPinValue+0xfe>
    1d54:	ca 01       	movw	r24, r20
    1d56:	81 70       	andi	r24, 0x01	; 1
    1d58:	ec 81       	ldd	r30, Y+4	; 0x04
    1d5a:	fd 81       	ldd	r31, Y+5	; 0x05
    1d5c:	80 83       	st	Z, r24
    1d5e:	05 c0       	rjmp	.+10     	; 0x1d6a <DIO_u8GetPinValue+0x11c>
			default : Local_u8ErrorState=1;
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    1d62:	89 83       	std	Y+1, r24	; 0x01
    1d64:	02 c0       	rjmp	.+4      	; 0x1d6a <DIO_u8GetPinValue+0x11c>
		}
	}
	else
	{
		Local_u8ErrorState=1;
    1d66:	81 e0       	ldi	r24, 0x01	; 1
    1d68:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1d6a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d6c:	27 96       	adiw	r28, 0x07	; 7
    1d6e:	0f b6       	in	r0, 0x3f	; 63
    1d70:	f8 94       	cli
    1d72:	de bf       	out	0x3e, r29	; 62
    1d74:	0f be       	out	0x3f, r0	; 63
    1d76:	cd bf       	out	0x3d, r28	; 61
    1d78:	cf 91       	pop	r28
    1d7a:	df 91       	pop	r29
    1d7c:	08 95       	ret

00001d7e <PORT_voidInIt>:
#include "PORT_private.h"
#include "PORT_interface.h"
#include "PORT_register.h"

void PORT_voidInIt(void)
{
    1d7e:	df 93       	push	r29
    1d80:	cf 93       	push	r28
    1d82:	cd b7       	in	r28, 0x3d	; 61
    1d84:	de b7       	in	r29, 0x3e	; 62
    DDRA = PORTA_DIR;
    1d86:	ea e3       	ldi	r30, 0x3A	; 58
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 ee       	ldi	r24, 0xE0	; 224
    1d8c:	80 83       	st	Z, r24
    DDRB = PORTB_DIR;
    1d8e:	e7 e3       	ldi	r30, 0x37	; 55
    1d90:	f0 e0       	ldi	r31, 0x00	; 0
    1d92:	10 82       	st	Z, r1
    DDRC = PORTC_DIR;
    1d94:	e4 e3       	ldi	r30, 0x34	; 52
    1d96:	f0 e0       	ldi	r31, 0x00	; 0
    1d98:	8f ef       	ldi	r24, 0xFF	; 255
    1d9a:	80 83       	st	Z, r24
    DDRD = PORTD_DIR;
    1d9c:	e1 e3       	ldi	r30, 0x31	; 49
    1d9e:	f0 e0       	ldi	r31, 0x00	; 0
    1da0:	80 e2       	ldi	r24, 0x20	; 32
    1da2:	80 83       	st	Z, r24

    PORTA = PORTA_INITIAL_VALUE;
    1da4:	eb e3       	ldi	r30, 0x3B	; 59
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	10 82       	st	Z, r1
    PORTB = PORTB_INITIAL_VALUE;
    1daa:	e8 e3       	ldi	r30, 0x38	; 56
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	10 82       	st	Z, r1
    PORTC = PORTC_INITIAL_VALUE;
    1db0:	e5 e3       	ldi	r30, 0x35	; 53
    1db2:	f0 e0       	ldi	r31, 0x00	; 0
    1db4:	10 82       	st	Z, r1
    PORTD = PORTD_INITIAL_VALUE;
    1db6:	e2 e3       	ldi	r30, 0x32	; 50
    1db8:	f0 e0       	ldi	r31, 0x00	; 0
    1dba:	10 82       	st	Z, r1
}
    1dbc:	cf 91       	pop	r28
    1dbe:	df 91       	pop	r29
    1dc0:	08 95       	ret

00001dc2 <main>:
#include "TIMER_register.h"
#include "ADC_interface.h"
#include "CLCD_interface.h"
#include <util/delay.h>

void main(void){
    1dc2:	af 92       	push	r10
    1dc4:	bf 92       	push	r11
    1dc6:	cf 92       	push	r12
    1dc8:	df 92       	push	r13
    1dca:	ef 92       	push	r14
    1dcc:	ff 92       	push	r15
    1dce:	0f 93       	push	r16
    1dd0:	1f 93       	push	r17
    1dd2:	df 93       	push	r29
    1dd4:	cf 93       	push	r28
    1dd6:	cd b7       	in	r28, 0x3d	; 61
    1dd8:	de b7       	in	r29, 0x3e	; 62
    1dda:	64 97       	sbiw	r28, 0x14	; 20
    1ddc:	0f b6       	in	r0, 0x3f	; 63
    1dde:	f8 94       	cli
    1de0:	de bf       	out	0x3e, r29	; 62
    1de2:	0f be       	out	0x3f, r0	; 63
    1de4:	cd bf       	out	0x3d, r28	; 61

	PORT_voidInIt();
    1de6:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <PORT_voidInIt>
	ADC_voidInit();
    1dea:	0e 94 a3 05 	call	0xb46	; 0xb46 <ADC_voidInit>
	CLCD_voidInit();
    1dee:	0e 94 35 0a 	call	0x146a	; 0x146a <CLCD_voidInit>

//	intialize timer choose fast pwm channel A
		SET_BIT(TCCR1A ,TCCR1A_COM1A1);
    1df2:	af e4       	ldi	r26, 0x4F	; 79
    1df4:	b0 e0       	ldi	r27, 0x00	; 0
    1df6:	ef e4       	ldi	r30, 0x4F	; 79
    1df8:	f0 e0       	ldi	r31, 0x00	; 0
    1dfa:	80 81       	ld	r24, Z
    1dfc:	80 68       	ori	r24, 0x80	; 128
    1dfe:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A ,TCCR1A_COM1A0);
    1e00:	af e4       	ldi	r26, 0x4F	; 79
    1e02:	b0 e0       	ldi	r27, 0x00	; 0
    1e04:	ef e4       	ldi	r30, 0x4F	; 79
    1e06:	f0 e0       	ldi	r31, 0x00	; 0
    1e08:	80 81       	ld	r24, Z
    1e0a:	8f 7b       	andi	r24, 0xBF	; 191
    1e0c:	8c 93       	st	X, r24

		// mode 14
		CLR_BIT(TCCR1A , TCCR1A_WGM10);
    1e0e:	af e4       	ldi	r26, 0x4F	; 79
    1e10:	b0 e0       	ldi	r27, 0x00	; 0
    1e12:	ef e4       	ldi	r30, 0x4F	; 79
    1e14:	f0 e0       	ldi	r31, 0x00	; 0
    1e16:	80 81       	ld	r24, Z
    1e18:	8e 7f       	andi	r24, 0xFE	; 254
    1e1a:	8c 93       	st	X, r24
		SET_BIT(TCCR1A , TCCR1A_WGM11);
    1e1c:	af e4       	ldi	r26, 0x4F	; 79
    1e1e:	b0 e0       	ldi	r27, 0x00	; 0
    1e20:	ef e4       	ldi	r30, 0x4F	; 79
    1e22:	f0 e0       	ldi	r31, 0x00	; 0
    1e24:	80 81       	ld	r24, Z
    1e26:	82 60       	ori	r24, 0x02	; 2
    1e28:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , TCCR1B_WGM12);
    1e2a:	ae e4       	ldi	r26, 0x4E	; 78
    1e2c:	b0 e0       	ldi	r27, 0x00	; 0
    1e2e:	ee e4       	ldi	r30, 0x4E	; 78
    1e30:	f0 e0       	ldi	r31, 0x00	; 0
    1e32:	80 81       	ld	r24, Z
    1e34:	88 60       	ori	r24, 0x08	; 8
    1e36:	8c 93       	st	X, r24
		SET_BIT(TCCR1B , TCCR1B_WGM13);
    1e38:	ae e4       	ldi	r26, 0x4E	; 78
    1e3a:	b0 e0       	ldi	r27, 0x00	; 0
    1e3c:	ee e4       	ldi	r30, 0x4E	; 78
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	80 61       	ori	r24, 0x10	; 16
    1e44:	8c 93       	st	X, r24

		//prescaller
		TCCR1B &= 0b11111000;
    1e46:	ae e4       	ldi	r26, 0x4E	; 78
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	ee e4       	ldi	r30, 0x4E	; 78
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	80 81       	ld	r24, Z
    1e50:	88 7f       	andi	r24, 0xF8	; 248
    1e52:	8c 93       	st	X, r24
		TCCR1B |= 0b00000010;
    1e54:	ae e4       	ldi	r26, 0x4E	; 78
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	ee e4       	ldi	r30, 0x4E	; 78
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	82 60       	ori	r24, 0x02	; 2
    1e60:	8c 93       	st	X, r24

		// set icr1
		ICR1 = 20000;
    1e62:	e6 e4       	ldi	r30, 0x46	; 70
    1e64:	f0 e0       	ldi	r31, 0x00	; 0
    1e66:	80 e2       	ldi	r24, 0x20	; 32
    1e68:	9e e4       	ldi	r25, 0x4E	; 78
    1e6a:	91 83       	std	Z+1, r25	; 0x01
    1e6c:	80 83       	st	Z, r24
		u16 res;
		while(1)
		{
			ADC_u8GetResultSync(0,&res);
    1e6e:	9e 01       	movw	r18, r28
    1e70:	2d 5e       	subi	r18, 0xED	; 237
    1e72:	3f 4f       	sbci	r19, 0xFF	; 255
    1e74:	80 e0       	ldi	r24, 0x00	; 0
    1e76:	b9 01       	movw	r22, r18
    1e78:	0e 94 33 06 	call	0xc66	; 0xc66 <ADC_u8GetResultSync>
			s32 conv = Map(0 , 1023 ,500 , 2000 , res);
    1e7c:	8b 89       	ldd	r24, Y+19	; 0x13
    1e7e:	9c 89       	ldd	r25, Y+20	; 0x14
    1e80:	cc 01       	movw	r24, r24
    1e82:	a0 e0       	ldi	r26, 0x00	; 0
    1e84:	b0 e0       	ldi	r27, 0x00	; 0
    1e86:	00 d0       	rcall	.+0      	; 0x1e88 <main+0xc6>
    1e88:	00 d0       	rcall	.+0      	; 0x1e8a <main+0xc8>
    1e8a:	ed b7       	in	r30, 0x3d	; 61
    1e8c:	fe b7       	in	r31, 0x3e	; 62
    1e8e:	31 96       	adiw	r30, 0x01	; 1
    1e90:	80 83       	st	Z, r24
    1e92:	91 83       	std	Z+1, r25	; 0x01
    1e94:	a2 83       	std	Z+2, r26	; 0x02
    1e96:	b3 83       	std	Z+3, r27	; 0x03
    1e98:	60 e0       	ldi	r22, 0x00	; 0
    1e9a:	70 e0       	ldi	r23, 0x00	; 0
    1e9c:	80 e0       	ldi	r24, 0x00	; 0
    1e9e:	90 e0       	ldi	r25, 0x00	; 0
    1ea0:	2f ef       	ldi	r18, 0xFF	; 255
    1ea2:	33 e0       	ldi	r19, 0x03	; 3
    1ea4:	40 e0       	ldi	r20, 0x00	; 0
    1ea6:	50 e0       	ldi	r21, 0x00	; 0
    1ea8:	0f 2e       	mov	r0, r31
    1eaa:	f4 ef       	ldi	r31, 0xF4	; 244
    1eac:	ef 2e       	mov	r14, r31
    1eae:	f1 e0       	ldi	r31, 0x01	; 1
    1eb0:	ff 2e       	mov	r15, r31
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	0f 2f       	mov	r16, r31
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	1f 2f       	mov	r17, r31
    1eba:	f0 2d       	mov	r31, r0
    1ebc:	0f 2e       	mov	r0, r31
    1ebe:	f0 ed       	ldi	r31, 0xD0	; 208
    1ec0:	af 2e       	mov	r10, r31
    1ec2:	f7 e0       	ldi	r31, 0x07	; 7
    1ec4:	bf 2e       	mov	r11, r31
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	cf 2e       	mov	r12, r31
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	df 2e       	mov	r13, r31
    1ece:	f0 2d       	mov	r31, r0
    1ed0:	0e 94 40 08 	call	0x1080	; 0x1080 <Map>
    1ed4:	0f 90       	pop	r0
    1ed6:	0f 90       	pop	r0
    1ed8:	0f 90       	pop	r0
    1eda:	0f 90       	pop	r0
    1edc:	dc 01       	movw	r26, r24
    1ede:	cb 01       	movw	r24, r22
    1ee0:	8f 87       	std	Y+15, r24	; 0x0f
    1ee2:	98 8b       	std	Y+16, r25	; 0x10
    1ee4:	a9 8b       	std	Y+17, r26	; 0x11
    1ee6:	ba 8b       	std	Y+18, r27	; 0x12
			OCR1A = conv;
    1ee8:	ea e4       	ldi	r30, 0x4A	; 74
    1eea:	f0 e0       	ldi	r31, 0x00	; 0
    1eec:	8f 85       	ldd	r24, Y+15	; 0x0f
    1eee:	98 89       	ldd	r25, Y+16	; 0x10
    1ef0:	91 83       	std	Z+1, r25	; 0x01
    1ef2:	80 83       	st	Z, r24
			CLCD_voidGoToXY(0,0);
    1ef4:	80 e0       	ldi	r24, 0x00	; 0
    1ef6:	60 e0       	ldi	r22, 0x00	; 0
    1ef8:	0e 94 16 0a 	call	0x142c	; 0x142c <CLCD_voidGoToXY>
			CLCD_voidSendString("OCR1A value=");
    1efc:	80 e6       	ldi	r24, 0x60	; 96
    1efe:	90 e0       	ldi	r25, 0x00	; 0
    1f00:	0e 94 ed 09 	call	0x13da	; 0x13da <CLCD_voidSendString>
			CLCD_voidDisplayNumber(conv);
    1f04:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f06:	98 89       	ldd	r25, Y+16	; 0x10
    1f08:	a9 89       	ldd	r26, Y+17	; 0x11
    1f0a:	ba 89       	ldd	r27, Y+18	; 0x12
    1f0c:	bc 01       	movw	r22, r24
    1f0e:	cd 01       	movw	r24, r26
    1f10:	0e 94 04 0b 	call	0x1608	; 0x1608 <CLCD_voidDisplayNumber>
			CLCD_voidGoToXY(1,0);
    1f14:	81 e0       	ldi	r24, 0x01	; 1
    1f16:	60 e0       	ldi	r22, 0x00	; 0
    1f18:	0e 94 16 0a 	call	0x142c	; 0x142c <CLCD_voidGoToXY>
			CLCD_voidSendString("ADC value=");
    1f1c:	8d e6       	ldi	r24, 0x6D	; 109
    1f1e:	90 e0       	ldi	r25, 0x00	; 0
    1f20:	0e 94 ed 09 	call	0x13da	; 0x13da <CLCD_voidSendString>
			CLCD_voidDisplayNumber(res);
    1f24:	8b 89       	ldd	r24, Y+19	; 0x13
    1f26:	9c 89       	ldd	r25, Y+20	; 0x14
    1f28:	cc 01       	movw	r24, r24
    1f2a:	a0 e0       	ldi	r26, 0x00	; 0
    1f2c:	b0 e0       	ldi	r27, 0x00	; 0
    1f2e:	bc 01       	movw	r22, r24
    1f30:	cd 01       	movw	r24, r26
    1f32:	0e 94 04 0b 	call	0x1608	; 0x1608 <CLCD_voidDisplayNumber>
    1f36:	80 e0       	ldi	r24, 0x00	; 0
    1f38:	90 e0       	ldi	r25, 0x00	; 0
    1f3a:	a6 e1       	ldi	r26, 0x16	; 22
    1f3c:	b3 e4       	ldi	r27, 0x43	; 67
    1f3e:	8b 87       	std	Y+11, r24	; 0x0b
    1f40:	9c 87       	std	Y+12, r25	; 0x0c
    1f42:	ad 87       	std	Y+13, r26	; 0x0d
    1f44:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f46:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f48:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f4a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f4c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f4e:	20 e0       	ldi	r18, 0x00	; 0
    1f50:	30 e0       	ldi	r19, 0x00	; 0
    1f52:	4a ef       	ldi	r20, 0xFA	; 250
    1f54:	54 e4       	ldi	r21, 0x44	; 68
    1f56:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f5a:	dc 01       	movw	r26, r24
    1f5c:	cb 01       	movw	r24, r22
    1f5e:	8f 83       	std	Y+7, r24	; 0x07
    1f60:	98 87       	std	Y+8, r25	; 0x08
    1f62:	a9 87       	std	Y+9, r26	; 0x09
    1f64:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f66:	6f 81       	ldd	r22, Y+7	; 0x07
    1f68:	78 85       	ldd	r23, Y+8	; 0x08
    1f6a:	89 85       	ldd	r24, Y+9	; 0x09
    1f6c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f6e:	20 e0       	ldi	r18, 0x00	; 0
    1f70:	30 e0       	ldi	r19, 0x00	; 0
    1f72:	40 e8       	ldi	r20, 0x80	; 128
    1f74:	5f e3       	ldi	r21, 0x3F	; 63
    1f76:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f7a:	88 23       	and	r24, r24
    1f7c:	2c f4       	brge	.+10     	; 0x1f88 <main+0x1c6>
		__ticks = 1;
    1f7e:	81 e0       	ldi	r24, 0x01	; 1
    1f80:	90 e0       	ldi	r25, 0x00	; 0
    1f82:	9e 83       	std	Y+6, r25	; 0x06
    1f84:	8d 83       	std	Y+5, r24	; 0x05
    1f86:	3f c0       	rjmp	.+126    	; 0x2006 <main+0x244>
	else if (__tmp > 65535)
    1f88:	6f 81       	ldd	r22, Y+7	; 0x07
    1f8a:	78 85       	ldd	r23, Y+8	; 0x08
    1f8c:	89 85       	ldd	r24, Y+9	; 0x09
    1f8e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f90:	20 e0       	ldi	r18, 0x00	; 0
    1f92:	3f ef       	ldi	r19, 0xFF	; 255
    1f94:	4f e7       	ldi	r20, 0x7F	; 127
    1f96:	57 e4       	ldi	r21, 0x47	; 71
    1f98:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f9c:	18 16       	cp	r1, r24
    1f9e:	4c f5       	brge	.+82     	; 0x1ff2 <main+0x230>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fa0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fa2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fa4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fa6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fa8:	20 e0       	ldi	r18, 0x00	; 0
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	40 e2       	ldi	r20, 0x20	; 32
    1fae:	51 e4       	ldi	r21, 0x41	; 65
    1fb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb4:	dc 01       	movw	r26, r24
    1fb6:	cb 01       	movw	r24, r22
    1fb8:	bc 01       	movw	r22, r24
    1fba:	cd 01       	movw	r24, r26
    1fbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fc0:	dc 01       	movw	r26, r24
    1fc2:	cb 01       	movw	r24, r22
    1fc4:	9e 83       	std	Y+6, r25	; 0x06
    1fc6:	8d 83       	std	Y+5, r24	; 0x05
    1fc8:	0f c0       	rjmp	.+30     	; 0x1fe8 <main+0x226>
    1fca:	88 ec       	ldi	r24, 0xC8	; 200
    1fcc:	90 e0       	ldi	r25, 0x00	; 0
    1fce:	9c 83       	std	Y+4, r25	; 0x04
    1fd0:	8b 83       	std	Y+3, r24	; 0x03
    1fd2:	8b 81       	ldd	r24, Y+3	; 0x03
    1fd4:	9c 81       	ldd	r25, Y+4	; 0x04
    1fd6:	01 97       	sbiw	r24, 0x01	; 1
    1fd8:	f1 f7       	brne	.-4      	; 0x1fd6 <main+0x214>
    1fda:	9c 83       	std	Y+4, r25	; 0x04
    1fdc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fde:	8d 81       	ldd	r24, Y+5	; 0x05
    1fe0:	9e 81       	ldd	r25, Y+6	; 0x06
    1fe2:	01 97       	sbiw	r24, 0x01	; 1
    1fe4:	9e 83       	std	Y+6, r25	; 0x06
    1fe6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fe8:	8d 81       	ldd	r24, Y+5	; 0x05
    1fea:	9e 81       	ldd	r25, Y+6	; 0x06
    1fec:	00 97       	sbiw	r24, 0x00	; 0
    1fee:	69 f7       	brne	.-38     	; 0x1fca <main+0x208>
    1ff0:	14 c0       	rjmp	.+40     	; 0x201a <main+0x258>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ff2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ff4:	78 85       	ldd	r23, Y+8	; 0x08
    1ff6:	89 85       	ldd	r24, Y+9	; 0x09
    1ff8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ffa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ffe:	dc 01       	movw	r26, r24
    2000:	cb 01       	movw	r24, r22
    2002:	9e 83       	std	Y+6, r25	; 0x06
    2004:	8d 83       	std	Y+5, r24	; 0x05
    2006:	8d 81       	ldd	r24, Y+5	; 0x05
    2008:	9e 81       	ldd	r25, Y+6	; 0x06
    200a:	9a 83       	std	Y+2, r25	; 0x02
    200c:	89 83       	std	Y+1, r24	; 0x01
    200e:	89 81       	ldd	r24, Y+1	; 0x01
    2010:	9a 81       	ldd	r25, Y+2	; 0x02
    2012:	01 97       	sbiw	r24, 0x01	; 1
    2014:	f1 f7       	brne	.-4      	; 0x2012 <main+0x250>
    2016:	9a 83       	std	Y+2, r25	; 0x02
    2018:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(150);
			CLCD_voidClearScreen();
    201a:	0e 94 45 0c 	call	0x188a	; 0x188a <CLCD_voidClearScreen>
    201e:	27 cf       	rjmp	.-434    	; 0x1e6e <main+0xac>

00002020 <TIMER0_voidInit>:
static void (*TIMERS_pvCallBackFunc[16])(void) = {NULL} ;  /* we have 8 interrupt sources in timer  */


/*******************************************************************************************************************/
void TIMER0_voidInit(void)
{
    2020:	df 93       	push	r29
    2022:	cf 93       	push	r28
    2024:	cd b7       	in	r28, 0x3d	; 61
    2026:	de b7       	in	r29, 0x3e	; 62
	/*Set Configurable Modes*/
		#if TIMER0_WAVEFORM_GENERATION_MODE == TIMER_NORMAL_MODE

			/*Initialize Waveform Generation Mode as Normal Mode*/
			CLR_BIT(TCCR0 , TCCR0_WGM00) ;
    2028:	a3 e5       	ldi	r26, 0x53	; 83
    202a:	b0 e0       	ldi	r27, 0x00	; 0
    202c:	e3 e5       	ldi	r30, 0x53	; 83
    202e:	f0 e0       	ldi	r31, 0x00	; 0
    2030:	80 81       	ld	r24, Z
    2032:	8f 7b       	andi	r24, 0xBF	; 191
    2034:	8c 93       	st	X, r24
			CLR_BIT(TCCR0 , TCCR0_WGM01) ;
    2036:	a3 e5       	ldi	r26, 0x53	; 83
    2038:	b0 e0       	ldi	r27, 0x00	; 0
    203a:	e3 e5       	ldi	r30, 0x53	; 83
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	80 81       	ld	r24, Z
    2040:	87 7f       	andi	r24, 0xF7	; 247
    2042:	8c 93       	st	X, r24

			/*Set the Required Preload Value*/
			TCNT0 = TIMER0_PRELOAD_VAL ;
    2044:	e2 e5       	ldi	r30, 0x52	; 82
    2046:	f0 e0       	ldi	r31, 0x00	; 0
    2048:	80 ec       	ldi	r24, 0xC0	; 192
    204a:	80 83       	st	Z, r24

			/*Timer0 Overflow Interrupt Enable*/
			#if TIMER0_OVERFLOW_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TOIE0) ;
			#elif TIMER0_OVERFLOW_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_TOIE0) ;
    204c:	a9 e5       	ldi	r26, 0x59	; 89
    204e:	b0 e0       	ldi	r27, 0x00	; 0
    2050:	e9 e5       	ldi	r30, 0x59	; 89
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	80 81       	ld	r24, Z
    2056:	81 60       	ori	r24, 0x01	; 1
    2058:	8c 93       	st	X, r24
			#error "Wrong TIMER0_WAVEFORM_GENERATION_MODE Config"

		#endif

	/*Set the Required Prescaler*/
	TCCR0 &= TIMER_PRESCALER_MASK ;
    205a:	a3 e5       	ldi	r26, 0x53	; 83
    205c:	b0 e0       	ldi	r27, 0x00	; 0
    205e:	e3 e5       	ldi	r30, 0x53	; 83
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	80 81       	ld	r24, Z
    2064:	88 7f       	andi	r24, 0xF8	; 248
    2066:	8c 93       	st	X, r24
	TCCR0 |= TIMER0_PRESCALER ;
    2068:	a3 e5       	ldi	r26, 0x53	; 83
    206a:	b0 e0       	ldi	r27, 0x00	; 0
    206c:	e3 e5       	ldi	r30, 0x53	; 83
    206e:	f0 e0       	ldi	r31, 0x00	; 0
    2070:	80 81       	ld	r24, Z
    2072:	82 60       	ori	r24, 0x02	; 2
    2074:	8c 93       	st	X, r24
}
    2076:	cf 91       	pop	r28
    2078:	df 91       	pop	r29
    207a:	08 95       	ret

0000207c <TIMER1_voidInit>:

void TIMER1_voidInit(void)
{
    207c:	df 93       	push	r29
    207e:	cf 93       	push	r28
    2080:	cd b7       	in	r28, 0x3d	; 61
    2082:	de b7       	in	r29, 0x3e	; 62
				SET_BIT(TCCR1A,TCCR1A_WGM10);
				SET_BIT(TCCR1A,TCCR1A_WGM11);
				SET_BIT(TCCR1B,TCCR1B_WGM12);
				SET_BIT(TCCR1B,TCCR1B_WGM13);
			#elif TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
				CLR_BIT(TCCR1A,TCCR1A_WGM10);
    2084:	af e4       	ldi	r26, 0x4F	; 79
    2086:	b0 e0       	ldi	r27, 0x00	; 0
    2088:	ef e4       	ldi	r30, 0x4F	; 79
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	8e 7f       	andi	r24, 0xFE	; 254
    2090:	8c 93       	st	X, r24
				SET_BIT(TCCR1A,TCCR1A_WGM11);
    2092:	af e4       	ldi	r26, 0x4F	; 79
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	ef e4       	ldi	r30, 0x4F	; 79
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	82 60       	ori	r24, 0x02	; 2
    209e:	8c 93       	st	X, r24
				SET_BIT(TCCR1B,TCCR1B_WGM12);
    20a0:	ae e4       	ldi	r26, 0x4E	; 78
    20a2:	b0 e0       	ldi	r27, 0x00	; 0
    20a4:	ee e4       	ldi	r30, 0x4E	; 78
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	88 60       	ori	r24, 0x08	; 8
    20ac:	8c 93       	st	X, r24
				SET_BIT(TCCR1B,TCCR1B_WGM13);
    20ae:	ae e4       	ldi	r26, 0x4E	; 78
    20b0:	b0 e0       	ldi	r27, 0x00	; 0
    20b2:	ee e4       	ldi	r30, 0x4E	; 78
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	80 61       	ori	r24, 0x10	; 16
    20ba:	8c 93       	st	X, r24
			#else
				#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
			#endif

			/*Set the require CTC Values*/
			OCR1A = TIMER1_CTCA_VAL ;
    20bc:	ea e4       	ldi	r30, 0x4A	; 74
    20be:	f0 e0       	ldi	r31, 0x00	; 0
    20c0:	84 ef       	ldi	r24, 0xF4	; 244
    20c2:	91 e0       	ldi	r25, 0x01	; 1
    20c4:	91 83       	std	Z+1, r25	; 0x01
    20c6:	80 83       	st	Z, r24
			OCR1B = TIMER1_CTCB_VAL ;
    20c8:	e8 e4       	ldi	r30, 0x48	; 72
    20ca:	f0 e0       	ldi	r31, 0x00	; 0
    20cc:	11 82       	std	Z+1, r1	; 0x01
    20ce:	10 82       	st	Z, r1

			/*Set ICR1*/
			#if TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
				ICR1 = TIMER1_ICR1_VAL ;
    20d0:	e6 e4       	ldi	r30, 0x46	; 70
    20d2:	f0 e0       	ldi	r31, 0x00	; 0
    20d4:	80 e2       	ldi	r24, 0x20	; 32
    20d6:	9e e4       	ldi	r25, 0x4E	; 78
    20d8:	91 83       	std	Z+1, r25	; 0x01
    20da:	80 83       	st	Z, r24

				#if TIMER1_ICR_EDGE == RISING_EDGE
					SET_BIT(TCCR1B , TCCR1B_ICES1) ;
    20dc:	ae e4       	ldi	r26, 0x4E	; 78
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	ee e4       	ldi	r30, 0x4E	; 78
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	80 64       	ori	r24, 0x40	; 64
    20e8:	8c 93       	st	X, r24
			/*Set OCR1A mode*/
			#if TIMER1_OCR1A_MODE == TIMER_OC_DISCONNECTED
				CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
				CLR_BIT(TCCR1A , TCCR1A_COM1A1) ;
			#elif TIMER1_OCR1A_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
				CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
    20ea:	af e4       	ldi	r26, 0x4F	; 79
    20ec:	b0 e0       	ldi	r27, 0x00	; 0
    20ee:	ef e4       	ldi	r30, 0x4F	; 79
    20f0:	f0 e0       	ldi	r31, 0x00	; 0
    20f2:	80 81       	ld	r24, Z
    20f4:	8f 7b       	andi	r24, 0xBF	; 191
    20f6:	8c 93       	st	X, r24
				SET_BIT(TCCR1A , TCCR1A_COM1A1) ;
    20f8:	af e4       	ldi	r26, 0x4F	; 79
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	ef e4       	ldi	r30, 0x4F	; 79
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	80 68       	ori	r24, 0x80	; 128
    2104:	8c 93       	st	X, r24
			/*Set OCR1B mode*/
			#if TIMER1_OCR1B_MODE == TIMER_OC_DISCONNECTED
				CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
				CLR_BIT(TCCR1A , TCCR1A_COM1B1) ;
			#elif TIMER1_OCR1B_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
				CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
    2106:	af e4       	ldi	r26, 0x4F	; 79
    2108:	b0 e0       	ldi	r27, 0x00	; 0
    210a:	ef e4       	ldi	r30, 0x4F	; 79
    210c:	f0 e0       	ldi	r31, 0x00	; 0
    210e:	80 81       	ld	r24, Z
    2110:	8f 7e       	andi	r24, 0xEF	; 239
    2112:	8c 93       	st	X, r24
				SET_BIT(TCCR1A , TCCR1A_COM1B1) ;
    2114:	af e4       	ldi	r26, 0x4F	; 79
    2116:	b0 e0       	ldi	r27, 0x00	; 0
    2118:	ef e4       	ldi	r30, 0x4F	; 79
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	80 81       	ld	r24, Z
    211e:	80 62       	ori	r24, 0x20	; 32
    2120:	8c 93       	st	X, r24
				#error "Wrong TIMER1_OCR1B_MODE Config"
			#endif

			/*Timer1 PWM Interrupt Enable*/
			#if TIMER1_OVERFLOW_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TOIE1) ;
    2122:	a9 e5       	ldi	r26, 0x59	; 89
    2124:	b0 e0       	ldi	r27, 0x00	; 0
    2126:	e9 e5       	ldi	r30, 0x59	; 89
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	80 81       	ld	r24, Z
    212c:	8b 7f       	andi	r24, 0xFB	; 251
    212e:	8c 93       	st	X, r24
			#else
				#error "Wrong TIMER1_OVERFLOW_INTERRUPT Config"
			#endif

			#if TIMER1_CTCA_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_OCIE1A) ;
    2130:	a9 e5       	ldi	r26, 0x59	; 89
    2132:	b0 e0       	ldi	r27, 0x00	; 0
    2134:	e9 e5       	ldi	r30, 0x59	; 89
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	80 81       	ld	r24, Z
    213a:	8f 7e       	andi	r24, 0xEF	; 239
    213c:	8c 93       	st	X, r24
			#else
				#error "Wrong TIMER1_CTCA_INTERRUPT Config"
			#endif

			#if TIMER1_CTCB_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_OCIE1B) ;
    213e:	a9 e5       	ldi	r26, 0x59	; 89
    2140:	b0 e0       	ldi	r27, 0x00	; 0
    2142:	e9 e5       	ldi	r30, 0x59	; 89
    2144:	f0 e0       	ldi	r31, 0x00	; 0
    2146:	80 81       	ld	r24, Z
    2148:	87 7f       	andi	r24, 0xF7	; 247
    214a:	8c 93       	st	X, r24
			#else
				#error "Wrong TIMER1_CTCB_INTERRUPT Config"
			#endif

			#if TIMER1_ICR_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TICIE1) ;
    214c:	a9 e5       	ldi	r26, 0x59	; 89
    214e:	b0 e0       	ldi	r27, 0x00	; 0
    2150:	e9 e5       	ldi	r30, 0x59	; 89
    2152:	f0 e0       	ldi	r31, 0x00	; 0
    2154:	80 81       	ld	r24, Z
    2156:	8f 7d       	andi	r24, 0xDF	; 223
    2158:	8c 93       	st	X, r24
		#else
			#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
		#endif

	/*Set the Required Prescaler*/
	TCCR1B &= TIMER_PRESCALER_MASK ;
    215a:	ae e4       	ldi	r26, 0x4E	; 78
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	ee e4       	ldi	r30, 0x4E	; 78
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	88 7f       	andi	r24, 0xF8	; 248
    2166:	8c 93       	st	X, r24
	TCCR1B |= TIMER1_PRESCALER ;
    2168:	ae e4       	ldi	r26, 0x4E	; 78
    216a:	b0 e0       	ldi	r27, 0x00	; 0
    216c:	ee e4       	ldi	r30, 0x4E	; 78
    216e:	f0 e0       	ldi	r31, 0x00	; 0
    2170:	80 81       	ld	r24, Z
    2172:	82 60       	ori	r24, 0x02	; 2
    2174:	8c 93       	st	X, r24


}
    2176:	cf 91       	pop	r28
    2178:	df 91       	pop	r29
    217a:	08 95       	ret

0000217c <TIMER2_voidInit>:

void TIMER2_voidInit(void)
{
    217c:	df 93       	push	r29
    217e:	cf 93       	push	r28
    2180:	cd b7       	in	r28, 0x3d	; 61
    2182:	de b7       	in	r29, 0x3e	; 62
			OCR2 = TIMER2_CTC_VAL ;

		#elif TIMER2_WAVEFORM_GENERATION_MODE == TIMER_CTC_MODE

			/*Initialize Waveform Generation Mode as CTC Mode*/
			CLR_BIT(TCCR2 , TCCR2_WGM20) ;
    2184:	a5 e4       	ldi	r26, 0x45	; 69
    2186:	b0 e0       	ldi	r27, 0x00	; 0
    2188:	e5 e4       	ldi	r30, 0x45	; 69
    218a:	f0 e0       	ldi	r31, 0x00	; 0
    218c:	80 81       	ld	r24, Z
    218e:	8f 7b       	andi	r24, 0xBF	; 191
    2190:	8c 93       	st	X, r24
			SET_BIT(TCCR2 , TCCR2_WGM21) ;
    2192:	a5 e4       	ldi	r26, 0x45	; 69
    2194:	b0 e0       	ldi	r27, 0x00	; 0
    2196:	e5 e4       	ldi	r30, 0x45	; 69
    2198:	f0 e0       	ldi	r31, 0x00	; 0
    219a:	80 81       	ld	r24, Z
    219c:	88 60       	ori	r24, 0x08	; 8
    219e:	8c 93       	st	X, r24

			/*Set the Required CTC Value*/
			OCR2 = TIMER2_CTC_VAL ;
    21a0:	e3 e4       	ldi	r30, 0x43	; 67
    21a2:	f0 e0       	ldi	r31, 0x00	; 0
    21a4:	8d e7       	ldi	r24, 0x7D	; 125
    21a6:	80 83       	st	Z, r24

			/*Timer2 Compare Match Interrupt Enable*/
			#if TIMER2_CTC_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_OCIE2) ;
			#elif TIMER2_CTC_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_OCIE2) ;
    21a8:	a9 e5       	ldi	r26, 0x59	; 89
    21aa:	b0 e0       	ldi	r27, 0x00	; 0
    21ac:	e9 e5       	ldi	r30, 0x59	; 89
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	80 81       	ld	r24, Z
    21b2:	80 68       	ori	r24, 0x80	; 128
    21b4:	8c 93       	st	X, r24
			#error "Wrong TIMER2_WAVEFORM_GENERATION_MODE Config"

		#endif

	/*Set the Required Prescaler*/
	TCCR2 &= TIMER_PRESCALER_MASK ;
    21b6:	a5 e4       	ldi	r26, 0x45	; 69
    21b8:	b0 e0       	ldi	r27, 0x00	; 0
    21ba:	e5 e4       	ldi	r30, 0x45	; 69
    21bc:	f0 e0       	ldi	r31, 0x00	; 0
    21be:	80 81       	ld	r24, Z
    21c0:	88 7f       	andi	r24, 0xF8	; 248
    21c2:	8c 93       	st	X, r24
	TCCR2 |= TIMER2_PRESCALER ;
    21c4:	a5 e4       	ldi	r26, 0x45	; 69
    21c6:	b0 e0       	ldi	r27, 0x00	; 0
    21c8:	e5 e4       	ldi	r30, 0x45	; 69
    21ca:	f0 e0       	ldi	r31, 0x00	; 0
    21cc:	80 81       	ld	r24, Z
    21ce:	83 60       	ori	r24, 0x03	; 3
    21d0:	8c 93       	st	X, r24
}
    21d2:	cf 91       	pop	r28
    21d4:	df 91       	pop	r29
    21d6:	08 95       	ret

000021d8 <TIMER0_voidSetPreload>:

/*******************************************************************************************************************/
void TIMER0_voidSetPreload (u8 Copy_u8Preload)
{
    21d8:	df 93       	push	r29
    21da:	cf 93       	push	r28
    21dc:	0f 92       	push	r0
    21de:	cd b7       	in	r28, 0x3d	; 61
    21e0:	de b7       	in	r29, 0x3e	; 62
    21e2:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8Preload ;
    21e4:	e2 e5       	ldi	r30, 0x52	; 82
    21e6:	f0 e0       	ldi	r31, 0x00	; 0
    21e8:	89 81       	ldd	r24, Y+1	; 0x01
    21ea:	80 83       	st	Z, r24
}
    21ec:	0f 90       	pop	r0
    21ee:	cf 91       	pop	r28
    21f0:	df 91       	pop	r29
    21f2:	08 95       	ret

000021f4 <TIMER1_voidSetPreload>:

void TIMER1_voidSetPreload (u16 Copy_u16Preload)
{
    21f4:	df 93       	push	r29
    21f6:	cf 93       	push	r28
    21f8:	00 d0       	rcall	.+0      	; 0x21fa <TIMER1_voidSetPreload+0x6>
    21fa:	cd b7       	in	r28, 0x3d	; 61
    21fc:	de b7       	in	r29, 0x3e	; 62
    21fe:	9a 83       	std	Y+2, r25	; 0x02
    2200:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = Copy_u16Preload ;
    2202:	ec e4       	ldi	r30, 0x4C	; 76
    2204:	f0 e0       	ldi	r31, 0x00	; 0
    2206:	89 81       	ldd	r24, Y+1	; 0x01
    2208:	9a 81       	ldd	r25, Y+2	; 0x02
    220a:	91 83       	std	Z+1, r25	; 0x01
    220c:	80 83       	st	Z, r24
}
    220e:	0f 90       	pop	r0
    2210:	0f 90       	pop	r0
    2212:	cf 91       	pop	r28
    2214:	df 91       	pop	r29
    2216:	08 95       	ret

00002218 <TIMER2_voidSetPreload>:


void TIMER2_voidSetPreload (u8 Copy_u8Preload)
{
    2218:	df 93       	push	r29
    221a:	cf 93       	push	r28
    221c:	0f 92       	push	r0
    221e:	cd b7       	in	r28, 0x3d	; 61
    2220:	de b7       	in	r29, 0x3e	; 62
    2222:	89 83       	std	Y+1, r24	; 0x01
	TCNT2 = Copy_u8Preload ;
    2224:	e4 e4       	ldi	r30, 0x44	; 68
    2226:	f0 e0       	ldi	r31, 0x00	; 0
    2228:	89 81       	ldd	r24, Y+1	; 0x01
    222a:	80 83       	st	Z, r24
}
    222c:	0f 90       	pop	r0
    222e:	cf 91       	pop	r28
    2230:	df 91       	pop	r29
    2232:	08 95       	ret

00002234 <TIMER0_voidSetCTC>:

void TIMER0_voidSetCTC (u8 Copy_u8CTC)
{
    2234:	df 93       	push	r29
    2236:	cf 93       	push	r28
    2238:	0f 92       	push	r0
    223a:	cd b7       	in	r28, 0x3d	; 61
    223c:	de b7       	in	r29, 0x3e	; 62
    223e:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8CTC ;
    2240:	ec e5       	ldi	r30, 0x5C	; 92
    2242:	f0 e0       	ldi	r31, 0x00	; 0
    2244:	89 81       	ldd	r24, Y+1	; 0x01
    2246:	80 83       	st	Z, r24
}
    2248:	0f 90       	pop	r0
    224a:	cf 91       	pop	r28
    224c:	df 91       	pop	r29
    224e:	08 95       	ret

00002250 <TIMER1_voidSetCTCA>:

void TIMER1_voidSetCTCA (u16 Copy_u16CTCA)
{
    2250:	df 93       	push	r29
    2252:	cf 93       	push	r28
    2254:	00 d0       	rcall	.+0      	; 0x2256 <TIMER1_voidSetCTCA+0x6>
    2256:	cd b7       	in	r28, 0x3d	; 61
    2258:	de b7       	in	r29, 0x3e	; 62
    225a:	9a 83       	std	Y+2, r25	; 0x02
    225c:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = Copy_u16CTCA ;
    225e:	ea e4       	ldi	r30, 0x4A	; 74
    2260:	f0 e0       	ldi	r31, 0x00	; 0
    2262:	89 81       	ldd	r24, Y+1	; 0x01
    2264:	9a 81       	ldd	r25, Y+2	; 0x02
    2266:	91 83       	std	Z+1, r25	; 0x01
    2268:	80 83       	st	Z, r24
}
    226a:	0f 90       	pop	r0
    226c:	0f 90       	pop	r0
    226e:	cf 91       	pop	r28
    2270:	df 91       	pop	r29
    2272:	08 95       	ret

00002274 <TIMER1_voidSetCTCB>:

void TIMER1_voidSetCTCB (u16 Copy_u16CTCB)
{
    2274:	df 93       	push	r29
    2276:	cf 93       	push	r28
    2278:	00 d0       	rcall	.+0      	; 0x227a <TIMER1_voidSetCTCB+0x6>
    227a:	cd b7       	in	r28, 0x3d	; 61
    227c:	de b7       	in	r29, 0x3e	; 62
    227e:	9a 83       	std	Y+2, r25	; 0x02
    2280:	89 83       	std	Y+1, r24	; 0x01
	OCR1B = Copy_u16CTCB ;
    2282:	e8 e4       	ldi	r30, 0x48	; 72
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	89 81       	ldd	r24, Y+1	; 0x01
    2288:	9a 81       	ldd	r25, Y+2	; 0x02
    228a:	91 83       	std	Z+1, r25	; 0x01
    228c:	80 83       	st	Z, r24
}
    228e:	0f 90       	pop	r0
    2290:	0f 90       	pop	r0
    2292:	cf 91       	pop	r28
    2294:	df 91       	pop	r29
    2296:	08 95       	ret

00002298 <TIMER2_voidSetCTC>:

void TIMER2_voidSetCTC (u8 Copy_u8CTC)
{
    2298:	df 93       	push	r29
    229a:	cf 93       	push	r28
    229c:	0f 92       	push	r0
    229e:	cd b7       	in	r28, 0x3d	; 61
    22a0:	de b7       	in	r29, 0x3e	; 62
    22a2:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Copy_u8CTC ;
    22a4:	e3 e4       	ldi	r30, 0x43	; 67
    22a6:	f0 e0       	ldi	r31, 0x00	; 0
    22a8:	89 81       	ldd	r24, Y+1	; 0x01
    22aa:	80 83       	st	Z, r24
}
    22ac:	0f 90       	pop	r0
    22ae:	cf 91       	pop	r28
    22b0:	df 91       	pop	r29
    22b2:	08 95       	ret

000022b4 <TIMER1_voidSetICR1>:

void TIMER1_voidSetICR1 (u16 Copy_u16ICR1)
{
    22b4:	df 93       	push	r29
    22b6:	cf 93       	push	r28
    22b8:	00 d0       	rcall	.+0      	; 0x22ba <TIMER1_voidSetICR1+0x6>
    22ba:	cd b7       	in	r28, 0x3d	; 61
    22bc:	de b7       	in	r29, 0x3e	; 62
    22be:	9a 83       	std	Y+2, r25	; 0x02
    22c0:	89 83       	std	Y+1, r24	; 0x01
	ICR1 = Copy_u16ICR1 ;
    22c2:	e6 e4       	ldi	r30, 0x46	; 70
    22c4:	f0 e0       	ldi	r31, 0x00	; 0
    22c6:	89 81       	ldd	r24, Y+1	; 0x01
    22c8:	9a 81       	ldd	r25, Y+2	; 0x02
    22ca:	91 83       	std	Z+1, r25	; 0x01
    22cc:	80 83       	st	Z, r24
}
    22ce:	0f 90       	pop	r0
    22d0:	0f 90       	pop	r0
    22d2:	cf 91       	pop	r28
    22d4:	df 91       	pop	r29
    22d6:	08 95       	ret

000022d8 <TIMER0_u8GetTimerCounterValue>:

u8 TIMER0_u8GetTimerCounterValue (void)
{
    22d8:	df 93       	push	r29
    22da:	cf 93       	push	r28
    22dc:	cd b7       	in	r28, 0x3d	; 61
    22de:	de b7       	in	r29, 0x3e	; 62
	return TCNT0 ;
    22e0:	e2 e5       	ldi	r30, 0x52	; 82
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	80 81       	ld	r24, Z
}
    22e6:	cf 91       	pop	r28
    22e8:	df 91       	pop	r29
    22ea:	08 95       	ret

000022ec <TIMER1_u16GetTimerCounterValue>:

u16 TIMER1_u16GetTimerCounterValue (void)
{
    22ec:	df 93       	push	r29
    22ee:	cf 93       	push	r28
    22f0:	cd b7       	in	r28, 0x3d	; 61
    22f2:	de b7       	in	r29, 0x3e	; 62
	return TCNT1 ;
    22f4:	ec e4       	ldi	r30, 0x4C	; 76
    22f6:	f0 e0       	ldi	r31, 0x00	; 0
    22f8:	80 81       	ld	r24, Z
    22fa:	91 81       	ldd	r25, Z+1	; 0x01
}
    22fc:	cf 91       	pop	r28
    22fe:	df 91       	pop	r29
    2300:	08 95       	ret

00002302 <TIMER2_u8GetTimerCounterValue>:

u8 TIMER2_u8GetTimerCounterValue (void)
{
    2302:	df 93       	push	r29
    2304:	cf 93       	push	r28
    2306:	cd b7       	in	r28, 0x3d	; 61
    2308:	de b7       	in	r29, 0x3e	; 62
	return TCNT2 ;
    230a:	e4 e4       	ldi	r30, 0x44	; 68
    230c:	f0 e0       	ldi	r31, 0x00	; 0
    230e:	80 81       	ld	r24, Z
}
    2310:	cf 91       	pop	r28
    2312:	df 91       	pop	r29
    2314:	08 95       	ret

00002316 <TIMER_voidSetPWM>:

/*******************************************************************************************************************/

void TIMER_voidSetPWM(u16 Copy_u16CompareValue)
{
    2316:	df 93       	push	r29
    2318:	cf 93       	push	r28
    231a:	00 d0       	rcall	.+0      	; 0x231c <TIMER_voidSetPWM+0x6>
    231c:	cd b7       	in	r28, 0x3d	; 61
    231e:	de b7       	in	r29, 0x3e	; 62
    2320:	9a 83       	std	Y+2, r25	; 0x02
    2322:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = Copy_u16CompareValue;
    2324:	ea e4       	ldi	r30, 0x4A	; 74
    2326:	f0 e0       	ldi	r31, 0x00	; 0
    2328:	89 81       	ldd	r24, Y+1	; 0x01
    232a:	9a 81       	ldd	r25, Y+2	; 0x02
    232c:	91 83       	std	Z+1, r25	; 0x01
    232e:	80 83       	st	Z, r24
}
    2330:	0f 90       	pop	r0
    2332:	0f 90       	pop	r0
    2334:	cf 91       	pop	r28
    2336:	df 91       	pop	r29
    2338:	08 95       	ret

0000233a <TIMER_voidICUInitEnable>:
//----------------------------------------------------------------------------------------------------------------------------------------------------
/*
	Hint : This func for initial state of trigger (prebuild)
*/
void TIMER_voidICUInitEnable(void)
{
    233a:	df 93       	push	r29
    233c:	cf 93       	push	r28
    233e:	cd b7       	in	r28, 0x3d	; 61
    2340:	de b7       	in	r29, 0x3e	; 62
	/* Set trigger source as rising edge Initially  */
	#if (TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_RAISING_EDGE)
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    2342:	ae e4       	ldi	r26, 0x4E	; 78
    2344:	b0 e0       	ldi	r27, 0x00	; 0
    2346:	ee e4       	ldi	r30, 0x4E	; 78
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	80 81       	ld	r24, Z
    234c:	80 64       	ori	r24, 0x40	; 64
    234e:	8c 93       	st	X, r24
	#elif(TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_FALLING_EDGE)
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
	#endif
	
	/* Enable Interrupt of ICU */
	SET_BIT(TIMSK,TIMSK_TICIE1);
    2350:	a9 e5       	ldi	r26, 0x59	; 89
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	e9 e5       	ldi	r30, 0x59	; 89
    2356:	f0 e0       	ldi	r31, 0x00	; 0
    2358:	80 81       	ld	r24, Z
    235a:	80 62       	ori	r24, 0x20	; 32
    235c:	8c 93       	st	X, r24
}
    235e:	cf 91       	pop	r28
    2360:	df 91       	pop	r29
    2362:	08 95       	ret

00002364 <TIMER_voidICUSetTriggerEdge>:
	Options :-
	 1- TIMER_u8_ICP_RAISING_EDGE
	 2- TIMER_u8_ICP_FALLING_EDGE
*/
u8 TIMER_voidICUSetTriggerEdge(u8 Copy_u8Edge)
{
    2364:	df 93       	push	r29
    2366:	cf 93       	push	r28
    2368:	00 d0       	rcall	.+0      	; 0x236a <TIMER_voidICUSetTriggerEdge+0x6>
    236a:	cd b7       	in	r28, 0x3d	; 61
    236c:	de b7       	in	r29, 0x3e	; 62
    236e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorStatus = OK ;
    2370:	85 e0       	ldi	r24, 0x05	; 5
    2372:	89 83       	std	Y+1, r24	; 0x01
	
	/* Change The trigger source as Rising edge or Falling edge */
	if (Copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
    2374:	8a 81       	ldd	r24, Y+2	; 0x02
    2376:	81 30       	cpi	r24, 0x01	; 1
    2378:	41 f4       	brne	.+16     	; 0x238a <TIMER_voidICUSetTriggerEdge+0x26>
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    237a:	ae e4       	ldi	r26, 0x4E	; 78
    237c:	b0 e0       	ldi	r27, 0x00	; 0
    237e:	ee e4       	ldi	r30, 0x4E	; 78
    2380:	f0 e0       	ldi	r31, 0x00	; 0
    2382:	80 81       	ld	r24, Z
    2384:	80 64       	ori	r24, 0x40	; 64
    2386:	8c 93       	st	X, r24
    2388:	0d c0       	rjmp	.+26     	; 0x23a4 <TIMER_voidICUSetTriggerEdge+0x40>
	}
	else if(Copy_u8Edge == TIMER_u8_ICP_FALLING_EDGE)
    238a:	8a 81       	ldd	r24, Y+2	; 0x02
    238c:	88 23       	and	r24, r24
    238e:	41 f4       	brne	.+16     	; 0x23a0 <TIMER_voidICUSetTriggerEdge+0x3c>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
    2390:	ae e4       	ldi	r26, 0x4E	; 78
    2392:	b0 e0       	ldi	r27, 0x00	; 0
    2394:	ee e4       	ldi	r30, 0x4E	; 78
    2396:	f0 e0       	ldi	r31, 0x00	; 0
    2398:	80 81       	ld	r24, Z
    239a:	8f 7b       	andi	r24, 0xBF	; 191
    239c:	8c 93       	st	X, r24
    239e:	02 c0       	rjmp	.+4      	; 0x23a4 <TIMER_voidICUSetTriggerEdge+0x40>
	}
	else
	{
		Local_u8ErrorStatus = NOK ;
    23a0:	81 e0       	ldi	r24, 0x01	; 1
    23a2:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorStatus;
    23a4:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    23a6:	0f 90       	pop	r0
    23a8:	0f 90       	pop	r0
    23aa:	cf 91       	pop	r28
    23ac:	df 91       	pop	r29
    23ae:	08 95       	ret

000023b0 <TIMER_voidICUEnableInterrupt>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidICUEnableInterrupt(void)
{
    23b0:	df 93       	push	r29
    23b2:	cf 93       	push	r28
    23b4:	cd b7       	in	r28, 0x3d	; 61
    23b6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TIMSK_TICIE1);
    23b8:	a9 e5       	ldi	r26, 0x59	; 89
    23ba:	b0 e0       	ldi	r27, 0x00	; 0
    23bc:	e9 e5       	ldi	r30, 0x59	; 89
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 81       	ld	r24, Z
    23c2:	80 62       	ori	r24, 0x20	; 32
    23c4:	8c 93       	st	X, r24
}
    23c6:	cf 91       	pop	r28
    23c8:	df 91       	pop	r29
    23ca:	08 95       	ret

000023cc <TIMER_voidICUDisableInterrupt>:


//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidICUDisableInterrupt(void)
{
    23cc:	df 93       	push	r29
    23ce:	cf 93       	push	r28
    23d0:	cd b7       	in	r28, 0x3d	; 61
    23d2:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    23d4:	a9 e5       	ldi	r26, 0x59	; 89
    23d6:	b0 e0       	ldi	r27, 0x00	; 0
    23d8:	e9 e5       	ldi	r30, 0x59	; 89
    23da:	f0 e0       	ldi	r31, 0x00	; 0
    23dc:	80 81       	ld	r24, Z
    23de:	8f 7d       	andi	r24, 0xDF	; 223
    23e0:	8c 93       	st	X, r24
}
    23e2:	cf 91       	pop	r28
    23e4:	df 91       	pop	r29
    23e6:	08 95       	ret

000023e8 <TIMER_u16GetICR>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

u16 TIMER_u16GetICR(void)
{
    23e8:	df 93       	push	r29
    23ea:	cf 93       	push	r28
    23ec:	cd b7       	in	r28, 0x3d	; 61
    23ee:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    23f0:	e6 e4       	ldi	r30, 0x46	; 70
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	80 81       	ld	r24, Z
    23f6:	91 81       	ldd	r25, Z+1	; 0x01
}
    23f8:	cf 91       	pop	r28
    23fa:	df 91       	pop	r29
    23fc:	08 95       	ret

000023fe <TIMER_voidWDTSleep>:
*/

//----------------------------------------------------------------------------------------------------------------------------------------------------
/* Hint : prebuild config  */
void TIMER_voidWDTSleep(void)
{
    23fe:	df 93       	push	r29
    2400:	cf 93       	push	r28
    2402:	cd b7       	in	r28, 0x3d	; 61
    2404:	de b7       	in	r29, 0x3e	; 62
	/* CLear The Prescaler bits  */
	WDTCR &= WDT_PS_MASKING ;
    2406:	a1 e4       	ldi	r26, 0x41	; 65
    2408:	b0 e0       	ldi	r27, 0x00	; 0
    240a:	e1 e4       	ldi	r30, 0x41	; 65
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	80 81       	ld	r24, Z
    2410:	88 7f       	andi	r24, 0xF8	; 248
    2412:	8c 93       	st	X, r24
	/* Set The required prescaller */
	WDTCR |= WDT_PRESCALER ;
    2414:	a1 e4       	ldi	r26, 0x41	; 65
    2416:	b0 e0       	ldi	r27, 0x00	; 0
    2418:	e1 e4       	ldi	r30, 0x41	; 65
    241a:	f0 e0       	ldi	r31, 0x00	; 0
    241c:	80 81       	ld	r24, Z
    241e:	86 60       	ori	r24, 0x06	; 6
    2420:	8c 93       	st	X, r24
}
    2422:	cf 91       	pop	r28
    2424:	df 91       	pop	r29
    2426:	08 95       	ret

00002428 <TIMER_voidWDTEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTEnable (void)
{
    2428:	df 93       	push	r29
    242a:	cf 93       	push	r28
    242c:	cd b7       	in	r28, 0x3d	; 61
    242e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT (WDTCR , WDTCR_WDE);
    2430:	a1 e4       	ldi	r26, 0x41	; 65
    2432:	b0 e0       	ldi	r27, 0x00	; 0
    2434:	e1 e4       	ldi	r30, 0x41	; 65
    2436:	f0 e0       	ldi	r31, 0x00	; 0
    2438:	80 81       	ld	r24, Z
    243a:	88 60       	ori	r24, 0x08	; 8
    243c:	8c 93       	st	X, r24
}
    243e:	cf 91       	pop	r28
    2440:	df 91       	pop	r29
    2442:	08 95       	ret

00002444 <TIMER_voidWDTDisable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTDisable (void)
{
    2444:	df 93       	push	r29
    2446:	cf 93       	push	r28
    2448:	cd b7       	in	r28, 0x3d	; 61
    244a:	de b7       	in	r29, 0x3e	; 62
	/* Set Bit 3&4 at the same CLK cycle  */
	WDTCR |= 0b00011000 ;
    244c:	a1 e4       	ldi	r26, 0x41	; 65
    244e:	b0 e0       	ldi	r27, 0x00	; 0
    2450:	e1 e4       	ldi	r30, 0x41	; 65
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	80 81       	ld	r24, Z
    2456:	88 61       	ori	r24, 0x18	; 24
    2458:	8c 93       	st	X, r24
	/* WDTCR_WDE = 0 */
	/* I don't care for any value in this Reg Cuz I want to Disable */
	WDTCR = 0 ;
    245a:	e1 e4       	ldi	r30, 0x41	; 65
    245c:	f0 e0       	ldi	r31, 0x00	; 0
    245e:	10 82       	st	Z, r1
}
    2460:	cf 91       	pop	r28
    2462:	df 91       	pop	r29
    2464:	08 95       	ret

00002466 <TIMER_u8SetCallBack>:

//----------------------------------------------------------------------------------------------------------------------------------------------------
//----------------------------------------------------------------------------------------------------------------------------------------------------

u8 TIMER_u8SetCallBack(void (*Copy_pvCallBackFunc)(void) , u8 Copy_u8VectorID)
{
    2466:	df 93       	push	r29
    2468:	cf 93       	push	r28
    246a:	00 d0       	rcall	.+0      	; 0x246c <TIMER_u8SetCallBack+0x6>
    246c:	00 d0       	rcall	.+0      	; 0x246e <TIMER_u8SetCallBack+0x8>
    246e:	cd b7       	in	r28, 0x3d	; 61
    2470:	de b7       	in	r29, 0x3e	; 62
    2472:	9b 83       	std	Y+3, r25	; 0x03
    2474:	8a 83       	std	Y+2, r24	; 0x02
    2476:	6c 83       	std	Y+4, r22	; 0x04
	u8 Local_u8ErrorState = OK ;
    2478:	85 e0       	ldi	r24, 0x05	; 5
    247a:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_pvCallBackFunc != NULL)
    247c:	8a 81       	ldd	r24, Y+2	; 0x02
    247e:	9b 81       	ldd	r25, Y+3	; 0x03
    2480:	00 97       	sbiw	r24, 0x00	; 0
    2482:	69 f0       	breq	.+26     	; 0x249e <TIMER_u8SetCallBack+0x38>
	{
		TIMERS_pvCallBackFunc[Copy_u8VectorID] = Copy_pvCallBackFunc ;
    2484:	8c 81       	ldd	r24, Y+4	; 0x04
    2486:	88 2f       	mov	r24, r24
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	88 0f       	add	r24, r24
    248c:	99 1f       	adc	r25, r25
    248e:	fc 01       	movw	r30, r24
    2490:	e6 57       	subi	r30, 0x76	; 118
    2492:	ff 4f       	sbci	r31, 0xFF	; 255
    2494:	8a 81       	ldd	r24, Y+2	; 0x02
    2496:	9b 81       	ldd	r25, Y+3	; 0x03
    2498:	91 83       	std	Z+1, r25	; 0x01
    249a:	80 83       	st	Z, r24
    249c:	02 c0       	rjmp	.+4      	; 0x24a2 <TIMER_u8SetCallBack+0x3c>
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER ;
    249e:	82 e0       	ldi	r24, 0x02	; 2
    24a0:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    24a2:	89 81       	ldd	r24, Y+1	; 0x01
}
    24a4:	0f 90       	pop	r0
    24a6:	0f 90       	pop	r0
    24a8:	0f 90       	pop	r0
    24aa:	0f 90       	pop	r0
    24ac:	cf 91       	pop	r28
    24ae:	df 91       	pop	r29
    24b0:	08 95       	ret

000024b2 <__vector_11>:

/*TIMER0 Normal Mode ISR*/
void __vector_11 (void)		__attribute__((signal)) ;
void __vector_11 (void)
{
    24b2:	1f 92       	push	r1
    24b4:	0f 92       	push	r0
    24b6:	0f b6       	in	r0, 0x3f	; 63
    24b8:	0f 92       	push	r0
    24ba:	11 24       	eor	r1, r1
    24bc:	2f 93       	push	r18
    24be:	3f 93       	push	r19
    24c0:	4f 93       	push	r20
    24c2:	5f 93       	push	r21
    24c4:	6f 93       	push	r22
    24c6:	7f 93       	push	r23
    24c8:	8f 93       	push	r24
    24ca:	9f 93       	push	r25
    24cc:	af 93       	push	r26
    24ce:	bf 93       	push	r27
    24d0:	ef 93       	push	r30
    24d2:	ff 93       	push	r31
    24d4:	df 93       	push	r29
    24d6:	cf 93       	push	r28
    24d8:	cd b7       	in	r28, 0x3d	; 61
    24da:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER0_OVF_VECTOR_ID] != NULL)
    24dc:	80 91 a0 00 	lds	r24, 0x00A0
    24e0:	90 91 a1 00 	lds	r25, 0x00A1
    24e4:	00 97       	sbiw	r24, 0x00	; 0
    24e6:	29 f0       	breq	.+10     	; 0x24f2 <__vector_11+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER0_OVF_VECTOR_ID]() ;
    24e8:	e0 91 a0 00 	lds	r30, 0x00A0
    24ec:	f0 91 a1 00 	lds	r31, 0x00A1
    24f0:	09 95       	icall
	}
}
    24f2:	cf 91       	pop	r28
    24f4:	df 91       	pop	r29
    24f6:	ff 91       	pop	r31
    24f8:	ef 91       	pop	r30
    24fa:	bf 91       	pop	r27
    24fc:	af 91       	pop	r26
    24fe:	9f 91       	pop	r25
    2500:	8f 91       	pop	r24
    2502:	7f 91       	pop	r23
    2504:	6f 91       	pop	r22
    2506:	5f 91       	pop	r21
    2508:	4f 91       	pop	r20
    250a:	3f 91       	pop	r19
    250c:	2f 91       	pop	r18
    250e:	0f 90       	pop	r0
    2510:	0f be       	out	0x3f, r0	; 63
    2512:	0f 90       	pop	r0
    2514:	1f 90       	pop	r1
    2516:	18 95       	reti

00002518 <__vector_10>:

/*TIMER0 CTC Mode ISR*/
void __vector_10 (void)		__attribute__((signal)) ;
void __vector_10 (void)
{
    2518:	1f 92       	push	r1
    251a:	0f 92       	push	r0
    251c:	0f b6       	in	r0, 0x3f	; 63
    251e:	0f 92       	push	r0
    2520:	11 24       	eor	r1, r1
    2522:	2f 93       	push	r18
    2524:	3f 93       	push	r19
    2526:	4f 93       	push	r20
    2528:	5f 93       	push	r21
    252a:	6f 93       	push	r22
    252c:	7f 93       	push	r23
    252e:	8f 93       	push	r24
    2530:	9f 93       	push	r25
    2532:	af 93       	push	r26
    2534:	bf 93       	push	r27
    2536:	ef 93       	push	r30
    2538:	ff 93       	push	r31
    253a:	df 93       	push	r29
    253c:	cf 93       	push	r28
    253e:	cd b7       	in	r28, 0x3d	; 61
    2540:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER0_CTC_VECTOR_ID] != NULL)
    2542:	80 91 9e 00 	lds	r24, 0x009E
    2546:	90 91 9f 00 	lds	r25, 0x009F
    254a:	00 97       	sbiw	r24, 0x00	; 0
    254c:	29 f0       	breq	.+10     	; 0x2558 <__vector_10+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER0_CTC_VECTOR_ID]() ;
    254e:	e0 91 9e 00 	lds	r30, 0x009E
    2552:	f0 91 9f 00 	lds	r31, 0x009F
    2556:	09 95       	icall
	}
}
    2558:	cf 91       	pop	r28
    255a:	df 91       	pop	r29
    255c:	ff 91       	pop	r31
    255e:	ef 91       	pop	r30
    2560:	bf 91       	pop	r27
    2562:	af 91       	pop	r26
    2564:	9f 91       	pop	r25
    2566:	8f 91       	pop	r24
    2568:	7f 91       	pop	r23
    256a:	6f 91       	pop	r22
    256c:	5f 91       	pop	r21
    256e:	4f 91       	pop	r20
    2570:	3f 91       	pop	r19
    2572:	2f 91       	pop	r18
    2574:	0f 90       	pop	r0
    2576:	0f be       	out	0x3f, r0	; 63
    2578:	0f 90       	pop	r0
    257a:	1f 90       	pop	r1
    257c:	18 95       	reti

0000257e <__vector_9>:

/*TIMER1 Normal Mode ISR*/
void __vector_9 (void)		__attribute__((signal)) ;
void __vector_9 (void)
{
    257e:	1f 92       	push	r1
    2580:	0f 92       	push	r0
    2582:	0f b6       	in	r0, 0x3f	; 63
    2584:	0f 92       	push	r0
    2586:	11 24       	eor	r1, r1
    2588:	2f 93       	push	r18
    258a:	3f 93       	push	r19
    258c:	4f 93       	push	r20
    258e:	5f 93       	push	r21
    2590:	6f 93       	push	r22
    2592:	7f 93       	push	r23
    2594:	8f 93       	push	r24
    2596:	9f 93       	push	r25
    2598:	af 93       	push	r26
    259a:	bf 93       	push	r27
    259c:	ef 93       	push	r30
    259e:	ff 93       	push	r31
    25a0:	df 93       	push	r29
    25a2:	cf 93       	push	r28
    25a4:	cd b7       	in	r28, 0x3d	; 61
    25a6:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER1_OVF_VECTOR_ID] != NULL)
    25a8:	80 91 9c 00 	lds	r24, 0x009C
    25ac:	90 91 9d 00 	lds	r25, 0x009D
    25b0:	00 97       	sbiw	r24, 0x00	; 0
    25b2:	29 f0       	breq	.+10     	; 0x25be <__vector_9+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER1_OVF_VECTOR_ID]() ;
    25b4:	e0 91 9c 00 	lds	r30, 0x009C
    25b8:	f0 91 9d 00 	lds	r31, 0x009D
    25bc:	09 95       	icall
	}
}
    25be:	cf 91       	pop	r28
    25c0:	df 91       	pop	r29
    25c2:	ff 91       	pop	r31
    25c4:	ef 91       	pop	r30
    25c6:	bf 91       	pop	r27
    25c8:	af 91       	pop	r26
    25ca:	9f 91       	pop	r25
    25cc:	8f 91       	pop	r24
    25ce:	7f 91       	pop	r23
    25d0:	6f 91       	pop	r22
    25d2:	5f 91       	pop	r21
    25d4:	4f 91       	pop	r20
    25d6:	3f 91       	pop	r19
    25d8:	2f 91       	pop	r18
    25da:	0f 90       	pop	r0
    25dc:	0f be       	out	0x3f, r0	; 63
    25de:	0f 90       	pop	r0
    25e0:	1f 90       	pop	r1
    25e2:	18 95       	reti

000025e4 <__vector_8>:

/*TIMER1 CTCB Mode ISR*/
void __vector_8 (void)		__attribute__((signal)) ;
void __vector_8 (void)
{
    25e4:	1f 92       	push	r1
    25e6:	0f 92       	push	r0
    25e8:	0f b6       	in	r0, 0x3f	; 63
    25ea:	0f 92       	push	r0
    25ec:	11 24       	eor	r1, r1
    25ee:	2f 93       	push	r18
    25f0:	3f 93       	push	r19
    25f2:	4f 93       	push	r20
    25f4:	5f 93       	push	r21
    25f6:	6f 93       	push	r22
    25f8:	7f 93       	push	r23
    25fa:	8f 93       	push	r24
    25fc:	9f 93       	push	r25
    25fe:	af 93       	push	r26
    2600:	bf 93       	push	r27
    2602:	ef 93       	push	r30
    2604:	ff 93       	push	r31
    2606:	df 93       	push	r29
    2608:	cf 93       	push	r28
    260a:	cd b7       	in	r28, 0x3d	; 61
    260c:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER1_CTCB_VECTOR_ID] != NULL)
    260e:	80 91 9a 00 	lds	r24, 0x009A
    2612:	90 91 9b 00 	lds	r25, 0x009B
    2616:	00 97       	sbiw	r24, 0x00	; 0
    2618:	29 f0       	breq	.+10     	; 0x2624 <__vector_8+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER1_CTCB_VECTOR_ID]() ;
    261a:	e0 91 9a 00 	lds	r30, 0x009A
    261e:	f0 91 9b 00 	lds	r31, 0x009B
    2622:	09 95       	icall
	}
}
    2624:	cf 91       	pop	r28
    2626:	df 91       	pop	r29
    2628:	ff 91       	pop	r31
    262a:	ef 91       	pop	r30
    262c:	bf 91       	pop	r27
    262e:	af 91       	pop	r26
    2630:	9f 91       	pop	r25
    2632:	8f 91       	pop	r24
    2634:	7f 91       	pop	r23
    2636:	6f 91       	pop	r22
    2638:	5f 91       	pop	r21
    263a:	4f 91       	pop	r20
    263c:	3f 91       	pop	r19
    263e:	2f 91       	pop	r18
    2640:	0f 90       	pop	r0
    2642:	0f be       	out	0x3f, r0	; 63
    2644:	0f 90       	pop	r0
    2646:	1f 90       	pop	r1
    2648:	18 95       	reti

0000264a <__vector_7>:

/*TIMER1 CTCA Mode ISR*/
void __vector_7 (void)		__attribute__((signal)) ;
void __vector_7 (void)
{
    264a:	1f 92       	push	r1
    264c:	0f 92       	push	r0
    264e:	0f b6       	in	r0, 0x3f	; 63
    2650:	0f 92       	push	r0
    2652:	11 24       	eor	r1, r1
    2654:	2f 93       	push	r18
    2656:	3f 93       	push	r19
    2658:	4f 93       	push	r20
    265a:	5f 93       	push	r21
    265c:	6f 93       	push	r22
    265e:	7f 93       	push	r23
    2660:	8f 93       	push	r24
    2662:	9f 93       	push	r25
    2664:	af 93       	push	r26
    2666:	bf 93       	push	r27
    2668:	ef 93       	push	r30
    266a:	ff 93       	push	r31
    266c:	df 93       	push	r29
    266e:	cf 93       	push	r28
    2670:	cd b7       	in	r28, 0x3d	; 61
    2672:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER1_CTCA_VECTOR_ID] != NULL)
    2674:	80 91 98 00 	lds	r24, 0x0098
    2678:	90 91 99 00 	lds	r25, 0x0099
    267c:	00 97       	sbiw	r24, 0x00	; 0
    267e:	29 f0       	breq	.+10     	; 0x268a <__vector_7+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER1_CTCA_VECTOR_ID]() ;
    2680:	e0 91 98 00 	lds	r30, 0x0098
    2684:	f0 91 99 00 	lds	r31, 0x0099
    2688:	09 95       	icall
	}
}
    268a:	cf 91       	pop	r28
    268c:	df 91       	pop	r29
    268e:	ff 91       	pop	r31
    2690:	ef 91       	pop	r30
    2692:	bf 91       	pop	r27
    2694:	af 91       	pop	r26
    2696:	9f 91       	pop	r25
    2698:	8f 91       	pop	r24
    269a:	7f 91       	pop	r23
    269c:	6f 91       	pop	r22
    269e:	5f 91       	pop	r21
    26a0:	4f 91       	pop	r20
    26a2:	3f 91       	pop	r19
    26a4:	2f 91       	pop	r18
    26a6:	0f 90       	pop	r0
    26a8:	0f be       	out	0x3f, r0	; 63
    26aa:	0f 90       	pop	r0
    26ac:	1f 90       	pop	r1
    26ae:	18 95       	reti

000026b0 <__vector_6>:

/*TIMER1 ICU ISR*/
void __vector_6 (void)		__attribute__((signal)) ;
void __vector_6 (void)
{
    26b0:	1f 92       	push	r1
    26b2:	0f 92       	push	r0
    26b4:	0f b6       	in	r0, 0x3f	; 63
    26b6:	0f 92       	push	r0
    26b8:	11 24       	eor	r1, r1
    26ba:	2f 93       	push	r18
    26bc:	3f 93       	push	r19
    26be:	4f 93       	push	r20
    26c0:	5f 93       	push	r21
    26c2:	6f 93       	push	r22
    26c4:	7f 93       	push	r23
    26c6:	8f 93       	push	r24
    26c8:	9f 93       	push	r25
    26ca:	af 93       	push	r26
    26cc:	bf 93       	push	r27
    26ce:	ef 93       	push	r30
    26d0:	ff 93       	push	r31
    26d2:	df 93       	push	r29
    26d4:	cf 93       	push	r28
    26d6:	cd b7       	in	r28, 0x3d	; 61
    26d8:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER1_ICU_VECTOR_ID] != NULL)
    26da:	80 91 96 00 	lds	r24, 0x0096
    26de:	90 91 97 00 	lds	r25, 0x0097
    26e2:	00 97       	sbiw	r24, 0x00	; 0
    26e4:	29 f0       	breq	.+10     	; 0x26f0 <__vector_6+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER1_ICU_VECTOR_ID]() ;
    26e6:	e0 91 96 00 	lds	r30, 0x0096
    26ea:	f0 91 97 00 	lds	r31, 0x0097
    26ee:	09 95       	icall
	}
}
    26f0:	cf 91       	pop	r28
    26f2:	df 91       	pop	r29
    26f4:	ff 91       	pop	r31
    26f6:	ef 91       	pop	r30
    26f8:	bf 91       	pop	r27
    26fa:	af 91       	pop	r26
    26fc:	9f 91       	pop	r25
    26fe:	8f 91       	pop	r24
    2700:	7f 91       	pop	r23
    2702:	6f 91       	pop	r22
    2704:	5f 91       	pop	r21
    2706:	4f 91       	pop	r20
    2708:	3f 91       	pop	r19
    270a:	2f 91       	pop	r18
    270c:	0f 90       	pop	r0
    270e:	0f be       	out	0x3f, r0	; 63
    2710:	0f 90       	pop	r0
    2712:	1f 90       	pop	r1
    2714:	18 95       	reti

00002716 <__vector_5>:

/*TIMER2 Normal Mode ISR*/
void __vector_5 (void)		__attribute__((signal)) ;
void __vector_5 (void)
{
    2716:	1f 92       	push	r1
    2718:	0f 92       	push	r0
    271a:	0f b6       	in	r0, 0x3f	; 63
    271c:	0f 92       	push	r0
    271e:	11 24       	eor	r1, r1
    2720:	2f 93       	push	r18
    2722:	3f 93       	push	r19
    2724:	4f 93       	push	r20
    2726:	5f 93       	push	r21
    2728:	6f 93       	push	r22
    272a:	7f 93       	push	r23
    272c:	8f 93       	push	r24
    272e:	9f 93       	push	r25
    2730:	af 93       	push	r26
    2732:	bf 93       	push	r27
    2734:	ef 93       	push	r30
    2736:	ff 93       	push	r31
    2738:	df 93       	push	r29
    273a:	cf 93       	push	r28
    273c:	cd b7       	in	r28, 0x3d	; 61
    273e:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER2_OVF_VECTOR_ID] != NULL)
    2740:	80 91 94 00 	lds	r24, 0x0094
    2744:	90 91 95 00 	lds	r25, 0x0095
    2748:	00 97       	sbiw	r24, 0x00	; 0
    274a:	29 f0       	breq	.+10     	; 0x2756 <__vector_5+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER2_OVF_VECTOR_ID]() ;
    274c:	e0 91 94 00 	lds	r30, 0x0094
    2750:	f0 91 95 00 	lds	r31, 0x0095
    2754:	09 95       	icall
	}
}
    2756:	cf 91       	pop	r28
    2758:	df 91       	pop	r29
    275a:	ff 91       	pop	r31
    275c:	ef 91       	pop	r30
    275e:	bf 91       	pop	r27
    2760:	af 91       	pop	r26
    2762:	9f 91       	pop	r25
    2764:	8f 91       	pop	r24
    2766:	7f 91       	pop	r23
    2768:	6f 91       	pop	r22
    276a:	5f 91       	pop	r21
    276c:	4f 91       	pop	r20
    276e:	3f 91       	pop	r19
    2770:	2f 91       	pop	r18
    2772:	0f 90       	pop	r0
    2774:	0f be       	out	0x3f, r0	; 63
    2776:	0f 90       	pop	r0
    2778:	1f 90       	pop	r1
    277a:	18 95       	reti

0000277c <__vector_4>:

/*TIMER2 CTC Mode ISR*/
void __vector_4 (void)		__attribute__((signal)) ;
void __vector_4 (void)
{
    277c:	1f 92       	push	r1
    277e:	0f 92       	push	r0
    2780:	0f b6       	in	r0, 0x3f	; 63
    2782:	0f 92       	push	r0
    2784:	11 24       	eor	r1, r1
    2786:	2f 93       	push	r18
    2788:	3f 93       	push	r19
    278a:	4f 93       	push	r20
    278c:	5f 93       	push	r21
    278e:	6f 93       	push	r22
    2790:	7f 93       	push	r23
    2792:	8f 93       	push	r24
    2794:	9f 93       	push	r25
    2796:	af 93       	push	r26
    2798:	bf 93       	push	r27
    279a:	ef 93       	push	r30
    279c:	ff 93       	push	r31
    279e:	df 93       	push	r29
    27a0:	cf 93       	push	r28
    27a2:	cd b7       	in	r28, 0x3d	; 61
    27a4:	de b7       	in	r29, 0x3e	; 62
	if (TIMERS_pvCallBackFunc[TIMER2_CTC_VECTOR_ID] != NULL)
    27a6:	80 91 92 00 	lds	r24, 0x0092
    27aa:	90 91 93 00 	lds	r25, 0x0093
    27ae:	00 97       	sbiw	r24, 0x00	; 0
    27b0:	29 f0       	breq	.+10     	; 0x27bc <__vector_4+0x40>
	{
		TIMERS_pvCallBackFunc[TIMER2_CTC_VECTOR_ID]() ;
    27b2:	e0 91 92 00 	lds	r30, 0x0092
    27b6:	f0 91 93 00 	lds	r31, 0x0093
    27ba:	09 95       	icall
	}
}
    27bc:	cf 91       	pop	r28
    27be:	df 91       	pop	r29
    27c0:	ff 91       	pop	r31
    27c2:	ef 91       	pop	r30
    27c4:	bf 91       	pop	r27
    27c6:	af 91       	pop	r26
    27c8:	9f 91       	pop	r25
    27ca:	8f 91       	pop	r24
    27cc:	7f 91       	pop	r23
    27ce:	6f 91       	pop	r22
    27d0:	5f 91       	pop	r21
    27d2:	4f 91       	pop	r20
    27d4:	3f 91       	pop	r19
    27d6:	2f 91       	pop	r18
    27d8:	0f 90       	pop	r0
    27da:	0f be       	out	0x3f, r0	; 63
    27dc:	0f 90       	pop	r0
    27de:	1f 90       	pop	r1
    27e0:	18 95       	reti

000027e2 <__mulsi3>:
    27e2:	62 9f       	mul	r22, r18
    27e4:	d0 01       	movw	r26, r0
    27e6:	73 9f       	mul	r23, r19
    27e8:	f0 01       	movw	r30, r0
    27ea:	82 9f       	mul	r24, r18
    27ec:	e0 0d       	add	r30, r0
    27ee:	f1 1d       	adc	r31, r1
    27f0:	64 9f       	mul	r22, r20
    27f2:	e0 0d       	add	r30, r0
    27f4:	f1 1d       	adc	r31, r1
    27f6:	92 9f       	mul	r25, r18
    27f8:	f0 0d       	add	r31, r0
    27fa:	83 9f       	mul	r24, r19
    27fc:	f0 0d       	add	r31, r0
    27fe:	74 9f       	mul	r23, r20
    2800:	f0 0d       	add	r31, r0
    2802:	65 9f       	mul	r22, r21
    2804:	f0 0d       	add	r31, r0
    2806:	99 27       	eor	r25, r25
    2808:	72 9f       	mul	r23, r18
    280a:	b0 0d       	add	r27, r0
    280c:	e1 1d       	adc	r30, r1
    280e:	f9 1f       	adc	r31, r25
    2810:	63 9f       	mul	r22, r19
    2812:	b0 0d       	add	r27, r0
    2814:	e1 1d       	adc	r30, r1
    2816:	f9 1f       	adc	r31, r25
    2818:	bd 01       	movw	r22, r26
    281a:	cf 01       	movw	r24, r30
    281c:	11 24       	eor	r1, r1
    281e:	08 95       	ret

00002820 <__udivmodsi4>:
    2820:	a1 e2       	ldi	r26, 0x21	; 33
    2822:	1a 2e       	mov	r1, r26
    2824:	aa 1b       	sub	r26, r26
    2826:	bb 1b       	sub	r27, r27
    2828:	fd 01       	movw	r30, r26
    282a:	0d c0       	rjmp	.+26     	; 0x2846 <__udivmodsi4_ep>

0000282c <__udivmodsi4_loop>:
    282c:	aa 1f       	adc	r26, r26
    282e:	bb 1f       	adc	r27, r27
    2830:	ee 1f       	adc	r30, r30
    2832:	ff 1f       	adc	r31, r31
    2834:	a2 17       	cp	r26, r18
    2836:	b3 07       	cpc	r27, r19
    2838:	e4 07       	cpc	r30, r20
    283a:	f5 07       	cpc	r31, r21
    283c:	20 f0       	brcs	.+8      	; 0x2846 <__udivmodsi4_ep>
    283e:	a2 1b       	sub	r26, r18
    2840:	b3 0b       	sbc	r27, r19
    2842:	e4 0b       	sbc	r30, r20
    2844:	f5 0b       	sbc	r31, r21

00002846 <__udivmodsi4_ep>:
    2846:	66 1f       	adc	r22, r22
    2848:	77 1f       	adc	r23, r23
    284a:	88 1f       	adc	r24, r24
    284c:	99 1f       	adc	r25, r25
    284e:	1a 94       	dec	r1
    2850:	69 f7       	brne	.-38     	; 0x282c <__udivmodsi4_loop>
    2852:	60 95       	com	r22
    2854:	70 95       	com	r23
    2856:	80 95       	com	r24
    2858:	90 95       	com	r25
    285a:	9b 01       	movw	r18, r22
    285c:	ac 01       	movw	r20, r24
    285e:	bd 01       	movw	r22, r26
    2860:	cf 01       	movw	r24, r30
    2862:	08 95       	ret

00002864 <__divmodsi4>:
    2864:	97 fb       	bst	r25, 7
    2866:	09 2e       	mov	r0, r25
    2868:	05 26       	eor	r0, r21
    286a:	0e d0       	rcall	.+28     	; 0x2888 <__divmodsi4_neg1>
    286c:	57 fd       	sbrc	r21, 7
    286e:	04 d0       	rcall	.+8      	; 0x2878 <__divmodsi4_neg2>
    2870:	d7 df       	rcall	.-82     	; 0x2820 <__udivmodsi4>
    2872:	0a d0       	rcall	.+20     	; 0x2888 <__divmodsi4_neg1>
    2874:	00 1c       	adc	r0, r0
    2876:	38 f4       	brcc	.+14     	; 0x2886 <__divmodsi4_exit>

00002878 <__divmodsi4_neg2>:
    2878:	50 95       	com	r21
    287a:	40 95       	com	r20
    287c:	30 95       	com	r19
    287e:	21 95       	neg	r18
    2880:	3f 4f       	sbci	r19, 0xFF	; 255
    2882:	4f 4f       	sbci	r20, 0xFF	; 255
    2884:	5f 4f       	sbci	r21, 0xFF	; 255

00002886 <__divmodsi4_exit>:
    2886:	08 95       	ret

00002888 <__divmodsi4_neg1>:
    2888:	f6 f7       	brtc	.-4      	; 0x2886 <__divmodsi4_exit>
    288a:	90 95       	com	r25
    288c:	80 95       	com	r24
    288e:	70 95       	com	r23
    2890:	61 95       	neg	r22
    2892:	7f 4f       	sbci	r23, 0xFF	; 255
    2894:	8f 4f       	sbci	r24, 0xFF	; 255
    2896:	9f 4f       	sbci	r25, 0xFF	; 255
    2898:	08 95       	ret

0000289a <__prologue_saves__>:
    289a:	2f 92       	push	r2
    289c:	3f 92       	push	r3
    289e:	4f 92       	push	r4
    28a0:	5f 92       	push	r5
    28a2:	6f 92       	push	r6
    28a4:	7f 92       	push	r7
    28a6:	8f 92       	push	r8
    28a8:	9f 92       	push	r9
    28aa:	af 92       	push	r10
    28ac:	bf 92       	push	r11
    28ae:	cf 92       	push	r12
    28b0:	df 92       	push	r13
    28b2:	ef 92       	push	r14
    28b4:	ff 92       	push	r15
    28b6:	0f 93       	push	r16
    28b8:	1f 93       	push	r17
    28ba:	cf 93       	push	r28
    28bc:	df 93       	push	r29
    28be:	cd b7       	in	r28, 0x3d	; 61
    28c0:	de b7       	in	r29, 0x3e	; 62
    28c2:	ca 1b       	sub	r28, r26
    28c4:	db 0b       	sbc	r29, r27
    28c6:	0f b6       	in	r0, 0x3f	; 63
    28c8:	f8 94       	cli
    28ca:	de bf       	out	0x3e, r29	; 62
    28cc:	0f be       	out	0x3f, r0	; 63
    28ce:	cd bf       	out	0x3d, r28	; 61
    28d0:	09 94       	ijmp

000028d2 <__epilogue_restores__>:
    28d2:	2a 88       	ldd	r2, Y+18	; 0x12
    28d4:	39 88       	ldd	r3, Y+17	; 0x11
    28d6:	48 88       	ldd	r4, Y+16	; 0x10
    28d8:	5f 84       	ldd	r5, Y+15	; 0x0f
    28da:	6e 84       	ldd	r6, Y+14	; 0x0e
    28dc:	7d 84       	ldd	r7, Y+13	; 0x0d
    28de:	8c 84       	ldd	r8, Y+12	; 0x0c
    28e0:	9b 84       	ldd	r9, Y+11	; 0x0b
    28e2:	aa 84       	ldd	r10, Y+10	; 0x0a
    28e4:	b9 84       	ldd	r11, Y+9	; 0x09
    28e6:	c8 84       	ldd	r12, Y+8	; 0x08
    28e8:	df 80       	ldd	r13, Y+7	; 0x07
    28ea:	ee 80       	ldd	r14, Y+6	; 0x06
    28ec:	fd 80       	ldd	r15, Y+5	; 0x05
    28ee:	0c 81       	ldd	r16, Y+4	; 0x04
    28f0:	1b 81       	ldd	r17, Y+3	; 0x03
    28f2:	aa 81       	ldd	r26, Y+2	; 0x02
    28f4:	b9 81       	ldd	r27, Y+1	; 0x01
    28f6:	ce 0f       	add	r28, r30
    28f8:	d1 1d       	adc	r29, r1
    28fa:	0f b6       	in	r0, 0x3f	; 63
    28fc:	f8 94       	cli
    28fe:	de bf       	out	0x3e, r29	; 62
    2900:	0f be       	out	0x3f, r0	; 63
    2902:	cd bf       	out	0x3d, r28	; 61
    2904:	ed 01       	movw	r28, r26
    2906:	08 95       	ret

00002908 <_exit>:
    2908:	f8 94       	cli

0000290a <__stop_program>:
    290a:	ff cf       	rjmp	.-2      	; 0x290a <__stop_program>
