/*
 * Copyright (C) 2019 MediaTek Inc.

 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#ifndef _MT_PMIC_UPMU_HW_MT6359P_H_
#define _MT_PMIC_UPMU_HW_MT6359P_H_

#define PMU_FLAG_TABLE_ENTRY struct pmu_flag_table_entry_t
#define PMU_FLAGS_LIST_ENUM enum PMU_FLAGS_LIST

#define MT6359_PMIC_REG_BASE                 ((unsigned int)(0x0))

#define MT6359_TOP0_ID                       (MT6359_PMIC_REG_BASE+0x0)
#define MT6359_TOP0_REV0                     (MT6359_PMIC_REG_BASE+0x2)
#define MT6359_TOP0_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x4)
#define MT6359_TOP0_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x6)
#define MT6359_HWCID                         (MT6359_PMIC_REG_BASE+0x8)
#define MT6359_SWCID                         (MT6359_PMIC_REG_BASE+0xa)
#define MT6359_PONSTS                        (MT6359_PMIC_REG_BASE+0xc)
#define MT6359_POFFSTS                       (MT6359_PMIC_REG_BASE+0xe)
#define MT6359_PSTSCTL                       (MT6359_PMIC_REG_BASE+0x10)
#define MT6359_PG_DEB_STS0                   (MT6359_PMIC_REG_BASE+0x12)
#define MT6359_PG_DEB_STS1                   (MT6359_PMIC_REG_BASE+0x14)
#define MT6359_PG_SDN_STS0                   (MT6359_PMIC_REG_BASE+0x16)
#define MT6359_PG_SDN_STS1                   (MT6359_PMIC_REG_BASE+0x18)
#define MT6359_OC_SDN_STS0                   (MT6359_PMIC_REG_BASE+0x1a)
#define MT6359_OC_SDN_STS1                   (MT6359_PMIC_REG_BASE+0x1c)
#define MT6359_THERMALSTATUS                 (MT6359_PMIC_REG_BASE+0x1e)
#define MT6359_TOP_CON                       (MT6359_PMIC_REG_BASE+0x20)
#define MT6359_TEST_OUT                      (MT6359_PMIC_REG_BASE+0x22)
#define MT6359_TEST_CON0                     (MT6359_PMIC_REG_BASE+0x24)
#define MT6359_TEST_CON1                     (MT6359_PMIC_REG_BASE+0x26)
#define MT6359_TESTMODE_SW                   (MT6359_PMIC_REG_BASE+0x28)
#define MT6359_TOPSTATUS                     (MT6359_PMIC_REG_BASE+0x2a)
#define MT6359_TDSEL_CON                     (MT6359_PMIC_REG_BASE+0x2c)
#define MT6359_RDSEL_CON                     (MT6359_PMIC_REG_BASE+0x2e)
#define MT6359_SMT_CON0                      (MT6359_PMIC_REG_BASE+0x30)
#define MT6359_SMT_CON1                      (MT6359_PMIC_REG_BASE+0x32)
#define MT6359_TOP_RSV0                      (MT6359_PMIC_REG_BASE+0x34)
#define MT6359_TOP_RSV1                      (MT6359_PMIC_REG_BASE+0x36)
#define MT6359_DRV_CON0                      (MT6359_PMIC_REG_BASE+0x38)
#define MT6359_DRV_CON1                      (MT6359_PMIC_REG_BASE+0x3a)
#define MT6359_DRV_CON2                      (MT6359_PMIC_REG_BASE+0x3c)
#define MT6359_DRV_CON3                      (MT6359_PMIC_REG_BASE+0x3e)
#define MT6359_DRV_CON4                      (MT6359_PMIC_REG_BASE+0x40)
#define MT6359_FILTER_CON0                   (MT6359_PMIC_REG_BASE+0x42)
#define MT6359_FILTER_CON1                   (MT6359_PMIC_REG_BASE+0x44)
#define MT6359_FILTER_CON2                   (MT6359_PMIC_REG_BASE+0x46)
#define MT6359_FILTER_CON3                   (MT6359_PMIC_REG_BASE+0x48)
#define MT6359_TOP_STATUS                    (MT6359_PMIC_REG_BASE+0x4a)
#define MT6359_TOP_STATUS_SET                (MT6359_PMIC_REG_BASE+0x4c)
#define MT6359_TOP_STATUS_CLR                (MT6359_PMIC_REG_BASE+0x4e)
#define MT6359_TOP_TRAP                      (MT6359_PMIC_REG_BASE+0x50)
#define MT6359_TOP1_ID                       (MT6359_PMIC_REG_BASE+0x80)
#define MT6359_TOP1_REV0                     (MT6359_PMIC_REG_BASE+0x82)
#define MT6359_TOP1_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x84)
#define MT6359_TOP1_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x86)
#define MT6359_GPIO_DIR0                     (MT6359_PMIC_REG_BASE+0x88)
#define MT6359_GPIO_DIR0_SET                 (MT6359_PMIC_REG_BASE+0x8a)
#define MT6359_GPIO_DIR0_CLR                 (MT6359_PMIC_REG_BASE+0x8c)
#define MT6359_GPIO_DIR1                     (MT6359_PMIC_REG_BASE+0x8e)
#define MT6359_GPIO_DIR1_SET                 (MT6359_PMIC_REG_BASE+0x90)
#define MT6359_GPIO_DIR1_CLR                 (MT6359_PMIC_REG_BASE+0x92)
#define MT6359_GPIO_PULLEN0                  (MT6359_PMIC_REG_BASE+0x94)
#define MT6359_GPIO_PULLEN0_SET              (MT6359_PMIC_REG_BASE+0x96)
#define MT6359_GPIO_PULLEN0_CLR              (MT6359_PMIC_REG_BASE+0x98)
#define MT6359_GPIO_PULLEN1                  (MT6359_PMIC_REG_BASE+0x9a)
#define MT6359_GPIO_PULLEN1_SET              (MT6359_PMIC_REG_BASE+0x9c)
#define MT6359_GPIO_PULLEN1_CLR              (MT6359_PMIC_REG_BASE+0x9e)
#define MT6359_GPIO_PULLSEL0                 (MT6359_PMIC_REG_BASE+0xa0)
#define MT6359_GPIO_PULLSEL0_SET             (MT6359_PMIC_REG_BASE+0xa2)
#define MT6359_GPIO_PULLSEL0_CLR             (MT6359_PMIC_REG_BASE+0xa4)
#define MT6359_GPIO_PULLSEL1                 (MT6359_PMIC_REG_BASE+0xa6)
#define MT6359_GPIO_PULLSEL1_SET             (MT6359_PMIC_REG_BASE+0xa8)
#define MT6359_GPIO_PULLSEL1_CLR             (MT6359_PMIC_REG_BASE+0xaa)
#define MT6359_GPIO_DINV0                    (MT6359_PMIC_REG_BASE+0xac)
#define MT6359_GPIO_DINV0_SET                (MT6359_PMIC_REG_BASE+0xae)
#define MT6359_GPIO_DINV0_CLR                (MT6359_PMIC_REG_BASE+0xb0)
#define MT6359_GPIO_DINV1                    (MT6359_PMIC_REG_BASE+0xb2)
#define MT6359_GPIO_DINV1_SET                (MT6359_PMIC_REG_BASE+0xb4)
#define MT6359_GPIO_DINV1_CLR                (MT6359_PMIC_REG_BASE+0xb6)
#define MT6359_GPIO_DOUT0                    (MT6359_PMIC_REG_BASE+0xb8)
#define MT6359_GPIO_DOUT0_SET                (MT6359_PMIC_REG_BASE+0xba)
#define MT6359_GPIO_DOUT0_CLR                (MT6359_PMIC_REG_BASE+0xbc)
#define MT6359_GPIO_DOUT1                    (MT6359_PMIC_REG_BASE+0xbe)
#define MT6359_GPIO_DOUT1_SET                (MT6359_PMIC_REG_BASE+0xc0)
#define MT6359_GPIO_DOUT1_CLR                (MT6359_PMIC_REG_BASE+0xc2)
#define MT6359_GPIO_PI0                      (MT6359_PMIC_REG_BASE+0xc4)
#define MT6359_GPIO_PI1                      (MT6359_PMIC_REG_BASE+0xc6)
#define MT6359_GPIO_POE0                     (MT6359_PMIC_REG_BASE+0xc8)
#define MT6359_GPIO_POE1                     (MT6359_PMIC_REG_BASE+0xca)
#define MT6359_GPIO_MODE0                    (MT6359_PMIC_REG_BASE+0xcc)
#define MT6359_GPIO_MODE0_SET                (MT6359_PMIC_REG_BASE+0xce)
#define MT6359_GPIO_MODE0_CLR                (MT6359_PMIC_REG_BASE+0xd0)
#define MT6359_GPIO_MODE1                    (MT6359_PMIC_REG_BASE+0xd2)
#define MT6359_GPIO_MODE1_SET                (MT6359_PMIC_REG_BASE+0xd4)
#define MT6359_GPIO_MODE1_CLR                (MT6359_PMIC_REG_BASE+0xd6)
#define MT6359_GPIO_MODE2                    (MT6359_PMIC_REG_BASE+0xd8)
#define MT6359_GPIO_MODE2_SET                (MT6359_PMIC_REG_BASE+0xda)
#define MT6359_GPIO_MODE2_CLR                (MT6359_PMIC_REG_BASE+0xdc)
#define MT6359_GPIO_MODE3                    (MT6359_PMIC_REG_BASE+0xde)
#define MT6359_GPIO_MODE3_SET                (MT6359_PMIC_REG_BASE+0xe0)
#define MT6359_GPIO_MODE3_CLR                (MT6359_PMIC_REG_BASE+0xe2)
#define MT6359_GPIO_MODE4                    (MT6359_PMIC_REG_BASE+0xe4)
#define MT6359_GPIO_MODE4_SET                (MT6359_PMIC_REG_BASE+0xe6)
#define MT6359_GPIO_MODE4_CLR                (MT6359_PMIC_REG_BASE+0xe8)
#define MT6359_GPIO_RSV                      (MT6359_PMIC_REG_BASE+0xea)
#define MT6359_TOP2_ID                       (MT6359_PMIC_REG_BASE+0x100)
#define MT6359_TOP2_REV0                     (MT6359_PMIC_REG_BASE+0x102)
#define MT6359_TOP2_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x104)
#define MT6359_TOP2_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x106)
#define MT6359_TOP_PAM0                      (MT6359_PMIC_REG_BASE+0x108)
#define MT6359_TOP_PAM1                      (MT6359_PMIC_REG_BASE+0x10a)
#define MT6359_TOP_CKPDN_CON0                (MT6359_PMIC_REG_BASE+0x10c)
#define MT6359_TOP_CKPDN_CON0_SET            (MT6359_PMIC_REG_BASE+0x10e)
#define MT6359_TOP_CKPDN_CON0_CLR            (MT6359_PMIC_REG_BASE+0x110)
#define MT6359_TOP_CKPDN_CON1                (MT6359_PMIC_REG_BASE+0x112)
#define MT6359_TOP_CKPDN_CON1_SET            (MT6359_PMIC_REG_BASE+0x114)
#define MT6359_TOP_CKPDN_CON1_CLR            (MT6359_PMIC_REG_BASE+0x116)
#define MT6359_TOP_CKSEL_CON0                (MT6359_PMIC_REG_BASE+0x118)
#define MT6359_TOP_CKSEL_CON0_SET            (MT6359_PMIC_REG_BASE+0x11a)
#define MT6359_TOP_CKSEL_CON0_CLR            (MT6359_PMIC_REG_BASE+0x11c)
#define MT6359_TOP_CKSEL_CON1                (MT6359_PMIC_REG_BASE+0x11e)
#define MT6359_TOP_CKSEL_CON1_SET            (MT6359_PMIC_REG_BASE+0x120)
#define MT6359_TOP_CKSEL_CON1_CLR            (MT6359_PMIC_REG_BASE+0x122)
#define MT6359_TOP_CKDIVSEL_CON0             (MT6359_PMIC_REG_BASE+0x124)
#define MT6359_TOP_CKDIVSEL_CON0_SET         (MT6359_PMIC_REG_BASE+0x126)
#define MT6359_TOP_CKDIVSEL_CON0_CLR         (MT6359_PMIC_REG_BASE+0x128)
#define MT6359_TOP_CKHWEN_CON0               (MT6359_PMIC_REG_BASE+0x12a)
#define MT6359_TOP_CKHWEN_CON0_SET           (MT6359_PMIC_REG_BASE+0x12c)
#define MT6359_TOP_CKHWEN_CON0_CLR           (MT6359_PMIC_REG_BASE+0x12e)
#define MT6359_TOP_CKTST_CON0                (MT6359_PMIC_REG_BASE+0x130)
#define MT6359_TOP_CKTST_CON1                (MT6359_PMIC_REG_BASE+0x132)
#define MT6359_TOP_CLK_CON0                  (MT6359_PMIC_REG_BASE+0x134)
#define MT6359_TOP_CLK_CON1                  (MT6359_PMIC_REG_BASE+0x136)
#define MT6359_TOP_CLK_DCM0                  (MT6359_PMIC_REG_BASE+0x138)
#define MT6359_TOP_RST_CON0                  (MT6359_PMIC_REG_BASE+0x13a)
#define MT6359_TOP_RST_CON0_SET              (MT6359_PMIC_REG_BASE+0x13c)
#define MT6359_TOP_RST_CON0_CLR              (MT6359_PMIC_REG_BASE+0x13e)
#define MT6359_TOP_RST_CON1                  (MT6359_PMIC_REG_BASE+0x140)
#define MT6359_TOP_RST_CON1_SET              (MT6359_PMIC_REG_BASE+0x142)
#define MT6359_TOP_RST_CON1_CLR              (MT6359_PMIC_REG_BASE+0x144)
#define MT6359_TOP_RST_CON2                  (MT6359_PMIC_REG_BASE+0x146)
#define MT6359_TOP_RST_CON3                  (MT6359_PMIC_REG_BASE+0x148)
#define MT6359_TOP_RST_MISC                  (MT6359_PMIC_REG_BASE+0x14a)
#define MT6359_TOP_RST_MISC_SET              (MT6359_PMIC_REG_BASE+0x14c)
#define MT6359_TOP_RST_MISC_CLR              (MT6359_PMIC_REG_BASE+0x14e)
#define MT6359_TOP_RST_STATUS                (MT6359_PMIC_REG_BASE+0x150)
#define MT6359_TOP_RST_STATUS_SET            (MT6359_PMIC_REG_BASE+0x152)
#define MT6359_TOP_RST_STATUS_CLR            (MT6359_PMIC_REG_BASE+0x154)
#define MT6359_TOP_CLK_EN_MON                (MT6359_PMIC_REG_BASE+0x156)
#define MT6359_TOP2_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x158)
#define MT6359_TOP2_ELR0                     (MT6359_PMIC_REG_BASE+0x15a)
#define MT6359_TOP2_ELR1                     (MT6359_PMIC_REG_BASE+0x15c)
#define MT6359_TOP3_ID                       (MT6359_PMIC_REG_BASE+0x180)
#define MT6359_TOP3_REV0                     (MT6359_PMIC_REG_BASE+0x182)
#define MT6359_TOP3_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x184)
#define MT6359_TOP3_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x186)
#define MT6359_MISC_TOP_INT_CON0             (MT6359_PMIC_REG_BASE+0x188)
#define MT6359_MISC_TOP_INT_CON0_SET         (MT6359_PMIC_REG_BASE+0x18a)
#define MT6359_MISC_TOP_INT_CON0_CLR         (MT6359_PMIC_REG_BASE+0x18c)
#define MT6359_MISC_TOP_INT_MASK_CON0        (MT6359_PMIC_REG_BASE+0x18e)
#define MT6359_MISC_TOP_INT_MASK_CON0_SET    (MT6359_PMIC_REG_BASE+0x190)
#define MT6359_MISC_TOP_INT_MASK_CON0_CLR    (MT6359_PMIC_REG_BASE+0x192)
#define MT6359_MISC_TOP_INT_STATUS0          (MT6359_PMIC_REG_BASE+0x194)
#define MT6359_MISC_TOP_INT_RAW_STATUS0      (MT6359_PMIC_REG_BASE+0x196)
#define MT6359_TOP_INT_MASK_CON0             (MT6359_PMIC_REG_BASE+0x198)
#define MT6359_TOP_INT_MASK_CON0_SET         (MT6359_PMIC_REG_BASE+0x19a)
#define MT6359_TOP_INT_MASK_CON0_CLR         (MT6359_PMIC_REG_BASE+0x19c)
#define MT6359_TOP_INT_STATUS0               (MT6359_PMIC_REG_BASE+0x19e)
#define MT6359_TOP_INT_RAW_STATUS0           (MT6359_PMIC_REG_BASE+0x1a0)
#define MT6359_TOP_INT_CON0                  (MT6359_PMIC_REG_BASE+0x1a2)
#define MT6359_TOP_DCXO_CKEN_SW              (MT6359_PMIC_REG_BASE+0x1a4)
#define MT6359_PMRC_CON0                     (MT6359_PMIC_REG_BASE+0x1a6)
#define MT6359_PMRC_CON0_SET                 (MT6359_PMIC_REG_BASE+0x1a8)
#define MT6359_PMRC_CON0_CLR                 (MT6359_PMIC_REG_BASE+0x1aa)
#define MT6359_PMRC_CON1                     (MT6359_PMIC_REG_BASE+0x1ac)
#define MT6359_PMRC_CON1_SET                 (MT6359_PMIC_REG_BASE+0x1ae)
#define MT6359_PMRC_CON1_CLR                 (MT6359_PMIC_REG_BASE+0x1b0)
#define MT6359_PMRC_CON2                     (MT6359_PMIC_REG_BASE+0x1b2)
#define MT6359_PLT0_ID                       (MT6359_PMIC_REG_BASE+0x380)
#define MT6359_PLT0_REV0                     (MT6359_PMIC_REG_BASE+0x382)
#define MT6359_PLT0_REV1                     (MT6359_PMIC_REG_BASE+0x384)
#define MT6359_PLT0_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x386)
#define MT6359_TOP_CLK_TRIM                  (MT6359_PMIC_REG_BASE+0x388)
#define MT6359_OTP_CON0                      (MT6359_PMIC_REG_BASE+0x38a)
#define MT6359_OTP_CON1                      (MT6359_PMIC_REG_BASE+0x38c)
#define MT6359_OTP_CON2                      (MT6359_PMIC_REG_BASE+0x38e)
#define MT6359_OTP_CON3                      (MT6359_PMIC_REG_BASE+0x390)
#define MT6359_OTP_CON4                      (MT6359_PMIC_REG_BASE+0x392)
#define MT6359_OTP_CON5                      (MT6359_PMIC_REG_BASE+0x394)
#define MT6359_OTP_CON6                      (MT6359_PMIC_REG_BASE+0x396)
#define MT6359_OTP_CON7                      (MT6359_PMIC_REG_BASE+0x398)
#define MT6359_OTP_CON8                      (MT6359_PMIC_REG_BASE+0x39a)
#define MT6359_OTP_CON9                      (MT6359_PMIC_REG_BASE+0x39c)
#define MT6359_OTP_CON10                     (MT6359_PMIC_REG_BASE+0x39e)
#define MT6359_OTP_CON11                     (MT6359_PMIC_REG_BASE+0x3a0)
#define MT6359_OTP_CON12                     (MT6359_PMIC_REG_BASE+0x3a2)
#define MT6359_OTP_CON13                     (MT6359_PMIC_REG_BASE+0x3a4)
#define MT6359_OTP_CON14                     (MT6359_PMIC_REG_BASE+0x3a6)
#define MT6359_TOP_TMA_KEY                   (MT6359_PMIC_REG_BASE+0x3a8)
#define MT6359_TOP_MDB_CONF0                 (MT6359_PMIC_REG_BASE+0x3aa)
#define MT6359_TOP_MDB_CONF1                 (MT6359_PMIC_REG_BASE+0x3ac)
#define MT6359_TOP_MDB_CONF2                 (MT6359_PMIC_REG_BASE+0x3ae)
#define MT6359_TOP_MDB_CONF3                 (MT6359_PMIC_REG_BASE+0x3b0)
#define MT6359_PLT0_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x3b2)
#define MT6359_PLT0_ELR0                     (MT6359_PMIC_REG_BASE+0x3b4)
#define MT6359_SPISLV_ID                     (MT6359_PMIC_REG_BASE+0x400)
#define MT6359_SPISLV_REV0                   (MT6359_PMIC_REG_BASE+0x402)
#define MT6359_SPISLV_REV1                   (MT6359_PMIC_REG_BASE+0x404)
#define MT6359_SPISLV_DSN_DXI                (MT6359_PMIC_REG_BASE+0x406)
#define MT6359_RG_SPI_CON0                   (MT6359_PMIC_REG_BASE+0x408)
#define MT6359_RG_SPI_RECORD0                (MT6359_PMIC_REG_BASE+0x40a)
#define MT6359_DEW_DIO_EN                    (MT6359_PMIC_REG_BASE+0x40c)
#define MT6359_DEW_READ_TEST                 (MT6359_PMIC_REG_BASE+0x40e)
#define MT6359_DEW_WRITE_TEST                (MT6359_PMIC_REG_BASE+0x410)
#define MT6359_DEW_CRC_SWRST                 (MT6359_PMIC_REG_BASE+0x412)
#define MT6359_DEW_CRC_EN                    (MT6359_PMIC_REG_BASE+0x414)
#define MT6359_DEW_CRC_VAL                   (MT6359_PMIC_REG_BASE+0x416)
#define MT6359_DEW_CIPHER_KEY_SEL            (MT6359_PMIC_REG_BASE+0x418)
#define MT6359_DEW_CIPHER_IV_SEL             (MT6359_PMIC_REG_BASE+0x41a)
#define MT6359_DEW_CIPHER_EN                 (MT6359_PMIC_REG_BASE+0x41c)
#define MT6359_DEW_CIPHER_RDY                (MT6359_PMIC_REG_BASE+0x41e)
#define MT6359_DEW_CIPHER_MODE               (MT6359_PMIC_REG_BASE+0x420)
#define MT6359_DEW_CIPHER_SWRST              (MT6359_PMIC_REG_BASE+0x422)
#define MT6359_DEW_RDDMY_NO                  (MT6359_PMIC_REG_BASE+0x424)
#define MT6359_RG_SPI_CON2                   (MT6359_PMIC_REG_BASE+0x426)
#define MT6359_RECORD_CMD0                   (MT6359_PMIC_REG_BASE+0x428)
#define MT6359_RECORD_CMD1                   (MT6359_PMIC_REG_BASE+0x42a)
#define MT6359_RECORD_CMD2                   (MT6359_PMIC_REG_BASE+0x42c)
#define MT6359_RECORD_CMD3                   (MT6359_PMIC_REG_BASE+0x42e)
#define MT6359_RECORD_CMD4                   (MT6359_PMIC_REG_BASE+0x430)
#define MT6359_RECORD_CMD5                   (MT6359_PMIC_REG_BASE+0x432)
#define MT6359_RECORD_WDATA0                 (MT6359_PMIC_REG_BASE+0x434)
#define MT6359_RECORD_WDATA1                 (MT6359_PMIC_REG_BASE+0x436)
#define MT6359_RECORD_WDATA2                 (MT6359_PMIC_REG_BASE+0x438)
#define MT6359_RECORD_WDATA3                 (MT6359_PMIC_REG_BASE+0x43a)
#define MT6359_RECORD_WDATA4                 (MT6359_PMIC_REG_BASE+0x43c)
#define MT6359_RECORD_WDATA5                 (MT6359_PMIC_REG_BASE+0x43e)
#define MT6359_RG_SPI_CON9                   (MT6359_PMIC_REG_BASE+0x440)
#define MT6359_RG_SPI_CON10                  (MT6359_PMIC_REG_BASE+0x442)
#define MT6359_RG_SPI_CON11                  (MT6359_PMIC_REG_BASE+0x444)
#define MT6359_RG_SPI_CON12                  (MT6359_PMIC_REG_BASE+0x446)
#define MT6359_RG_SPI_CON13                  (MT6359_PMIC_REG_BASE+0x448)
#define MT6359_SPISLV_KEY                    (MT6359_PMIC_REG_BASE+0x44a)
#define MT6359_INT_TYPE_CON0                 (MT6359_PMIC_REG_BASE+0x44c)
#define MT6359_INT_TYPE_CON0_SET             (MT6359_PMIC_REG_BASE+0x44e)
#define MT6359_INT_TYPE_CON0_CLR             (MT6359_PMIC_REG_BASE+0x450)
#define MT6359_INT_STA                       (MT6359_PMIC_REG_BASE+0x452)
#define MT6359_RG_SPI_CON1                   (MT6359_PMIC_REG_BASE+0x454)
#define MT6359_TOP_SPI_CON0                  (MT6359_PMIC_REG_BASE+0x456)
#define MT6359_TOP_SPI_CON1                  (MT6359_PMIC_REG_BASE+0x458)
#define MT6359_SCK_TOP_DSN_ID                (MT6359_PMIC_REG_BASE+0x500)
#define MT6359_SCK_TOP_DSN_REV0              (MT6359_PMIC_REG_BASE+0x502)
#define MT6359_SCK_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x504)
#define MT6359_SCK_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x506)
#define MT6359_SCK_TOP_TPM0                  (MT6359_PMIC_REG_BASE+0x508)
#define MT6359_SCK_TOP_TPM1                  (MT6359_PMIC_REG_BASE+0x50a)
#define MT6359_SCK_TOP_CON0                  (MT6359_PMIC_REG_BASE+0x50c)
#define MT6359_SCK_TOP_CON1                  (MT6359_PMIC_REG_BASE+0x50e)
#define MT6359_SCK_TOP_TEST_OUT              (MT6359_PMIC_REG_BASE+0x510)
#define MT6359_SCK_TOP_TEST_CON0             (MT6359_PMIC_REG_BASE+0x512)
#define MT6359_SCK_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x514)
#define MT6359_SCK_TOP_CKPDN_CON0_SET        (MT6359_PMIC_REG_BASE+0x516)
#define MT6359_SCK_TOP_CKPDN_CON0_CLR        (MT6359_PMIC_REG_BASE+0x518)
#define MT6359_SCK_TOP_CKHWEN_CON0           (MT6359_PMIC_REG_BASE+0x51a)
#define MT6359_SCK_TOP_CKHWEN_CON0_SET       (MT6359_PMIC_REG_BASE+0x51c)
#define MT6359_SCK_TOP_CKHWEN_CON0_CLR       (MT6359_PMIC_REG_BASE+0x51e)
#define MT6359_SCK_TOP_CKTST_CON             (MT6359_PMIC_REG_BASE+0x520)
#define MT6359_SCK_TOP_RST_CON0              (MT6359_PMIC_REG_BASE+0x522)
#define MT6359_SCK_TOP_RST_CON0_SET          (MT6359_PMIC_REG_BASE+0x524)
#define MT6359_SCK_TOP_RST_CON0_CLR          (MT6359_PMIC_REG_BASE+0x526)
#define MT6359_SCK_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x528)
#define MT6359_SCK_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x52a)
#define MT6359_SCK_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x52c)
#define MT6359_SCK_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x52e)
#define MT6359_SCK_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x530)
#define MT6359_SCK_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x532)
#define MT6359_SCK_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x534)
#define MT6359_SCK_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x536)
#define MT6359_SCK_TOP_INT_MISC_CON          (MT6359_PMIC_REG_BASE+0x538)
#define MT6359_EOSC_CALI_CON0                (MT6359_PMIC_REG_BASE+0x53a)
#define MT6359_EOSC_CALI_CON1                (MT6359_PMIC_REG_BASE+0x53c)
#define MT6359_RTC_MIX_CON0                  (MT6359_PMIC_REG_BASE+0x53e)
#define MT6359_RTC_MIX_CON1                  (MT6359_PMIC_REG_BASE+0x540)
#define MT6359_RTC_MIX_CON2                  (MT6359_PMIC_REG_BASE+0x542)
#define MT6359_RTC_DIG_CON0                  (MT6359_PMIC_REG_BASE+0x544)
#define MT6359_FQMTR_CON0                    (MT6359_PMIC_REG_BASE+0x546)
#define MT6359_FQMTR_CON1                    (MT6359_PMIC_REG_BASE+0x548)
#define MT6359_FQMTR_CON2                    (MT6359_PMIC_REG_BASE+0x54a)
#define MT6359_XO_BUF_CTL0                   (MT6359_PMIC_REG_BASE+0x54c)
#define MT6359_XO_BUF_CTL1                   (MT6359_PMIC_REG_BASE+0x54e)
#define MT6359_XO_BUF_CTL2                   (MT6359_PMIC_REG_BASE+0x550)
#define MT6359_XO_BUF_CTL3                   (MT6359_PMIC_REG_BASE+0x552)
#define MT6359_XO_BUF_CTL4                   (MT6359_PMIC_REG_BASE+0x554)
#define MT6359_XO_CONN_BT0                   (MT6359_PMIC_REG_BASE+0x556)
#define MT6359_RTC_DSN_ID                    (MT6359_PMIC_REG_BASE+0x580)
#define MT6359_RTC_DSN_REV0                  (MT6359_PMIC_REG_BASE+0x582)
#define MT6359_RTC_DBI                       (MT6359_PMIC_REG_BASE+0x584)
#define MT6359_RTC_DXI                       (MT6359_PMIC_REG_BASE+0x586)
#define MT6359_RTC_BBPU                      (MT6359_PMIC_REG_BASE+0x588)
#define MT6359_RTC_IRQ_STA                   (MT6359_PMIC_REG_BASE+0x58a)
#define MT6359_RTC_IRQ_EN                    (MT6359_PMIC_REG_BASE+0x58c)
#define MT6359_RTC_CII_EN                    (MT6359_PMIC_REG_BASE+0x58e)
#define MT6359_RTC_AL_MASK                   (MT6359_PMIC_REG_BASE+0x590)
#define MT6359_RTC_TC_SEC                    (MT6359_PMIC_REG_BASE+0x592)
#define MT6359_RTC_TC_MIN                    (MT6359_PMIC_REG_BASE+0x594)
#define MT6359_RTC_TC_HOU                    (MT6359_PMIC_REG_BASE+0x596)
#define MT6359_RTC_TC_DOM                    (MT6359_PMIC_REG_BASE+0x598)
#define MT6359_RTC_TC_DOW                    (MT6359_PMIC_REG_BASE+0x59a)
#define MT6359_RTC_TC_MTH                    (MT6359_PMIC_REG_BASE+0x59c)
#define MT6359_RTC_TC_YEA                    (MT6359_PMIC_REG_BASE+0x59e)
#define MT6359_RTC_AL_SEC                    (MT6359_PMIC_REG_BASE+0x5a0)
#define MT6359_RTC_AL_MIN                    (MT6359_PMIC_REG_BASE+0x5a2)
#define MT6359_RTC_AL_HOU                    (MT6359_PMIC_REG_BASE+0x5a4)
#define MT6359_RTC_AL_DOM                    (MT6359_PMIC_REG_BASE+0x5a6)
#define MT6359_RTC_AL_DOW                    (MT6359_PMIC_REG_BASE+0x5a8)
#define MT6359_RTC_AL_MTH                    (MT6359_PMIC_REG_BASE+0x5aa)
#define MT6359_RTC_AL_YEA                    (MT6359_PMIC_REG_BASE+0x5ac)
#define MT6359_RTC_OSC32CON                  (MT6359_PMIC_REG_BASE+0x5ae)
#define MT6359_RTC_POWERKEY1                 (MT6359_PMIC_REG_BASE+0x5b0)
#define MT6359_RTC_POWERKEY2                 (MT6359_PMIC_REG_BASE+0x5b2)
#define MT6359_RTC_PDN1                      (MT6359_PMIC_REG_BASE+0x5b4)
#define MT6359_RTC_PDN2                      (MT6359_PMIC_REG_BASE+0x5b6)
#define MT6359_RTC_SPAR0                     (MT6359_PMIC_REG_BASE+0x5b8)
#define MT6359_RTC_SPAR1                     (MT6359_PMIC_REG_BASE+0x5ba)
#define MT6359_RTC_PROT                      (MT6359_PMIC_REG_BASE+0x5bc)
#define MT6359_RTC_DIFF                      (MT6359_PMIC_REG_BASE+0x5be)
#define MT6359_RTC_CALI                      (MT6359_PMIC_REG_BASE+0x5c0)
#define MT6359_RTC_WRTGR                     (MT6359_PMIC_REG_BASE+0x5c2)
#define MT6359_RTC_CON                       (MT6359_PMIC_REG_BASE+0x5c4)
#define MT6359_RTC_SEC_CTRL                  (MT6359_PMIC_REG_BASE+0x5c6)
#define MT6359_RTC_INT_CNT                   (MT6359_PMIC_REG_BASE+0x5c8)
#define MT6359_RTC_SEC_DAT0                  (MT6359_PMIC_REG_BASE+0x5ca)
#define MT6359_RTC_SEC_DAT1                  (MT6359_PMIC_REG_BASE+0x5cc)
#define MT6359_RTC_SEC_DAT2                  (MT6359_PMIC_REG_BASE+0x5ce)
#define MT6359_RTC_SEC_DSN_ID                (MT6359_PMIC_REG_BASE+0x600)
#define MT6359_RTC_SEC_DSN_REV0              (MT6359_PMIC_REG_BASE+0x602)
#define MT6359_RTC_SEC_DBI                   (MT6359_PMIC_REG_BASE+0x604)
#define MT6359_RTC_SEC_DXI                   (MT6359_PMIC_REG_BASE+0x606)
#define MT6359_RTC_TC_SEC_SEC                (MT6359_PMIC_REG_BASE+0x608)
#define MT6359_RTC_TC_MIN_SEC                (MT6359_PMIC_REG_BASE+0x60a)
#define MT6359_RTC_TC_HOU_SEC                (MT6359_PMIC_REG_BASE+0x60c)
#define MT6359_RTC_TC_DOM_SEC                (MT6359_PMIC_REG_BASE+0x60e)
#define MT6359_RTC_TC_DOW_SEC                (MT6359_PMIC_REG_BASE+0x610)
#define MT6359_RTC_TC_MTH_SEC                (MT6359_PMIC_REG_BASE+0x612)
#define MT6359_RTC_TC_YEA_SEC                (MT6359_PMIC_REG_BASE+0x614)
#define MT6359_RTC_SEC_CK_PDN                (MT6359_PMIC_REG_BASE+0x616)
#define MT6359_RTC_SEC_WRTGR                 (MT6359_PMIC_REG_BASE+0x618)
#define MT6359_DCXO_DSN_ID                   (MT6359_PMIC_REG_BASE+0x780)
#define MT6359_DCXO_DSN_REV0                 (MT6359_PMIC_REG_BASE+0x782)
#define MT6359_DCXO_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x784)
#define MT6359_DCXO_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x786)
#define MT6359_DCXO_CW00                     (MT6359_PMIC_REG_BASE+0x788)
#define MT6359_DCXO_CW00_SET                 (MT6359_PMIC_REG_BASE+0x78a)
#define MT6359_DCXO_CW00_CLR                 (MT6359_PMIC_REG_BASE+0x78c)
#define MT6359_DCXO_CW01                     (MT6359_PMIC_REG_BASE+0x78e)
#define MT6359_DCXO_CW02                     (MT6359_PMIC_REG_BASE+0x790)
#define MT6359_DCXO_CW03                     (MT6359_PMIC_REG_BASE+0x792)
#define MT6359_DCXO_CW04                     (MT6359_PMIC_REG_BASE+0x794)
#define MT6359_DCXO_CW05                     (MT6359_PMIC_REG_BASE+0x796)
#define MT6359_DCXO_CW06                     (MT6359_PMIC_REG_BASE+0x798)
#define MT6359_DCXO_CW07                     (MT6359_PMIC_REG_BASE+0x79a)
#define MT6359_DCXO_CW08                     (MT6359_PMIC_REG_BASE+0x79c)
#define MT6359_DCXO_CW09                     (MT6359_PMIC_REG_BASE+0x79e)
#define MT6359_DCXO_CW09_SET                 (MT6359_PMIC_REG_BASE+0x7a0)
#define MT6359_DCXO_CW09_CLR                 (MT6359_PMIC_REG_BASE+0x7a2)
#define MT6359_DCXO_CW10                     (MT6359_PMIC_REG_BASE+0x7a4)
#define MT6359_DCXO_CW11                     (MT6359_PMIC_REG_BASE+0x7a6)
#define MT6359_DCXO_CW12                     (MT6359_PMIC_REG_BASE+0x7a8)
#define MT6359_DCXO_CW13                     (MT6359_PMIC_REG_BASE+0x7aa)
#define MT6359_DCXO_CW14                     (MT6359_PMIC_REG_BASE+0x7ac)
#define MT6359_DCXO_CW15                     (MT6359_PMIC_REG_BASE+0x7ae)
#define MT6359_DCXO_CW16                     (MT6359_PMIC_REG_BASE+0x7b0)
#define MT6359_DCXO_CW17                     (MT6359_PMIC_REG_BASE+0x7b2)
#define MT6359_DCXO_CW18                     (MT6359_PMIC_REG_BASE+0x7b4)
#define MT6359_DCXO_CW19                     (MT6359_PMIC_REG_BASE+0x7b6)
#define MT6359_DCXO_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x7b8)
#define MT6359_DCXO_ELR0                     (MT6359_PMIC_REG_BASE+0x7ba)
#define MT6359_PSC_TOP_ID                    (MT6359_PMIC_REG_BASE+0x900)
#define MT6359_PSC_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x902)
#define MT6359_PSC_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x904)
#define MT6359_PSC_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x906)
#define MT6359_PSC_TPM0                      (MT6359_PMIC_REG_BASE+0x908)
#define MT6359_PSC_TPM1                      (MT6359_PMIC_REG_BASE+0x90a)
#define MT6359_PSC_TOP_CLKCTL_0              (MT6359_PMIC_REG_BASE+0x90c)
#define MT6359_PSC_TOP_RSTCTL_0              (MT6359_PMIC_REG_BASE+0x90e)
#define MT6359_PSC_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x910)
#define MT6359_PSC_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x912)
#define MT6359_PSC_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x914)
#define MT6359_PSC_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x916)
#define MT6359_PSC_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x918)
#define MT6359_PSC_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x91a)
#define MT6359_PSC_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x91c)
#define MT6359_PSC_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x91e)
#define MT6359_PSC_TOP_INT_MISC_CON          (MT6359_PMIC_REG_BASE+0x920)
#define MT6359_PSC_TOP_INT_MISC_CON_SET      (MT6359_PMIC_REG_BASE+0x922)
#define MT6359_PSC_TOP_INT_MISC_CON_CLR      (MT6359_PMIC_REG_BASE+0x924)
#define MT6359_PSC_TOP_MON_CTL               (MT6359_PMIC_REG_BASE+0x926)
#define MT6359_STRUP_ID                      (MT6359_PMIC_REG_BASE+0x980)
#define MT6359_STRUP_REV0                    (MT6359_PMIC_REG_BASE+0x982)
#define MT6359_STRUP_DBI                     (MT6359_PMIC_REG_BASE+0x984)
#define MT6359_STRUP_DSN_FPI                 (MT6359_PMIC_REG_BASE+0x986)
#define MT6359_STRUP_ANA_CON0                (MT6359_PMIC_REG_BASE+0x988)
#define MT6359_STRUP_ANA_CON1                (MT6359_PMIC_REG_BASE+0x98a)
#define MT6359_STRUP_ANA_CON2                (MT6359_PMIC_REG_BASE+0x98c)
#define MT6359_STRUP_ANA_CON3                (MT6359_PMIC_REG_BASE+0x98e)
#define MT6359_STRUP_ELR_NUM                 (MT6359_PMIC_REG_BASE+0x990)
#define MT6359_STRUP_ELR_0                   (MT6359_PMIC_REG_BASE+0x992)
#define MT6359_PSEQ_ID                       (MT6359_PMIC_REG_BASE+0xa00)
#define MT6359_PSEQ_REV0                     (MT6359_PMIC_REG_BASE+0xa02)
#define MT6359_PSEQ_DBI                      (MT6359_PMIC_REG_BASE+0xa04)
#define MT6359_PSEQ_DXI                      (MT6359_PMIC_REG_BASE+0xa06)
#define MT6359_PPCCTL0                       (MT6359_PMIC_REG_BASE+0xa08)
#define MT6359_PPCCTL1                       (MT6359_PMIC_REG_BASE+0xa0a)
#define MT6359_PPCCFG0                       (MT6359_PMIC_REG_BASE+0xa0c)
#define MT6359_STRUP_CON9                    (MT6359_PMIC_REG_BASE+0xa0e)
#define MT6359_STRUP_CON11                   (MT6359_PMIC_REG_BASE+0xa10)
#define MT6359_STRUP_CON12                   (MT6359_PMIC_REG_BASE+0xa12)
#define MT6359_STRUP_CON13                   (MT6359_PMIC_REG_BASE+0xa14)
#define MT6359_PWRKEY_PRESS_STS              (MT6359_PMIC_REG_BASE+0xa16)
#define MT6359_PORFLAG                       (MT6359_PMIC_REG_BASE+0xa18)
#define MT6359_STRUP_CON4                    (MT6359_PMIC_REG_BASE+0xa1a)
#define MT6359_STRUP_CON1                    (MT6359_PMIC_REG_BASE+0xa1c)
#define MT6359_STRUP_CON2                    (MT6359_PMIC_REG_BASE+0xa1e)
#define MT6359_STRUP_CON5                    (MT6359_PMIC_REG_BASE+0xa20)
#define MT6359_STRUP_CON19                   (MT6359_PMIC_REG_BASE+0xa22)
#define MT6359_STRUP_PGDEB0                  (MT6359_PMIC_REG_BASE+0xa24)
#define MT6359_STRUP_PGDEB1                  (MT6359_PMIC_REG_BASE+0xa26)
#define MT6359_STRUP_PGENB0                  (MT6359_PMIC_REG_BASE+0xa28)
#define MT6359_STRUP_PGENB1                  (MT6359_PMIC_REG_BASE+0xa2a)
#define MT6359_STRUP_OCENB0                  (MT6359_PMIC_REG_BASE+0xa2c)
#define MT6359_STRUP_OCENB1                  (MT6359_PMIC_REG_BASE+0xa2e)
#define MT6359_PPCTST0                       (MT6359_PMIC_REG_BASE+0xa30)
#define MT6359_PPCCTL2                       (MT6359_PMIC_REG_BASE+0xa32)
#define MT6359_STRUP_CON10                   (MT6359_PMIC_REG_BASE+0xa34)
#define MT6359_STRUP_CON3                    (MT6359_PMIC_REG_BASE+0xa36)
#define MT6359_STRUP_CON6                    (MT6359_PMIC_REG_BASE+0xa38)
#define MT6359_CPSWKEY                       (MT6359_PMIC_REG_BASE+0xa3a)
#define MT6359_CPSCFG0                       (MT6359_PMIC_REG_BASE+0xa3c)
#define MT6359_CPSDSA0                       (MT6359_PMIC_REG_BASE+0xa3e)
#define MT6359_CPSDSA1                       (MT6359_PMIC_REG_BASE+0xa40)
#define MT6359_CPSDSA2                       (MT6359_PMIC_REG_BASE+0xa42)
#define MT6359_CPSDSA3                       (MT6359_PMIC_REG_BASE+0xa44)
#define MT6359_CPSDSA4                       (MT6359_PMIC_REG_BASE+0xa46)
#define MT6359_CPSDSA5                       (MT6359_PMIC_REG_BASE+0xa48)
#define MT6359_CPSDSA6                       (MT6359_PMIC_REG_BASE+0xa4a)
#define MT6359_CPSDSA7                       (MT6359_PMIC_REG_BASE+0xa4c)
#define MT6359_CPSDSA8                       (MT6359_PMIC_REG_BASE+0xa4e)
#define MT6359_CPSDSA9                       (MT6359_PMIC_REG_BASE+0xa50)
#define MT6359_PSEQ_ELR_NUM                  (MT6359_PMIC_REG_BASE+0xa52)
#define MT6359_PSEQ_ELR0                     (MT6359_PMIC_REG_BASE+0xa54)
#define MT6359_PSEQ_ELR1                     (MT6359_PMIC_REG_BASE+0xa56)
#define MT6359_PSEQ_ELR2                     (MT6359_PMIC_REG_BASE+0xa58)
#define MT6359_PSEQ_ELR3                     (MT6359_PMIC_REG_BASE+0xa5a)
#define MT6359_CPSUSA_ELR0                   (MT6359_PMIC_REG_BASE+0xa5c)
#define MT6359_CPSUSA_ELR1                   (MT6359_PMIC_REG_BASE+0xa5e)
#define MT6359_CPSUSA_ELR2                   (MT6359_PMIC_REG_BASE+0xa60)
#define MT6359_CPSUSA_ELR3                   (MT6359_PMIC_REG_BASE+0xa62)
#define MT6359_CPSUSA_ELR4                   (MT6359_PMIC_REG_BASE+0xa64)
#define MT6359_CPSUSA_ELR5                   (MT6359_PMIC_REG_BASE+0xa66)
#define MT6359_CPSUSA_ELR6                   (MT6359_PMIC_REG_BASE+0xa68)
#define MT6359_CPSUSA_ELR7                   (MT6359_PMIC_REG_BASE+0xa6a)
#define MT6359_CPSUSA_ELR8                   (MT6359_PMIC_REG_BASE+0xa6c)
#define MT6359_CPSUSA_ELR9                   (MT6359_PMIC_REG_BASE+0xa6e)
#define MT6359_CHRDET_ID                     (MT6359_PMIC_REG_BASE+0xa80)
#define MT6359_CHRDET_REV0                   (MT6359_PMIC_REG_BASE+0xa82)
#define MT6359_CHRDET_DBI                    (MT6359_PMIC_REG_BASE+0xa84)
#define MT6359_CHRDET_DXI                    (MT6359_PMIC_REG_BASE+0xa86)
#define MT6359_CHR_CON0                      (MT6359_PMIC_REG_BASE+0xa88)
#define MT6359_CHR_CON1                      (MT6359_PMIC_REG_BASE+0xa8a)
#define MT6359_CHR_CON2                      (MT6359_PMIC_REG_BASE+0xa8c)
#define MT6359_PCHR_VREF_ANA_DA0             (MT6359_PMIC_REG_BASE+0xa8e)
#define MT6359_PCHR_VREF_ANA_CON0            (MT6359_PMIC_REG_BASE+0xa90)
#define MT6359_PCHR_VREF_ANA_CON1            (MT6359_PMIC_REG_BASE+0xa92)
#define MT6359_PCHR_VREF_ANA_CON2            (MT6359_PMIC_REG_BASE+0xa94)
#define MT6359_PCHR_VREF_ANA_CON3            (MT6359_PMIC_REG_BASE+0xa96)
#define MT6359_PCHR_VREF_ANA_CON4            (MT6359_PMIC_REG_BASE+0xa98)
#define MT6359_PCHR_VREF_ELR_NUM             (MT6359_PMIC_REG_BASE+0xa9a)
#define MT6359_PCHR_VREF_ELR_0               (MT6359_PMIC_REG_BASE+0xa9c)
#define MT6359_PCHR_VREF_ELR_1               (MT6359_PMIC_REG_BASE+0xa9e)
#define MT6359_BM_TOP_DSN_ID                 (MT6359_PMIC_REG_BASE+0xc00)
#define MT6359_BM_TOP_DSN_REV0               (MT6359_PMIC_REG_BASE+0xc02)
#define MT6359_BM_TOP_DBI                    (MT6359_PMIC_REG_BASE+0xc04)
#define MT6359_BM_TOP_DXI                    (MT6359_PMIC_REG_BASE+0xc06)
#define MT6359_BM_TPM0                       (MT6359_PMIC_REG_BASE+0xc08)
#define MT6359_BM_TPM1                       (MT6359_PMIC_REG_BASE+0xc0a)
#define MT6359_BM_TOP_CKPDN_CON0             (MT6359_PMIC_REG_BASE+0xc0c)
#define MT6359_BM_TOP_CKPDN_CON0_SET         (MT6359_PMIC_REG_BASE+0xc0e)
#define MT6359_BM_TOP_CKPDN_CON0_CLR         (MT6359_PMIC_REG_BASE+0xc10)
#define MT6359_BM_TOP_CKSEL_CON0             (MT6359_PMIC_REG_BASE+0xc12)
#define MT6359_BM_TOP_CKSEL_CON0_SET         (MT6359_PMIC_REG_BASE+0xc14)
#define MT6359_BM_TOP_CKSEL_CON0_CLR         (MT6359_PMIC_REG_BASE+0xc16)
#define MT6359_BM_TOP_CKDIVSEL_CON0          (MT6359_PMIC_REG_BASE+0xc18)
#define MT6359_BM_TOP_CKDIVSEL_CON0_SET      (MT6359_PMIC_REG_BASE+0xc1a)
#define MT6359_BM_TOP_CKDIVSEL_CON0_CLR      (MT6359_PMIC_REG_BASE+0xc1c)
#define MT6359_BM_TOP_CKHWEN_CON0            (MT6359_PMIC_REG_BASE+0xc1e)
#define MT6359_BM_TOP_CKHWEN_CON0_SET        (MT6359_PMIC_REG_BASE+0xc20)
#define MT6359_BM_TOP_CKHWEN_CON0_CLR        (MT6359_PMIC_REG_BASE+0xc22)
#define MT6359_BM_TOP_CKTST_CON0             (MT6359_PMIC_REG_BASE+0xc24)
#define MT6359_BM_TOP_RST_CON0               (MT6359_PMIC_REG_BASE+0xc26)
#define MT6359_BM_TOP_RST_CON0_SET           (MT6359_PMIC_REG_BASE+0xc28)
#define MT6359_BM_TOP_RST_CON0_CLR           (MT6359_PMIC_REG_BASE+0xc2a)
#define MT6359_BM_TOP_RST_CON1               (MT6359_PMIC_REG_BASE+0xc2c)
#define MT6359_BM_TOP_RST_CON1_SET           (MT6359_PMIC_REG_BASE+0xc2e)
#define MT6359_BM_TOP_RST_CON1_CLR           (MT6359_PMIC_REG_BASE+0xc30)
#define MT6359_BM_TOP_INT_CON0               (MT6359_PMIC_REG_BASE+0xc32)
#define MT6359_BM_TOP_INT_CON0_SET           (MT6359_PMIC_REG_BASE+0xc34)
#define MT6359_BM_TOP_INT_CON0_CLR           (MT6359_PMIC_REG_BASE+0xc36)
#define MT6359_BM_TOP_INT_CON1               (MT6359_PMIC_REG_BASE+0xc38)
#define MT6359_BM_TOP_INT_CON1_SET           (MT6359_PMIC_REG_BASE+0xc3a)
#define MT6359_BM_TOP_INT_CON1_CLR           (MT6359_PMIC_REG_BASE+0xc3c)
#define MT6359_BM_TOP_INT_MASK_CON0          (MT6359_PMIC_REG_BASE+0xc3e)
#define MT6359_BM_TOP_INT_MASK_CON0_SET      (MT6359_PMIC_REG_BASE+0xc40)
#define MT6359_BM_TOP_INT_MASK_CON0_CLR      (MT6359_PMIC_REG_BASE+0xc42)
#define MT6359_BM_TOP_INT_MASK_CON1          (MT6359_PMIC_REG_BASE+0xc44)
#define MT6359_BM_TOP_INT_MASK_CON1_SET      (MT6359_PMIC_REG_BASE+0xc46)
#define MT6359_BM_TOP_INT_MASK_CON1_CLR      (MT6359_PMIC_REG_BASE+0xc48)
#define MT6359_BM_TOP_INT_STATUS0            (MT6359_PMIC_REG_BASE+0xc4a)
#define MT6359_BM_TOP_INT_STATUS1            (MT6359_PMIC_REG_BASE+0xc4c)
#define MT6359_BM_TOP_INT_RAW_STATUS0        (MT6359_PMIC_REG_BASE+0xc4e)
#define MT6359_BM_TOP_INT_RAW_STATUS1        (MT6359_PMIC_REG_BASE+0xc50)
#define MT6359_BM_TOP_INT_MISC_CON           (MT6359_PMIC_REG_BASE+0xc52)
#define MT6359_BM_TOP_DBG_CON                (MT6359_PMIC_REG_BASE+0xc54)
#define MT6359_BM_TOP_RSV0                   (MT6359_PMIC_REG_BASE+0xc56)
#define MT6359_BM_WKEY0                      (MT6359_PMIC_REG_BASE+0xc58)
#define MT6359_BM_WKEY1                      (MT6359_PMIC_REG_BASE+0xc5a)
#define MT6359_BM_WKEY2                      (MT6359_PMIC_REG_BASE+0xc5c)
#define MT6359_FGADC_ANA_DSN_ID              (MT6359_PMIC_REG_BASE+0xc80)
#define MT6359_FGADC_ANA_DSN_REV0            (MT6359_PMIC_REG_BASE+0xc82)
#define MT6359_FGADC_ANA_DSN_DBI             (MT6359_PMIC_REG_BASE+0xc84)
#define MT6359_FGADC_ANA_DSN_DXI             (MT6359_PMIC_REG_BASE+0xc86)
#define MT6359_FGADC_ANA_CON0                (MT6359_PMIC_REG_BASE+0xc88)
#define MT6359_FGADC_ANA_TEST_CON0           (MT6359_PMIC_REG_BASE+0xc8a)
#define MT6359_FGADC_ANA_ELR_NUM             (MT6359_PMIC_REG_BASE+0xc8c)
#define MT6359_FGADC_ANA_ELR0                (MT6359_PMIC_REG_BASE+0xc8e)
#define MT6359_FGADC0_DSN_ID                 (MT6359_PMIC_REG_BASE+0xd00)
#define MT6359_FGADC0_DSN_REV0               (MT6359_PMIC_REG_BASE+0xd02)
#define MT6359_FGADC0_DSN_DBI                (MT6359_PMIC_REG_BASE+0xd04)
#define MT6359_FGADC0_DSN_DXI                (MT6359_PMIC_REG_BASE+0xd06)
#define MT6359_FGADC_CON0                    (MT6359_PMIC_REG_BASE+0xd08)
#define MT6359_FGADC_CON1                    (MT6359_PMIC_REG_BASE+0xd0a)
#define MT6359_FGADC_CON2                    (MT6359_PMIC_REG_BASE+0xd0c)
#define MT6359_FGADC_CON3                    (MT6359_PMIC_REG_BASE+0xd0e)
#define MT6359_FGADC_CON4                    (MT6359_PMIC_REG_BASE+0xd10)
#define MT6359_FGADC_CON5                    (MT6359_PMIC_REG_BASE+0xd12)
#define MT6359_FGADC_RST_CON0                (MT6359_PMIC_REG_BASE+0xd14)
#define MT6359_FGADC_CAR_CON0                (MT6359_PMIC_REG_BASE+0xd16)
#define MT6359_FGADC_CAR_CON1                (MT6359_PMIC_REG_BASE+0xd18)
#define MT6359_FGADC_CARTH_CON0              (MT6359_PMIC_REG_BASE+0xd1c)
#define MT6359_FGADC_CARTH_CON1              (MT6359_PMIC_REG_BASE+0xd1e)
#define MT6359_FGADC_CARTH_CON2              (MT6359_PMIC_REG_BASE+0xd20)
#define MT6359_FGADC_CARTH_CON3              (MT6359_PMIC_REG_BASE+0xd22)
#define MT6359_FGADC_NCAR_CON0               (MT6359_PMIC_REG_BASE+0xd24)
#define MT6359_FGADC_NCAR_CON1               (MT6359_PMIC_REG_BASE+0xd26)
#define MT6359_FGADC_NCAR_CON2               (MT6359_PMIC_REG_BASE+0xd28)
#define MT6359_FGADC_NCAR_CON3               (MT6359_PMIC_REG_BASE+0xd2a)
#define MT6359_FGADC_IAVG_CON0               (MT6359_PMIC_REG_BASE+0xd2c)
#define MT6359_FGADC_IAVG_CON1               (MT6359_PMIC_REG_BASE+0xd2e)
#define MT6359_FGADC_IAVG_CON2               (MT6359_PMIC_REG_BASE+0xd30)
#define MT6359_FGADC_IAVG_CON3               (MT6359_PMIC_REG_BASE+0xd32)
#define MT6359_FGADC_IAVG_CON4               (MT6359_PMIC_REG_BASE+0xd34)
#define MT6359_FGADC_IAVG_CON5               (MT6359_PMIC_REG_BASE+0xd36)
#define MT6359_FGADC_NTER_CON0               (MT6359_PMIC_REG_BASE+0xd38)
#define MT6359_FGADC_NTER_CON1               (MT6359_PMIC_REG_BASE+0xd3a)
#define MT6359_FGADC_SON_CON0                (MT6359_PMIC_REG_BASE+0xd3e)
#define MT6359_FGADC_SON_CON1                (MT6359_PMIC_REG_BASE+0xd40)
#define MT6359_FGADC_SON_CON2                (MT6359_PMIC_REG_BASE+0xd42)
#define MT6359_FGADC_SOFF_CON0               (MT6359_PMIC_REG_BASE+0xd44)
#define MT6359_FGADC_SOFF_CON1               (MT6359_PMIC_REG_BASE+0xd46)
#define MT6359_FGADC_SOFF_CON2               (MT6359_PMIC_REG_BASE+0xd48)
#define MT6359_FGADC_SOFF_CON3               (MT6359_PMIC_REG_BASE+0xd4a)
#define MT6359_FGADC_SOFF_CON4               (MT6359_PMIC_REG_BASE+0xd4c)
#define MT6359_FGADC_ZCV_CON0                (MT6359_PMIC_REG_BASE+0xd4e)
#define MT6359_FGADC_ZCV_CON1                (MT6359_PMIC_REG_BASE+0xd50)
#define MT6359_FGADC_ZCV_CON2                (MT6359_PMIC_REG_BASE+0xd52)
#define MT6359_FGADC_ZCV_CON3                (MT6359_PMIC_REG_BASE+0xd54)
#define MT6359_FGADC_ZCVTH_CON0              (MT6359_PMIC_REG_BASE+0xd58)
#define MT6359_FGADC_ZCVTH_CON1              (MT6359_PMIC_REG_BASE+0xd5a)
#define MT6359_FGADC1_DSN_ID                 (MT6359_PMIC_REG_BASE+0xd80)
#define MT6359_FGADC1_DSN_REV0               (MT6359_PMIC_REG_BASE+0xd82)
#define MT6359_FGADC1_DSN_DBI                (MT6359_PMIC_REG_BASE+0xd84)
#define MT6359_FGADC1_DSN_DXI                (MT6359_PMIC_REG_BASE+0xd86)
#define MT6359_FGADC_R_CON0                  (MT6359_PMIC_REG_BASE+0xd88)
#define MT6359_FGADC_CUR_CON0                (MT6359_PMIC_REG_BASE+0xd8a)
#define MT6359_FGADC_CUR_CON1                (MT6359_PMIC_REG_BASE+0xd8c)
#define MT6359_FGADC_CUR_CON2                (MT6359_PMIC_REG_BASE+0xd8e)
#define MT6359_FGADC_CUR_CON3                (MT6359_PMIC_REG_BASE+0xd90)
#define MT6359_FGADC_OFFSET_CON0             (MT6359_PMIC_REG_BASE+0xd92)
#define MT6359_FGADC_OFFSET_CON1             (MT6359_PMIC_REG_BASE+0xd94)
#define MT6359_FGADC_GAIN_CON0               (MT6359_PMIC_REG_BASE+0xd96)
#define MT6359_FGADC_TEST_CON0               (MT6359_PMIC_REG_BASE+0xd98)
#define MT6359_SYSTEM_INFO_CON0              (MT6359_PMIC_REG_BASE+0xd9a)
#define MT6359_SYSTEM_INFO_CON1              (MT6359_PMIC_REG_BASE+0xd9c)
#define MT6359_SYSTEM_INFO_CON2              (MT6359_PMIC_REG_BASE+0xd9e)
#define MT6359_BATON_ANA_DSN_ID              (MT6359_PMIC_REG_BASE+0xe00)
#define MT6359_BATON_ANA_DSN_REV0            (MT6359_PMIC_REG_BASE+0xe02)
#define MT6359_BATON_ANA_DSN_DBI             (MT6359_PMIC_REG_BASE+0xe04)
#define MT6359_BATON_ANA_DSN_DXI             (MT6359_PMIC_REG_BASE+0xe06)
#define MT6359_BATON_ANA_CON0                (MT6359_PMIC_REG_BASE+0xe08)
#define MT6359_BATON_ANA_MON0                (MT6359_PMIC_REG_BASE+0xe0a)
#define MT6359_BIF_ANA_MON0                  (MT6359_PMIC_REG_BASE+0xe0c)
#define MT6359_BATON_DSN_ID                  (MT6359_PMIC_REG_BASE+0xe80)
#define MT6359_BATON_DSN_REV0                (MT6359_PMIC_REG_BASE+0xe82)
#define MT6359_BATON_DSN_DBI                 (MT6359_PMIC_REG_BASE+0xe84)
#define MT6359_BATON_DSN_DXI                 (MT6359_PMIC_REG_BASE+0xe86)
#define MT6359_BATON_CON0                    (MT6359_PMIC_REG_BASE+0xe88)
#define MT6359_BATON_CON1                    (MT6359_PMIC_REG_BASE+0xe8a)
#define MT6359_BATON_CON2                    (MT6359_PMIC_REG_BASE+0xe8c)
#define MT6359_BIF_DSN_ID                    (MT6359_PMIC_REG_BASE+0xf00)
#define MT6359_BIF_DSN_REV0                  (MT6359_PMIC_REG_BASE+0xf02)
#define MT6359_BIF_DSN_DBI                   (MT6359_PMIC_REG_BASE+0xf04)
#define MT6359_BIF_DSN_DXI                   (MT6359_PMIC_REG_BASE+0xf06)
#define MT6359_BIF_CON0                      (MT6359_PMIC_REG_BASE+0xf08)
#define MT6359_BIF_CON1                      (MT6359_PMIC_REG_BASE+0xf0a)
#define MT6359_BIF_CON2                      (MT6359_PMIC_REG_BASE+0xf0c)
#define MT6359_BIF_CON3                      (MT6359_PMIC_REG_BASE+0xf0e)
#define MT6359_BIF_CON4                      (MT6359_PMIC_REG_BASE+0xf10)
#define MT6359_BIF_CON5                      (MT6359_PMIC_REG_BASE+0xf12)
#define MT6359_BIF_CON6                      (MT6359_PMIC_REG_BASE+0xf14)
#define MT6359_BIF_CON7                      (MT6359_PMIC_REG_BASE+0xf16)
#define MT6359_BIF_CON8                      (MT6359_PMIC_REG_BASE+0xf18)
#define MT6359_BIF_CON9                      (MT6359_PMIC_REG_BASE+0xf1a)
#define MT6359_BIF_CON10                     (MT6359_PMIC_REG_BASE+0xf1c)
#define MT6359_BIF_CON11                     (MT6359_PMIC_REG_BASE+0xf1e)
#define MT6359_BIF_CON12                     (MT6359_PMIC_REG_BASE+0xf20)
#define MT6359_BIF_CON13                     (MT6359_PMIC_REG_BASE+0xf22)
#define MT6359_BIF_CON14                     (MT6359_PMIC_REG_BASE+0xf24)
#define MT6359_BIF_CON15                     (MT6359_PMIC_REG_BASE+0xf26)
#define MT6359_BIF_CON16                     (MT6359_PMIC_REG_BASE+0xf28)
#define MT6359_BIF_CON17                     (MT6359_PMIC_REG_BASE+0xf2a)
#define MT6359_BIF_CON18                     (MT6359_PMIC_REG_BASE+0xf2c)
#define MT6359_BIF_CON19                     (MT6359_PMIC_REG_BASE+0xf2e)
#define MT6359_BIF_CON20                     (MT6359_PMIC_REG_BASE+0xf30)
#define MT6359_BIF_CON21                     (MT6359_PMIC_REG_BASE+0xf32)
#define MT6359_BIF_CON22                     (MT6359_PMIC_REG_BASE+0xf34)
#define MT6359_BIF_CON23                     (MT6359_PMIC_REG_BASE+0xf36)
#define MT6359_BIF_CON24                     (MT6359_PMIC_REG_BASE+0xf38)
#define MT6359_BIF_CON25                     (MT6359_PMIC_REG_BASE+0xf3a)
#define MT6359_BIF_CON26                     (MT6359_PMIC_REG_BASE+0xf3c)
#define MT6359_BIF_CON27                     (MT6359_PMIC_REG_BASE+0xf3e)
#define MT6359_BIF_CON28                     (MT6359_PMIC_REG_BASE+0xf40)
#define MT6359_BIF_CON29                     (MT6359_PMIC_REG_BASE+0xf42)
#define MT6359_BIF_CON30                     (MT6359_PMIC_REG_BASE+0xf44)
#define MT6359_BIF_CON31                     (MT6359_PMIC_REG_BASE+0xf46)
#define MT6359_BIF_CON32                     (MT6359_PMIC_REG_BASE+0xf48)
#define MT6359_BIF_CON33                     (MT6359_PMIC_REG_BASE+0xf4a)
#define MT6359_BIF_CON34                     (MT6359_PMIC_REG_BASE+0xf4c)
#define MT6359_BIF_CON35                     (MT6359_PMIC_REG_BASE+0xf4e)
#define MT6359_BIF_CON36                     (MT6359_PMIC_REG_BASE+0xf50)
#define MT6359_BIF_CON37                     (MT6359_PMIC_REG_BASE+0xf52)
#define MT6359_BIF_CON38                     (MT6359_PMIC_REG_BASE+0xf54)
#define MT6359_BIF_CON39                     (MT6359_PMIC_REG_BASE+0xf56)
#define MT6359_HK_TOP_ID                     (MT6359_PMIC_REG_BASE+0xf80)
#define MT6359_HK_TOP_REV0                   (MT6359_PMIC_REG_BASE+0xf82)
#define MT6359_HK_TOP_DBI                    (MT6359_PMIC_REG_BASE+0xf84)
#define MT6359_HK_TOP_DXI                    (MT6359_PMIC_REG_BASE+0xf86)
#define MT6359_HK_TPM0                       (MT6359_PMIC_REG_BASE+0xf88)
#define MT6359_HK_TPM1                       (MT6359_PMIC_REG_BASE+0xf8a)
#define MT6359_HK_TOP_CLK_CON0               (MT6359_PMIC_REG_BASE+0xf8c)
#define MT6359_HK_TOP_CLK_CON1               (MT6359_PMIC_REG_BASE+0xf8e)
#define MT6359_HK_TOP_RST_CON0               (MT6359_PMIC_REG_BASE+0xf90)
#define MT6359_HK_TOP_INT_CON0               (MT6359_PMIC_REG_BASE+0xf92)
#define MT6359_HK_TOP_INT_CON0_SET           (MT6359_PMIC_REG_BASE+0xf94)
#define MT6359_HK_TOP_INT_CON0_CLR           (MT6359_PMIC_REG_BASE+0xf96)
#define MT6359_HK_TOP_INT_MASK_CON0          (MT6359_PMIC_REG_BASE+0xf98)
#define MT6359_HK_TOP_INT_MASK_CON0_SET      (MT6359_PMIC_REG_BASE+0xf9a)
#define MT6359_HK_TOP_INT_MASK_CON0_CLR      (MT6359_PMIC_REG_BASE+0xf9c)
#define MT6359_HK_TOP_INT_STATUS0            (MT6359_PMIC_REG_BASE+0xf9e)
#define MT6359_HK_TOP_INT_RAW_STATUS0        (MT6359_PMIC_REG_BASE+0xfa0)
#define MT6359_HK_TOP_MON_CON0               (MT6359_PMIC_REG_BASE+0xfa2)
#define MT6359_HK_TOP_MON_CON1               (MT6359_PMIC_REG_BASE+0xfa4)
#define MT6359_HK_TOP_MON_CON2               (MT6359_PMIC_REG_BASE+0xfa6)
#define MT6359_HK_TOP_CHR_CON                (MT6359_PMIC_REG_BASE+0xfa8)
#define MT6359_HK_TOP_ANA_CON                (MT6359_PMIC_REG_BASE+0xfaa)
#define MT6359_HK_TOP_AUXADC_ANA             (MT6359_PMIC_REG_BASE+0xfac)
#define MT6359_HK_TOP_STRUP                  (MT6359_PMIC_REG_BASE+0xfae)
#define MT6359_HK_TOP_LDO_CON                (MT6359_PMIC_REG_BASE+0xfb0)
#define MT6359_HK_TOP_LDO_STATUS             (MT6359_PMIC_REG_BASE+0xfb2)
#define MT6359_HK_TOP_WKEY                   (MT6359_PMIC_REG_BASE+0xfb4)
#define MT6359_AUXADC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x1000)
#define MT6359_AUXADC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x1002)
#define MT6359_AUXADC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x1004)
#define MT6359_AUXADC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x1006)
#define MT6359_AUXADC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1008)
#define MT6359_AUXADC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x100a)
#define MT6359_AUXADC_ELR_NUM                (MT6359_PMIC_REG_BASE+0x100c)
#define MT6359_AUXADC_ELR_0                  (MT6359_PMIC_REG_BASE+0x100e)
#define MT6359_AUXADC_DIG_1_DSN_ID           (MT6359_PMIC_REG_BASE+0x1080)
#define MT6359_AUXADC_DIG_1_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1082)
#define MT6359_AUXADC_DIG_1_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1084)
#define MT6359_AUXADC_DIG_1_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1086)
#define MT6359_AUXADC_ADC0                   (MT6359_PMIC_REG_BASE+0x1088)
#define MT6359_AUXADC_ADC1                   (MT6359_PMIC_REG_BASE+0x108a)
#define MT6359_AUXADC_ADC2                   (MT6359_PMIC_REG_BASE+0x108c)
#define MT6359_AUXADC_ADC3                   (MT6359_PMIC_REG_BASE+0x108e)
#define MT6359_AUXADC_ADC4                   (MT6359_PMIC_REG_BASE+0x1090)
#define MT6359_AUXADC_ADC5                   (MT6359_PMIC_REG_BASE+0x1092)
#define MT6359_AUXADC_ADC6                   (MT6359_PMIC_REG_BASE+0x1094)
#define MT6359_AUXADC_ADC7                   (MT6359_PMIC_REG_BASE+0x1096)
#define MT6359_AUXADC_ADC8                   (MT6359_PMIC_REG_BASE+0x1098)
#define MT6359_AUXADC_ADC9                   (MT6359_PMIC_REG_BASE+0x109a)
#define MT6359_AUXADC_ADC10                  (MT6359_PMIC_REG_BASE+0x109c)
#define MT6359_AUXADC_ADC11                  (MT6359_PMIC_REG_BASE+0x109e)
#define MT6359_AUXADC_ADC12                  (MT6359_PMIC_REG_BASE+0x10a0)
#define MT6359_AUXADC_ADC15                  (MT6359_PMIC_REG_BASE+0x10a2)
#define MT6359_AUXADC_ADC16                  (MT6359_PMIC_REG_BASE+0x10a4)
#define MT6359_AUXADC_ADC17                  (MT6359_PMIC_REG_BASE+0x10a6)
#define MT6359_AUXADC_ADC18                  (MT6359_PMIC_REG_BASE+0x10a8)
#define MT6359_AUXADC_ADC19                  (MT6359_PMIC_REG_BASE+0x10aa)
#define MT6359_AUXADC_ADC20                  (MT6359_PMIC_REG_BASE+0x10ac)
#define MT6359_AUXADC_ADC21                  (MT6359_PMIC_REG_BASE+0x10ae)
#define MT6359_AUXADC_ADC22                  (MT6359_PMIC_REG_BASE+0x10b0)
#define MT6359_AUXADC_ADC23                  (MT6359_PMIC_REG_BASE+0x10b2)
#define MT6359_AUXADC_ADC24                  (MT6359_PMIC_REG_BASE+0x10b4)
#define MT6359_AUXADC_ADC26                  (MT6359_PMIC_REG_BASE+0x10b6)
#define MT6359_AUXADC_ADC27                  (MT6359_PMIC_REG_BASE+0x10b8)
#define MT6359_AUXADC_ADC30                  (MT6359_PMIC_REG_BASE+0x10ba)
#define MT6359_AUXADC_ADC32                  (MT6359_PMIC_REG_BASE+0x10bc)
#define MT6359_AUXADC_ADC33                  (MT6359_PMIC_REG_BASE+0x10be)
#define MT6359_AUXADC_ADC34                  (MT6359_PMIC_REG_BASE+0x10c0)
#define MT6359_AUXADC_ADC37                  (MT6359_PMIC_REG_BASE+0x10c2)
#define MT6359_AUXADC_ADC38                  (MT6359_PMIC_REG_BASE+0x10c4)
#define MT6359_AUXADC_ADC39                  (MT6359_PMIC_REG_BASE+0x10c6)
#define MT6359_AUXADC_ADC40                  (MT6359_PMIC_REG_BASE+0x10c8)
#define MT6359_AUXADC_STA0                   (MT6359_PMIC_REG_BASE+0x10ca)
#define MT6359_AUXADC_STA1                   (MT6359_PMIC_REG_BASE+0x10cc)
#define MT6359_AUXADC_STA2                   (MT6359_PMIC_REG_BASE+0x10ce)
#define MT6359_AUXADC_DIG_2_DSN_ID           (MT6359_PMIC_REG_BASE+0x1100)
#define MT6359_AUXADC_DIG_2_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1102)
#define MT6359_AUXADC_DIG_2_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1104)
#define MT6359_AUXADC_DIG_2_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1106)
#define MT6359_AUXADC_RQST0                  (MT6359_PMIC_REG_BASE+0x1108)
#define MT6359_AUXADC_RQST1                  (MT6359_PMIC_REG_BASE+0x110a)
#define MT6359_AUXADC_DIG_3_DSN_ID           (MT6359_PMIC_REG_BASE+0x1180)
#define MT6359_AUXADC_DIG_3_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1182)
#define MT6359_AUXADC_DIG_3_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1184)
#define MT6359_AUXADC_DIG_3_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1186)
#define MT6359_AUXADC_CON0                   (MT6359_PMIC_REG_BASE+0x1188)
#define MT6359_AUXADC_CON0_SET               (MT6359_PMIC_REG_BASE+0x118a)
#define MT6359_AUXADC_CON0_CLR               (MT6359_PMIC_REG_BASE+0x118c)
#define MT6359_AUXADC_CON1                   (MT6359_PMIC_REG_BASE+0x118e)
#define MT6359_AUXADC_CON2                   (MT6359_PMIC_REG_BASE+0x1190)
#define MT6359_AUXADC_CON3                   (MT6359_PMIC_REG_BASE+0x1192)
#define MT6359_AUXADC_CON4                   (MT6359_PMIC_REG_BASE+0x1194)
#define MT6359_AUXADC_CON5                   (MT6359_PMIC_REG_BASE+0x1196)
#define MT6359_AUXADC_CON6                   (MT6359_PMIC_REG_BASE+0x1198)
#define MT6359_AUXADC_CON7                   (MT6359_PMIC_REG_BASE+0x119a)
#define MT6359_AUXADC_CON8                   (MT6359_PMIC_REG_BASE+0x119c)
#define MT6359_AUXADC_CON9                   (MT6359_PMIC_REG_BASE+0x119e)
#define MT6359_AUXADC_CON10                  (MT6359_PMIC_REG_BASE+0x11a0)
#define MT6359_AUXADC_CON11                  (MT6359_PMIC_REG_BASE+0x11a2)
#define MT6359_AUXADC_CON12                  (MT6359_PMIC_REG_BASE+0x11a4)
#define MT6359_AUXADC_CON13                  (MT6359_PMIC_REG_BASE+0x11a6)
#define MT6359_AUXADC_CON14                  (MT6359_PMIC_REG_BASE+0x11a8)
#define MT6359_AUXADC_CON15                  (MT6359_PMIC_REG_BASE+0x11aa)
#define MT6359_AUXADC_CON16                  (MT6359_PMIC_REG_BASE+0x11ac)
#define MT6359_AUXADC_CON17                  (MT6359_PMIC_REG_BASE+0x11ae)
#define MT6359_AUXADC_CON18                  (MT6359_PMIC_REG_BASE+0x11b0)
#define MT6359_AUXADC_CON19                  (MT6359_PMIC_REG_BASE+0x11b2)
#define MT6359_AUXADC_CON20                  (MT6359_PMIC_REG_BASE+0x11b4)
#define MT6359_AUXADC_CON21                  (MT6359_PMIC_REG_BASE+0x11b6)
#define MT6359_AUXADC_AUTORPT0               (MT6359_PMIC_REG_BASE+0x11b8)
#define MT6359_AUXADC_ACCDET                 (MT6359_PMIC_REG_BASE+0x11ba)
#define MT6359_AUXADC_DBG0                   (MT6359_PMIC_REG_BASE+0x11bc)
#define MT6359_AUXADC_NAG_0                  (MT6359_PMIC_REG_BASE+0x11be)
#define MT6359_AUXADC_NAG_1                  (MT6359_PMIC_REG_BASE+0x11c0)
#define MT6359_AUXADC_NAG_2                  (MT6359_PMIC_REG_BASE+0x11c2)
#define MT6359_AUXADC_NAG_3                  (MT6359_PMIC_REG_BASE+0x11c4)
#define MT6359_AUXADC_NAG_4                  (MT6359_PMIC_REG_BASE+0x11c6)
#define MT6359_AUXADC_NAG_5                  (MT6359_PMIC_REG_BASE+0x11c8)
#define MT6359_AUXADC_NAG_6                  (MT6359_PMIC_REG_BASE+0x11ca)
#define MT6359_AUXADC_NAG_7                  (MT6359_PMIC_REG_BASE+0x11cc)
#define MT6359_AUXADC_NAG_8                  (MT6359_PMIC_REG_BASE+0x11ce)
#define MT6359_AUXADC_NAG_9                  (MT6359_PMIC_REG_BASE+0x11d0)
#define MT6359_AUXADC_NAG_10                 (MT6359_PMIC_REG_BASE+0x11d2)
#define MT6359_AUXADC_NAG_11                 (MT6359_PMIC_REG_BASE+0x11d4)
#define MT6359_AUXADC_DIG_3_ELR_NUM          (MT6359_PMIC_REG_BASE+0x11d6)
#define MT6359_AUXADC_DIG_3_ELR0             (MT6359_PMIC_REG_BASE+0x11d8)
#define MT6359_AUXADC_DIG_3_ELR1             (MT6359_PMIC_REG_BASE+0x11da)
#define MT6359_AUXADC_DIG_3_ELR2             (MT6359_PMIC_REG_BASE+0x11dc)
#define MT6359_AUXADC_DIG_3_ELR3             (MT6359_PMIC_REG_BASE+0x11de)
#define MT6359_AUXADC_DIG_3_ELR4             (MT6359_PMIC_REG_BASE+0x11e0)
#define MT6359_AUXADC_DIG_3_ELR5             (MT6359_PMIC_REG_BASE+0x11e2)
#define MT6359_AUXADC_DIG_3_ELR6             (MT6359_PMIC_REG_BASE+0x11e4)
#define MT6359_AUXADC_DIG_3_ELR7             (MT6359_PMIC_REG_BASE+0x11e6)
#define MT6359_AUXADC_DIG_3_ELR8             (MT6359_PMIC_REG_BASE+0x11e8)
#define MT6359_AUXADC_DIG_3_ELR9             (MT6359_PMIC_REG_BASE+0x11ea)
#define MT6359_AUXADC_DIG_3_ELR10            (MT6359_PMIC_REG_BASE+0x11ec)
#define MT6359_AUXADC_DIG_3_ELR11            (MT6359_PMIC_REG_BASE+0x11ee)
#define MT6359_AUXADC_DIG_3_ELR12            (MT6359_PMIC_REG_BASE+0x11f0)
#define MT6359_AUXADC_DIG_3_ELR13            (MT6359_PMIC_REG_BASE+0x11f2)
#define MT6359_AUXADC_DIG_3_ELR14            (MT6359_PMIC_REG_BASE+0x11f4)
#define MT6359_AUXADC_DIG_3_ELR15            (MT6359_PMIC_REG_BASE+0x11f6)
#define MT6359_AUXADC_DIG_3_ELR16            (MT6359_PMIC_REG_BASE+0x11f8)
#define MT6359_AUXADC_DIG_4_DSN_ID           (MT6359_PMIC_REG_BASE+0x1200)
#define MT6359_AUXADC_DIG_4_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1202)
#define MT6359_AUXADC_DIG_4_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1204)
#define MT6359_AUXADC_DIG_4_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1206)
#define MT6359_AUXADC_IMP0                   (MT6359_PMIC_REG_BASE+0x1208)
#define MT6359_AUXADC_IMP1                   (MT6359_PMIC_REG_BASE+0x120a)
#define MT6359_AUXADC_IMP2                   (MT6359_PMIC_REG_BASE+0x120c)
#define MT6359_AUXADC_IMP3                   (MT6359_PMIC_REG_BASE+0x120e)
#define MT6359_AUXADC_IMP4                   (MT6359_PMIC_REG_BASE+0x1210)
#define MT6359_AUXADC_IMP5                   (MT6359_PMIC_REG_BASE+0x1212)
#define MT6359_AUXADC_LBAT0                  (MT6359_PMIC_REG_BASE+0x1214)
#define MT6359_AUXADC_LBAT1                  (MT6359_PMIC_REG_BASE+0x1216)
#define MT6359_AUXADC_LBAT2                  (MT6359_PMIC_REG_BASE+0x1218)
#define MT6359_AUXADC_LBAT3                  (MT6359_PMIC_REG_BASE+0x121a)
#define MT6359_AUXADC_LBAT4                  (MT6359_PMIC_REG_BASE+0x121c)
#define MT6359_AUXADC_LBAT5                  (MT6359_PMIC_REG_BASE+0x121e)
#define MT6359_AUXADC_LBAT6                  (MT6359_PMIC_REG_BASE+0x1220)
#define MT6359_AUXADC_LBAT7                  (MT6359_PMIC_REG_BASE+0x1222)
#define MT6359_AUXADC_LBAT8                  (MT6359_PMIC_REG_BASE+0x1224)
#define MT6359_AUXADC_BAT_TEMP_0             (MT6359_PMIC_REG_BASE+0x1226)
#define MT6359_AUXADC_BAT_TEMP_1             (MT6359_PMIC_REG_BASE+0x1228)
#define MT6359_AUXADC_BAT_TEMP_2             (MT6359_PMIC_REG_BASE+0x122a)
#define MT6359_AUXADC_BAT_TEMP_3             (MT6359_PMIC_REG_BASE+0x122c)
#define MT6359_AUXADC_BAT_TEMP_4             (MT6359_PMIC_REG_BASE+0x122e)
#define MT6359_AUXADC_BAT_TEMP_5             (MT6359_PMIC_REG_BASE+0x1230)
#define MT6359_AUXADC_BAT_TEMP_6             (MT6359_PMIC_REG_BASE+0x1232)
#define MT6359_AUXADC_BAT_TEMP_7             (MT6359_PMIC_REG_BASE+0x1234)
#define MT6359_AUXADC_BAT_TEMP_8             (MT6359_PMIC_REG_BASE+0x1236)
#define MT6359_AUXADC_BAT_TEMP_9             (MT6359_PMIC_REG_BASE+0x1238)
#define MT6359_AUXADC_LBAT2_0                (MT6359_PMIC_REG_BASE+0x123a)
#define MT6359_AUXADC_LBAT2_1                (MT6359_PMIC_REG_BASE+0x123c)
#define MT6359_AUXADC_LBAT2_2                (MT6359_PMIC_REG_BASE+0x123e)
#define MT6359_AUXADC_LBAT2_3                (MT6359_PMIC_REG_BASE+0x1240)
#define MT6359_AUXADC_LBAT2_4                (MT6359_PMIC_REG_BASE+0x1242)
#define MT6359_AUXADC_LBAT2_5                (MT6359_PMIC_REG_BASE+0x1244)
#define MT6359_AUXADC_LBAT2_6                (MT6359_PMIC_REG_BASE+0x1246)
#define MT6359_AUXADC_LBAT2_7                (MT6359_PMIC_REG_BASE+0x1248)
#define MT6359_AUXADC_LBAT2_8                (MT6359_PMIC_REG_BASE+0x124a)
#define MT6359_AUXADC_THR0                   (MT6359_PMIC_REG_BASE+0x124c)
#define MT6359_AUXADC_THR1                   (MT6359_PMIC_REG_BASE+0x124e)
#define MT6359_AUXADC_THR2                   (MT6359_PMIC_REG_BASE+0x1250)
#define MT6359_AUXADC_THR3                   (MT6359_PMIC_REG_BASE+0x1252)
#define MT6359_AUXADC_THR4                   (MT6359_PMIC_REG_BASE+0x1254)
#define MT6359_AUXADC_THR5                   (MT6359_PMIC_REG_BASE+0x1256)
#define MT6359_AUXADC_THR6                   (MT6359_PMIC_REG_BASE+0x1258)
#define MT6359_AUXADC_THR7                   (MT6359_PMIC_REG_BASE+0x125a)
#define MT6359_AUXADC_THR8                   (MT6359_PMIC_REG_BASE+0x125c)
#define MT6359_AUXADC_MDRT_0                 (MT6359_PMIC_REG_BASE+0x125e)
#define MT6359_AUXADC_MDRT_1                 (MT6359_PMIC_REG_BASE+0x1260)
#define MT6359_AUXADC_MDRT_2                 (MT6359_PMIC_REG_BASE+0x1262)
#define MT6359_AUXADC_MDRT_3                 (MT6359_PMIC_REG_BASE+0x1264)
#define MT6359_AUXADC_MDRT_4                 (MT6359_PMIC_REG_BASE+0x1266)
#define MT6359_AUXADC_MDRT_5                 (MT6359_PMIC_REG_BASE+0x1268)
#define MT6359_AUXADC_DCXO_MDRT_1            (MT6359_PMIC_REG_BASE+0x126a)
#define MT6359_AUXADC_DCXO_MDRT_2            (MT6359_PMIC_REG_BASE+0x126c)
#define MT6359_AUXADC_DCXO_MDRT_3            (MT6359_PMIC_REG_BASE+0x126e)
#define MT6359_AUXADC_DCXO_MDRT_4            (MT6359_PMIC_REG_BASE+0x1270)
#define MT6359_AUXADC_RSV_1                  (MT6359_PMIC_REG_BASE+0x1272)
#define MT6359_AUXADC_PRI_NEW                (MT6359_PMIC_REG_BASE+0x1274)
#define MT6359_AUXADC_SPL_LIST_0             (MT6359_PMIC_REG_BASE+0x1276)
#define MT6359_AUXADC_SPL_LIST_1             (MT6359_PMIC_REG_BASE+0x1278)
#define MT6359_AUXADC_SPL_LIST_2             (MT6359_PMIC_REG_BASE+0x127a)
#define MT6359_BUCK_TOP_DSN_ID               (MT6359_PMIC_REG_BASE+0x1400)
#define MT6359_BUCK_TOP_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1402)
#define MT6359_BUCK_TOP_DBI                  (MT6359_PMIC_REG_BASE+0x1404)
#define MT6359_BUCK_TOP_DXI                  (MT6359_PMIC_REG_BASE+0x1406)
#define MT6359_BUCK_TOP_PAM0                 (MT6359_PMIC_REG_BASE+0x1408)
#define MT6359_BUCK_TOP_PAM1                 (MT6359_PMIC_REG_BASE+0x140a)
#define MT6359_BUCK_TOP_CLK_CON0             (MT6359_PMIC_REG_BASE+0x140c)
#define MT6359_BUCK_TOP_CLK_CON0_SET         (MT6359_PMIC_REG_BASE+0x140e)
#define MT6359_BUCK_TOP_CLK_CON0_CLR         (MT6359_PMIC_REG_BASE+0x1410)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0        (MT6359_PMIC_REG_BASE+0x1412)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0_SET    (MT6359_PMIC_REG_BASE+0x1414)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0_CLR    (MT6359_PMIC_REG_BASE+0x1416)
#define MT6359_BUCK_TOP_INT_CON0             (MT6359_PMIC_REG_BASE+0x1418)
#define MT6359_BUCK_TOP_INT_CON0_SET         (MT6359_PMIC_REG_BASE+0x141a)
#define MT6359_BUCK_TOP_INT_CON0_CLR         (MT6359_PMIC_REG_BASE+0x141c)
#define MT6359_BUCK_TOP_INT_MASK_CON0        (MT6359_PMIC_REG_BASE+0x141e)
#define MT6359_BUCK_TOP_INT_MASK_CON0_SET    (MT6359_PMIC_REG_BASE+0x1420)
#define MT6359_BUCK_TOP_INT_MASK_CON0_CLR    (MT6359_PMIC_REG_BASE+0x1422)
#define MT6359_BUCK_TOP_INT_STATUS0          (MT6359_PMIC_REG_BASE+0x1424)
#define MT6359_BUCK_TOP_INT_RAW_STATUS0      (MT6359_PMIC_REG_BASE+0x1426)
#define MT6359_BUCK_TOP_VOW_CON              (MT6359_PMIC_REG_BASE+0x1428)
#define MT6359_BUCK_TOP_STB_CON              (MT6359_PMIC_REG_BASE+0x142a)
#define MT6359_BUCK_TOP_VGP2_MINFREQ_CON     (MT6359_PMIC_REG_BASE+0x142c)
#define MT6359_BUCK_TOP_VPA_MINFREQ_CON      (MT6359_PMIC_REG_BASE+0x142e)
#define MT6359_BUCK_TOP_OC_CON0              (MT6359_PMIC_REG_BASE+0x1430)
#define MT6359_BUCK_TOP_KEY_PROT             (MT6359_PMIC_REG_BASE+0x1432)
#define MT6359_BUCK_TOP_WDTDBG0              (MT6359_PMIC_REG_BASE+0x1434)
#define MT6359_BUCK_TOP_WDTDBG1              (MT6359_PMIC_REG_BASE+0x1436)
#define MT6359_BUCK_TOP_WDTDBG2              (MT6359_PMIC_REG_BASE+0x1438)
#define MT6359_BUCK_TOP_WDTDBG3              (MT6359_PMIC_REG_BASE+0x143a)
#define MT6359_BUCK_TOP_WDTDBG4              (MT6359_PMIC_REG_BASE+0x143c)
#define MT6359_BUCK_TOP_ELR_NUM              (MT6359_PMIC_REG_BASE+0x143e)
#define MT6359_BUCK_TOP_ELR0                 (MT6359_PMIC_REG_BASE+0x1440)
#define MT6359_BUCK_TOP_ELR1                 (MT6359_PMIC_REG_BASE+0x1442)
#define MT6359_BUCK_TOP_ELR2                 (MT6359_PMIC_REG_BASE+0x1444)
#define MT6359_BUCK_VPU_DSN_ID               (MT6359_PMIC_REG_BASE+0x1480)
#define MT6359_BUCK_VPU_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1482)
#define MT6359_BUCK_VPU_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1484)
#define MT6359_BUCK_VPU_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1486)
#define MT6359_BUCK_VPU_CON0                 (MT6359_PMIC_REG_BASE+0x1488)
#define MT6359_BUCK_VPU_CON0_SET             (MT6359_PMIC_REG_BASE+0x148a)
#define MT6359_BUCK_VPU_CON0_CLR             (MT6359_PMIC_REG_BASE+0x148c)
#define MT6359_BUCK_VPU_CON1                 (MT6359_PMIC_REG_BASE+0x148e)
#define MT6359_BUCK_VPU_SLP_CON              (MT6359_PMIC_REG_BASE+0x1490)
#define MT6359_BUCK_VPU_CFG0                 (MT6359_PMIC_REG_BASE+0x1492)
#define MT6359_BUCK_VPU_OP_EN                (MT6359_PMIC_REG_BASE+0x1494)
#define MT6359_BUCK_VPU_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1496)
#define MT6359_BUCK_VPU_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1498)
#define MT6359_BUCK_VPU_OP_CFG               (MT6359_PMIC_REG_BASE+0x149a)
#define MT6359_BUCK_VPU_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x149c)
#define MT6359_BUCK_VPU_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x149e)
#define MT6359_BUCK_VPU_OP_MODE              (MT6359_PMIC_REG_BASE+0x14a0)
#define MT6359_BUCK_VPU_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x14a2)
#define MT6359_BUCK_VPU_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x14a4)
#define MT6359_BUCK_VPU_DBG0                 (MT6359_PMIC_REG_BASE+0x14a6)
#define MT6359_BUCK_VPU_DBG1                 (MT6359_PMIC_REG_BASE+0x14a8)
#define MT6359_BUCK_VPU_ELR_NUM              (MT6359_PMIC_REG_BASE+0x14aa)
#define MT6359_BUCK_VPU_ELR0                 (MT6359_PMIC_REG_BASE+0x14ac)
#define MT6359_BUCK_VCORE_DSN_ID             (MT6359_PMIC_REG_BASE+0x1500)
#define MT6359_BUCK_VCORE_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1502)
#define MT6359_BUCK_VCORE_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1504)
#define MT6359_BUCK_VCORE_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1506)
#define MT6359_BUCK_VCORE_CON0               (MT6359_PMIC_REG_BASE+0x1508)
#define MT6359_BUCK_VCORE_CON0_SET           (MT6359_PMIC_REG_BASE+0x150a)
#define MT6359_BUCK_VCORE_CON0_CLR           (MT6359_PMIC_REG_BASE+0x150c)
#define MT6359_BUCK_VCORE_CON1               (MT6359_PMIC_REG_BASE+0x150e)
#define MT6359_BUCK_VCORE_SLP_CON            (MT6359_PMIC_REG_BASE+0x1510)
#define MT6359_BUCK_VCORE_CFG0               (MT6359_PMIC_REG_BASE+0x1512)
#define MT6359_BUCK_VCORE_OP_EN              (MT6359_PMIC_REG_BASE+0x1514)
#define MT6359_BUCK_VCORE_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1516)
#define MT6359_BUCK_VCORE_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1518)
#define MT6359_BUCK_VCORE_OP_CFG             (MT6359_PMIC_REG_BASE+0x151a)
#define MT6359_BUCK_VCORE_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x151c)
#define MT6359_BUCK_VCORE_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x151e)
#define MT6359_BUCK_VCORE_OP_MODE            (MT6359_PMIC_REG_BASE+0x1520)
#define MT6359_BUCK_VCORE_OP_MODE_SET        (MT6359_PMIC_REG_BASE+0x1522)
#define MT6359_BUCK_VCORE_OP_MODE_CLR        (MT6359_PMIC_REG_BASE+0x1524)
#define MT6359_BUCK_VCORE_DBG0               (MT6359_PMIC_REG_BASE+0x1526)
#define MT6359_BUCK_VCORE_DBG1               (MT6359_PMIC_REG_BASE+0x1528)
#define MT6359_BUCK_VCORE_ELR_NUM            (MT6359_PMIC_REG_BASE+0x152a)
#define MT6359_BUCK_VCORE_ELR0               (MT6359_PMIC_REG_BASE+0x152c)
#define MT6359_BUCK_VGPU11_DSN_ID            (MT6359_PMIC_REG_BASE+0x1580)
#define MT6359_BUCK_VGPU11_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1582)
#define MT6359_BUCK_VGPU11_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1584)
#define MT6359_BUCK_VGPU11_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1586)
#define MT6359_BUCK_VGPU11_CON0              (MT6359_PMIC_REG_BASE+0x1588)
#define MT6359_BUCK_VGPU11_CON0_SET          (MT6359_PMIC_REG_BASE+0x158a)
#define MT6359_BUCK_VGPU11_CON0_CLR          (MT6359_PMIC_REG_BASE+0x158c)
#define MT6359_BUCK_VGPU11_CON1              (MT6359_PMIC_REG_BASE+0x158e)
#define MT6359_BUCK_VGPU11_SLP_CON           (MT6359_PMIC_REG_BASE+0x1590)
#define MT6359_BUCK_VGPU11_CFG0              (MT6359_PMIC_REG_BASE+0x1592)
#define MT6359_BUCK_VGPU11_OP_EN             (MT6359_PMIC_REG_BASE+0x1594)
#define MT6359_BUCK_VGPU11_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1596)
#define MT6359_BUCK_VGPU11_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1598)
#define MT6359_BUCK_VGPU11_OP_CFG            (MT6359_PMIC_REG_BASE+0x159a)
#define MT6359_BUCK_VGPU11_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x159c)
#define MT6359_BUCK_VGPU11_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x159e)
#define MT6359_BUCK_VGPU11_OP_MODE           (MT6359_PMIC_REG_BASE+0x15a0)
#define MT6359_BUCK_VGPU11_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x15a2)
#define MT6359_BUCK_VGPU11_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x15a4)
#define MT6359_BUCK_VGPU11_DBG0              (MT6359_PMIC_REG_BASE+0x15a6)
#define MT6359_BUCK_VGPU11_DBG1              (MT6359_PMIC_REG_BASE+0x15a8)
#define MT6359_BUCK_VGPU11_SSHUB_CON0        (MT6359_PMIC_REG_BASE+0x15aa)
#define MT6359_BUCK_VGPU11_SPI_CON0          (MT6359_PMIC_REG_BASE+0x15ac)
#define MT6359_BUCK_VGPU11_BT_LP_CON0        (MT6359_PMIC_REG_BASE+0x15ae)
#define MT6359_BUCK_VGPU11_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x15b0)
#define MT6359_BUCK_VGPU11_ELR_NUM           (MT6359_PMIC_REG_BASE+0x15b2)
#define MT6359_BUCK_VGPU11_ELR0              (MT6359_PMIC_REG_BASE+0x15b4)
#define MT6359_BUCK_VGPU12_DSN_ID            (MT6359_PMIC_REG_BASE+0x1600)
#define MT6359_BUCK_VGPU12_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1602)
#define MT6359_BUCK_VGPU12_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1604)
#define MT6359_BUCK_VGPU12_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1606)
#define MT6359_BUCK_VGPU12_CON0              (MT6359_PMIC_REG_BASE+0x1608)
#define MT6359_BUCK_VGPU12_CON0_SET          (MT6359_PMIC_REG_BASE+0x160a)
#define MT6359_BUCK_VGPU12_CON0_CLR          (MT6359_PMIC_REG_BASE+0x160c)
#define MT6359_BUCK_VGPU12_CON1              (MT6359_PMIC_REG_BASE+0x160e)
#define MT6359_BUCK_VGPU12_SLP_CON           (MT6359_PMIC_REG_BASE+0x1610)
#define MT6359_BUCK_VGPU12_CFG0              (MT6359_PMIC_REG_BASE+0x1612)
#define MT6359_BUCK_VGPU12_OP_EN             (MT6359_PMIC_REG_BASE+0x1614)
#define MT6359_BUCK_VGPU12_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1616)
#define MT6359_BUCK_VGPU12_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1618)
#define MT6359_BUCK_VGPU12_OP_CFG            (MT6359_PMIC_REG_BASE+0x161a)
#define MT6359_BUCK_VGPU12_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x161c)
#define MT6359_BUCK_VGPU12_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x161e)
#define MT6359_BUCK_VGPU12_OP_MODE           (MT6359_PMIC_REG_BASE+0x1620)
#define MT6359_BUCK_VGPU12_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x1622)
#define MT6359_BUCK_VGPU12_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x1624)
#define MT6359_BUCK_VGPU12_DBG0              (MT6359_PMIC_REG_BASE+0x1626)
#define MT6359_BUCK_VGPU12_DBG1              (MT6359_PMIC_REG_BASE+0x1628)
#define MT6359_BUCK_VGPU12_ELR_NUM           (MT6359_PMIC_REG_BASE+0x162a)
#define MT6359_BUCK_VGPU12_ELR0              (MT6359_PMIC_REG_BASE+0x162c)
#define MT6359_BUCK_VMODEM_DSN_ID            (MT6359_PMIC_REG_BASE+0x1680)
#define MT6359_BUCK_VMODEM_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1682)
#define MT6359_BUCK_VMODEM_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1684)
#define MT6359_BUCK_VMODEM_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1686)
#define MT6359_BUCK_VMODEM_CON0              (MT6359_PMIC_REG_BASE+0x1688)
#define MT6359_BUCK_VMODEM_CON0_SET          (MT6359_PMIC_REG_BASE+0x168a)
#define MT6359_BUCK_VMODEM_CON0_CLR          (MT6359_PMIC_REG_BASE+0x168c)
#define MT6359_BUCK_VMODEM_CON1              (MT6359_PMIC_REG_BASE+0x168e)
#define MT6359_BUCK_VMODEM_SLP_CON           (MT6359_PMIC_REG_BASE+0x1690)
#define MT6359_BUCK_VMODEM_CFG0              (MT6359_PMIC_REG_BASE+0x1692)
#define MT6359_BUCK_VMODEM_OP_EN             (MT6359_PMIC_REG_BASE+0x1694)
#define MT6359_BUCK_VMODEM_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1696)
#define MT6359_BUCK_VMODEM_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1698)
#define MT6359_BUCK_VMODEM_OP_CFG            (MT6359_PMIC_REG_BASE+0x169a)
#define MT6359_BUCK_VMODEM_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x169c)
#define MT6359_BUCK_VMODEM_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x169e)
#define MT6359_BUCK_VMODEM_OP_MODE           (MT6359_PMIC_REG_BASE+0x16a0)
#define MT6359_BUCK_VMODEM_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x16a2)
#define MT6359_BUCK_VMODEM_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x16a4)
#define MT6359_BUCK_VMODEM_DBG0              (MT6359_PMIC_REG_BASE+0x16a6)
#define MT6359_BUCK_VMODEM_DBG1              (MT6359_PMIC_REG_BASE+0x16a8)
#define MT6359_BUCK_VMODEM_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x16aa)
#define MT6359_BUCK_VMODEM_ELR_NUM           (MT6359_PMIC_REG_BASE+0x16ac)
#define MT6359_BUCK_VMODEM_ELR0              (MT6359_PMIC_REG_BASE+0x16ae)
#define MT6359_BUCK_VPROC1_DSN_ID            (MT6359_PMIC_REG_BASE+0x1700)
#define MT6359_BUCK_VPROC1_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1702)
#define MT6359_BUCK_VPROC1_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1704)
#define MT6359_BUCK_VPROC1_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1706)
#define MT6359_BUCK_VPROC1_CON0              (MT6359_PMIC_REG_BASE+0x1708)
#define MT6359_BUCK_VPROC1_CON0_SET          (MT6359_PMIC_REG_BASE+0x170a)
#define MT6359_BUCK_VPROC1_CON0_CLR          (MT6359_PMIC_REG_BASE+0x170c)
#define MT6359_BUCK_VPROC1_CON1              (MT6359_PMIC_REG_BASE+0x170e)
#define MT6359_BUCK_VPROC1_SLP_CON           (MT6359_PMIC_REG_BASE+0x1710)
#define MT6359_BUCK_VPROC1_CFG0              (MT6359_PMIC_REG_BASE+0x1712)
#define MT6359_BUCK_VPROC1_OP_EN             (MT6359_PMIC_REG_BASE+0x1714)
#define MT6359_BUCK_VPROC1_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1716)
#define MT6359_BUCK_VPROC1_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1718)
#define MT6359_BUCK_VPROC1_OP_CFG            (MT6359_PMIC_REG_BASE+0x171a)
#define MT6359_BUCK_VPROC1_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x171c)
#define MT6359_BUCK_VPROC1_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x171e)
#define MT6359_BUCK_VPROC1_OP_MODE           (MT6359_PMIC_REG_BASE+0x1720)
#define MT6359_BUCK_VPROC1_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x1722)
#define MT6359_BUCK_VPROC1_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x1724)
#define MT6359_BUCK_VPROC1_DBG0              (MT6359_PMIC_REG_BASE+0x1726)
#define MT6359_BUCK_VPROC1_DBG1              (MT6359_PMIC_REG_BASE+0x1728)
#define MT6359_BUCK_VPROC1_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x172a)
#define MT6359_BUCK_VPROC1_ELR_NUM           (MT6359_PMIC_REG_BASE+0x172c)
#define MT6359_BUCK_VPROC1_ELR0              (MT6359_PMIC_REG_BASE+0x172e)
#define MT6359_BUCK_VPROC2_DSN_ID            (MT6359_PMIC_REG_BASE+0x1780)
#define MT6359_BUCK_VPROC2_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1782)
#define MT6359_BUCK_VPROC2_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1784)
#define MT6359_BUCK_VPROC2_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1786)
#define MT6359_BUCK_VPROC2_CON0              (MT6359_PMIC_REG_BASE+0x1788)
#define MT6359_BUCK_VPROC2_CON0_SET          (MT6359_PMIC_REG_BASE+0x178a)
#define MT6359_BUCK_VPROC2_CON0_CLR          (MT6359_PMIC_REG_BASE+0x178c)
#define MT6359_BUCK_VPROC2_CON1              (MT6359_PMIC_REG_BASE+0x178e)
#define MT6359_BUCK_VPROC2_SLP_CON           (MT6359_PMIC_REG_BASE+0x1790)
#define MT6359_BUCK_VPROC2_CFG0              (MT6359_PMIC_REG_BASE+0x1792)
#define MT6359_BUCK_VPROC2_OP_EN             (MT6359_PMIC_REG_BASE+0x1794)
#define MT6359_BUCK_VPROC2_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1796)
#define MT6359_BUCK_VPROC2_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1798)
#define MT6359_BUCK_VPROC2_OP_CFG            (MT6359_PMIC_REG_BASE+0x179a)
#define MT6359_BUCK_VPROC2_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x179c)
#define MT6359_BUCK_VPROC2_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x179e)
#define MT6359_BUCK_VPROC2_OP_MODE           (MT6359_PMIC_REG_BASE+0x17a0)
#define MT6359_BUCK_VPROC2_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x17a2)
#define MT6359_BUCK_VPROC2_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x17a4)
#define MT6359_BUCK_VPROC2_DBG0              (MT6359_PMIC_REG_BASE+0x17a6)
#define MT6359_BUCK_VPROC2_DBG1              (MT6359_PMIC_REG_BASE+0x17a8)
#define MT6359_BUCK_VPROC2_TRACK0            (MT6359_PMIC_REG_BASE+0x17aa)
#define MT6359_BUCK_VPROC2_TRACK1            (MT6359_PMIC_REG_BASE+0x17ac)
#define MT6359_BUCK_VPROC2_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x17ae)
#define MT6359_BUCK_VPROC2_ELR_NUM           (MT6359_PMIC_REG_BASE+0x17b0)
#define MT6359_BUCK_VPROC2_ELR0              (MT6359_PMIC_REG_BASE+0x17b2)
#define MT6359_BUCK_VS1_DSN_ID               (MT6359_PMIC_REG_BASE+0x1800)
#define MT6359_BUCK_VS1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1802)
#define MT6359_BUCK_VS1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1804)
#define MT6359_BUCK_VS1_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1806)
#define MT6359_BUCK_VS1_CON0                 (MT6359_PMIC_REG_BASE+0x1808)
#define MT6359_BUCK_VS1_CON0_SET             (MT6359_PMIC_REG_BASE+0x180a)
#define MT6359_BUCK_VS1_CON0_CLR             (MT6359_PMIC_REG_BASE+0x180c)
#define MT6359_BUCK_VS1_CON1                 (MT6359_PMIC_REG_BASE+0x180e)
#define MT6359_BUCK_VS1_SLP_CON              (MT6359_PMIC_REG_BASE+0x1810)
#define MT6359_BUCK_VS1_CFG0                 (MT6359_PMIC_REG_BASE+0x1812)
#define MT6359_BUCK_VS1_OP_EN                (MT6359_PMIC_REG_BASE+0x1814)
#define MT6359_BUCK_VS1_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1816)
#define MT6359_BUCK_VS1_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1818)
#define MT6359_BUCK_VS1_OP_CFG               (MT6359_PMIC_REG_BASE+0x181a)
#define MT6359_BUCK_VS1_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x181c)
#define MT6359_BUCK_VS1_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x181e)
#define MT6359_BUCK_VS1_OP_MODE              (MT6359_PMIC_REG_BASE+0x1820)
#define MT6359_BUCK_VS1_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x1822)
#define MT6359_BUCK_VS1_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x1824)
#define MT6359_BUCK_VS1_DBG0                 (MT6359_PMIC_REG_BASE+0x1826)
#define MT6359_BUCK_VS1_DBG1                 (MT6359_PMIC_REG_BASE+0x1828)
#define MT6359_BUCK_VS1_VOTER                (MT6359_PMIC_REG_BASE+0x182a)
#define MT6359_BUCK_VS1_VOTER_SET            (MT6359_PMIC_REG_BASE+0x182c)
#define MT6359_BUCK_VS1_VOTER_CLR            (MT6359_PMIC_REG_BASE+0x182e)
#define MT6359_BUCK_VS1_VOTER_CFG            (MT6359_PMIC_REG_BASE+0x1830)
#define MT6359_BUCK_VS1_ELR_NUM              (MT6359_PMIC_REG_BASE+0x1832)
#define MT6359_BUCK_VS1_ELR0                 (MT6359_PMIC_REG_BASE+0x1834)
#define MT6359_BUCK_VS2_DSN_ID               (MT6359_PMIC_REG_BASE+0x1880)
#define MT6359_BUCK_VS2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1882)
#define MT6359_BUCK_VS2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1884)
#define MT6359_BUCK_VS2_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1886)
#define MT6359_BUCK_VS2_CON0                 (MT6359_PMIC_REG_BASE+0x1888)
#define MT6359_BUCK_VS2_CON0_SET             (MT6359_PMIC_REG_BASE+0x188a)
#define MT6359_BUCK_VS2_CON0_CLR             (MT6359_PMIC_REG_BASE+0x188c)
#define MT6359_BUCK_VS2_CON1                 (MT6359_PMIC_REG_BASE+0x188e)
#define MT6359_BUCK_VS2_SLP_CON              (MT6359_PMIC_REG_BASE+0x1890)
#define MT6359_BUCK_VS2_CFG0                 (MT6359_PMIC_REG_BASE+0x1892)
#define MT6359_BUCK_VS2_OP_EN                (MT6359_PMIC_REG_BASE+0x1894)
#define MT6359_BUCK_VS2_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1896)
#define MT6359_BUCK_VS2_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1898)
#define MT6359_BUCK_VS2_OP_CFG               (MT6359_PMIC_REG_BASE+0x189a)
#define MT6359_BUCK_VS2_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x189c)
#define MT6359_BUCK_VS2_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x189e)
#define MT6359_BUCK_VS2_OP_MODE              (MT6359_PMIC_REG_BASE+0x18a0)
#define MT6359_BUCK_VS2_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x18a2)
#define MT6359_BUCK_VS2_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x18a4)
#define MT6359_BUCK_VS2_DBG0                 (MT6359_PMIC_REG_BASE+0x18a6)
#define MT6359_BUCK_VS2_DBG1                 (MT6359_PMIC_REG_BASE+0x18a8)
#define MT6359_BUCK_VS2_VOTER                (MT6359_PMIC_REG_BASE+0x18aa)
#define MT6359_BUCK_VS2_VOTER_SET            (MT6359_PMIC_REG_BASE+0x18ac)
#define MT6359_BUCK_VS2_VOTER_CLR            (MT6359_PMIC_REG_BASE+0x18ae)
#define MT6359_BUCK_VS2_VOTER_CFG            (MT6359_PMIC_REG_BASE+0x18b0)
#define MT6359_BUCK_VS2_ELR_NUM              (MT6359_PMIC_REG_BASE+0x18b2)
#define MT6359_BUCK_VS2_ELR0                 (MT6359_PMIC_REG_BASE+0x18b4)
#define MT6359_BUCK_VPA_DSN_ID               (MT6359_PMIC_REG_BASE+0x1900)
#define MT6359_BUCK_VPA_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1902)
#define MT6359_BUCK_VPA_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1904)
#define MT6359_BUCK_VPA_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1906)
#define MT6359_BUCK_VPA_CON0                 (MT6359_PMIC_REG_BASE+0x1908)
#define MT6359_BUCK_VPA_CON0_SET             (MT6359_PMIC_REG_BASE+0x190a)
#define MT6359_BUCK_VPA_CON0_CLR             (MT6359_PMIC_REG_BASE+0x190c)
#define MT6359_BUCK_VPA_CON1                 (MT6359_PMIC_REG_BASE+0x190e)
#define MT6359_BUCK_VPA_CFG0                 (MT6359_PMIC_REG_BASE+0x1910)
#define MT6359_BUCK_VPA_CFG1                 (MT6359_PMIC_REG_BASE+0x1912)
#define MT6359_BUCK_VPA_DBG0                 (MT6359_PMIC_REG_BASE+0x1914)
#define MT6359_BUCK_VPA_DBG1                 (MT6359_PMIC_REG_BASE+0x1916)
#define MT6359_BUCK_VPA_DLC_CON0             (MT6359_PMIC_REG_BASE+0x1918)
#define MT6359_BUCK_VPA_DLC_CON1             (MT6359_PMIC_REG_BASE+0x191a)
#define MT6359_BUCK_VPA_DLC_CON2             (MT6359_PMIC_REG_BASE+0x191c)
#define MT6359_BUCK_VPA_MSFG_CON0            (MT6359_PMIC_REG_BASE+0x191e)
#define MT6359_BUCK_VPA_MSFG_CON1            (MT6359_PMIC_REG_BASE+0x1920)
#define MT6359_BUCK_VPA_MSFG_RRATE0          (MT6359_PMIC_REG_BASE+0x1922)
#define MT6359_BUCK_VPA_MSFG_RRATE1          (MT6359_PMIC_REG_BASE+0x1924)
#define MT6359_BUCK_VPA_MSFG_RRATE2          (MT6359_PMIC_REG_BASE+0x1926)
#define MT6359_BUCK_VPA_MSFG_RTHD0           (MT6359_PMIC_REG_BASE+0x1928)
#define MT6359_BUCK_VPA_MSFG_RTHD1           (MT6359_PMIC_REG_BASE+0x192a)
#define MT6359_BUCK_VPA_MSFG_RTHD2           (MT6359_PMIC_REG_BASE+0x192c)
#define MT6359_BUCK_VPA_MSFG_FRATE0          (MT6359_PMIC_REG_BASE+0x192e)
#define MT6359_BUCK_VPA_MSFG_FRATE1          (MT6359_PMIC_REG_BASE+0x1930)
#define MT6359_BUCK_VPA_MSFG_FRATE2          (MT6359_PMIC_REG_BASE+0x1932)
#define MT6359_BUCK_VPA_MSFG_FTHD0           (MT6359_PMIC_REG_BASE+0x1934)
#define MT6359_BUCK_VPA_MSFG_FTHD1           (MT6359_PMIC_REG_BASE+0x1936)
#define MT6359_BUCK_VPA_MSFG_FTHD2           (MT6359_PMIC_REG_BASE+0x1938)
#define MT6359_BUCK_ANA0_DSN_ID              (MT6359_PMIC_REG_BASE+0x1980)
#define MT6359_BUCK_ANA0_DSN_REV0            (MT6359_PMIC_REG_BASE+0x1982)
#define MT6359_BUCK_ANA0_DSN_DBI             (MT6359_PMIC_REG_BASE+0x1984)
#define MT6359_BUCK_ANA0_DSN_FPI             (MT6359_PMIC_REG_BASE+0x1986)
#define MT6359_SMPS_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1988)
#define MT6359_VGPUVCORE_ANA_CON0            (MT6359_PMIC_REG_BASE+0x198a)
#define MT6359_VGPUVCORE_ANA_CON1            (MT6359_PMIC_REG_BASE+0x198c)
#define MT6359_VGPUVCORE_ANA_CON2            (MT6359_PMIC_REG_BASE+0x198e)
#define MT6359_VGPUVCORE_ANA_CON3            (MT6359_PMIC_REG_BASE+0x1990)
#define MT6359_VGPUVCORE_ANA_CON4            (MT6359_PMIC_REG_BASE+0x1992)
#define MT6359_VGPUVCORE_ANA_CON5            (MT6359_PMIC_REG_BASE+0x1994)
#define MT6359_VGPUVCORE_ANA_CON6            (MT6359_PMIC_REG_BASE+0x1996)
#define MT6359_VGPUVCORE_ANA_CON7            (MT6359_PMIC_REG_BASE+0x1998)
#define MT6359_VGPUVCORE_ANA_CON8            (MT6359_PMIC_REG_BASE+0x199a)
#define MT6359_VGPUVCORE_ANA_CON9            (MT6359_PMIC_REG_BASE+0x199c)
#define MT6359_VGPUVCORE_ANA_CON10           (MT6359_PMIC_REG_BASE+0x199e)
#define MT6359_VGPUVCORE_ANA_CON11           (MT6359_PMIC_REG_BASE+0x19a0)
#define MT6359_VGPUVCORE_ANA_CON12           (MT6359_PMIC_REG_BASE+0x19a2)
#define MT6359_VGPUVCORE_ANA_CON13           (MT6359_PMIC_REG_BASE+0x19a4)
#define MT6359_VGPUVCORE_ANA_CON14           (MT6359_PMIC_REG_BASE+0x19a6)
#define MT6359_VGPUVCORE_ANA_CON15           (MT6359_PMIC_REG_BASE+0x19a8)
#define MT6359_VGPUVCORE_ANA_CON16           (MT6359_PMIC_REG_BASE+0x19aa)
#define MT6359_VPROC1_ANA_CON0               (MT6359_PMIC_REG_BASE+0x19ac)
#define MT6359_VPROC1_ANA_CON1               (MT6359_PMIC_REG_BASE+0x19ae)
#define MT6359_VPROC1_ANA_CON2               (MT6359_PMIC_REG_BASE+0x19b0)
#define MT6359_VPROC1_ANA_CON3               (MT6359_PMIC_REG_BASE+0x19b2)
#define MT6359_VPROC1_ANA_CON4               (MT6359_PMIC_REG_BASE+0x19b4)
#define MT6359_VPROC1_ANA_CON5               (MT6359_PMIC_REG_BASE+0x19b6)
#define MT6359_BUCK_ANA0_ELR_NUM             (MT6359_PMIC_REG_BASE+0x19b8)
#define MT6359_SMPS_ELR_0                    (MT6359_PMIC_REG_BASE+0x19ba)
#define MT6359_SMPS_ELR_1                    (MT6359_PMIC_REG_BASE+0x19bc)
#define MT6359_SMPS_ELR_2                    (MT6359_PMIC_REG_BASE+0x19be)
#define MT6359_SMPS_ELR_3                    (MT6359_PMIC_REG_BASE+0x19c0)
#define MT6359_SMPS_ELR_4                    (MT6359_PMIC_REG_BASE+0x19c2)
#define MT6359_SMPS_ELR_5                    (MT6359_PMIC_REG_BASE+0x19c4)
#define MT6359_SMPS_ELR_6                    (MT6359_PMIC_REG_BASE+0x19c6)
#define MT6359_SMPS_ELR_7                    (MT6359_PMIC_REG_BASE+0x19c8)
#define MT6359_SMPS_ELR_8                    (MT6359_PMIC_REG_BASE+0x19ca)
#define MT6359_SMPS_ELR_9                    (MT6359_PMIC_REG_BASE+0x19cc)
#define MT6359_SMPS_ELR_10                   (MT6359_PMIC_REG_BASE+0x19ce)
#define MT6359_SMPS_ELR_11                   (MT6359_PMIC_REG_BASE+0x19d0)
#define MT6359_SMPS_ELR_12                   (MT6359_PMIC_REG_BASE+0x19d2)
#define MT6359_SMPS_ELR_13                   (MT6359_PMIC_REG_BASE+0x19d4)
#define MT6359_SMPS_ELR_14                   (MT6359_PMIC_REG_BASE+0x19d6)
#define MT6359_SMPS_ELR_15                   (MT6359_PMIC_REG_BASE+0x19d8)
#define MT6359_SMPS_ELR_16                   (MT6359_PMIC_REG_BASE+0x19da)
#define MT6359_SMPS_ELR_17                   (MT6359_PMIC_REG_BASE+0x19dc)
#define MT6359_SMPS_ELR_18                   (MT6359_PMIC_REG_BASE+0x19de)
#define MT6359_BUCK_ANA1_DSN_ID              (MT6359_PMIC_REG_BASE+0x1a00)
#define MT6359_BUCK_ANA1_DSN_REV0            (MT6359_PMIC_REG_BASE+0x1a02)
#define MT6359_BUCK_ANA1_DSN_DBI             (MT6359_PMIC_REG_BASE+0x1a04)
#define MT6359_BUCK_ANA1_DSN_FPI             (MT6359_PMIC_REG_BASE+0x1a06)
#define MT6359_VPROC2_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1a08)
#define MT6359_VPROC2_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1a0a)
#define MT6359_VPROC2_ANA_CON2               (MT6359_PMIC_REG_BASE+0x1a0c)
#define MT6359_VPROC2_ANA_CON3               (MT6359_PMIC_REG_BASE+0x1a0e)
#define MT6359_VPROC2_ANA_CON4               (MT6359_PMIC_REG_BASE+0x1a10)
#define MT6359_VPROC2_ANA_CON5               (MT6359_PMIC_REG_BASE+0x1a12)
#define MT6359_VMODEM_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1a14)
#define MT6359_VMODEM_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1a16)
#define MT6359_VMODEM_ANA_CON2               (MT6359_PMIC_REG_BASE+0x1a18)
#define MT6359_VMODEM_ANA_CON3               (MT6359_PMIC_REG_BASE+0x1a1a)
#define MT6359_VMODEM_ANA_CON4               (MT6359_PMIC_REG_BASE+0x1a1c)
#define MT6359_VMODEM_ANA_CON5               (MT6359_PMIC_REG_BASE+0x1a1e)
#define MT6359_VPU_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a20)
#define MT6359_VPU_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a22)
#define MT6359_VPU_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a24)
#define MT6359_VPU_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a26)
#define MT6359_VPU_ANA_CON4                  (MT6359_PMIC_REG_BASE+0x1a28)
#define MT6359_VPU_ANA_CON5                  (MT6359_PMIC_REG_BASE+0x1a2a)
#define MT6359_VS1_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a2c)
#define MT6359_VS1_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a2e)
#define MT6359_VS1_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a30)
#define MT6359_VS1_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a32)
#define MT6359_VS2_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a34)
#define MT6359_VS2_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a36)
#define MT6359_VS2_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a38)
#define MT6359_VS2_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a3a)
#define MT6359_VPA_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a3c)
#define MT6359_VPA_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a3e)
#define MT6359_VPA_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a40)
#define MT6359_VPA_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a42)
#define MT6359_VPA_ANA_CON4                  (MT6359_PMIC_REG_BASE+0x1a44)
#define MT6359_BUCK_ANA1_ELR_NUM             (MT6359_PMIC_REG_BASE+0x1a46)
#define MT6359_VPROC2_ELR_0                  (MT6359_PMIC_REG_BASE+0x1a48)
#define MT6359_VPROC2_ELR_1                  (MT6359_PMIC_REG_BASE+0x1a4a)
#define MT6359_VPROC2_ELR_2                  (MT6359_PMIC_REG_BASE+0x1a4c)
#define MT6359_VPROC2_ELR_3                  (MT6359_PMIC_REG_BASE+0x1a4e)
#define MT6359_VPROC2_ELR_4                  (MT6359_PMIC_REG_BASE+0x1a50)
#define MT6359_VPROC2_ELR_5                  (MT6359_PMIC_REG_BASE+0x1a52)
#define MT6359_VPROC2_ELR_6                  (MT6359_PMIC_REG_BASE+0x1a54)
#define MT6359_VPROC2_ELR_7                  (MT6359_PMIC_REG_BASE+0x1a56)
#define MT6359_VPROC2_ELR_8                  (MT6359_PMIC_REG_BASE+0x1a58)
#define MT6359_VPROC2_ELR_9                  (MT6359_PMIC_REG_BASE+0x1a5a)
#define MT6359_VPROC2_ELR_10                 (MT6359_PMIC_REG_BASE+0x1a5c)
#define MT6359_VPROC2_ELR_11                 (MT6359_PMIC_REG_BASE+0x1a5e)
#define MT6359_VPROC2_ELR_12                 (MT6359_PMIC_REG_BASE+0x1a60)
#define MT6359_VPROC2_ELR_13                 (MT6359_PMIC_REG_BASE+0x1a62)
#define MT6359_VPROC2_ELR_14                 (MT6359_PMIC_REG_BASE+0x1a64)
#define MT6359_VPROC2_ELR_15                 (MT6359_PMIC_REG_BASE+0x1a66)
#define MT6359_LDO_TOP_ID                    (MT6359_PMIC_REG_BASE+0x1b00)
#define MT6359_LDO_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x1b02)
#define MT6359_LDO_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x1b04)
#define MT6359_LDO_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x1b06)
#define MT6359_LDO_TPM0                      (MT6359_PMIC_REG_BASE+0x1b08)
#define MT6359_LDO_TPM1                      (MT6359_PMIC_REG_BASE+0x1b0a)
#define MT6359_LDO_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x1b0c)
#define MT6359_TOP_TOP_CKHWEN_CON0           (MT6359_PMIC_REG_BASE+0x1b0e)
#define MT6359_LDO_TOP_CLK_DCM_CON0          (MT6359_PMIC_REG_BASE+0x1b10)
#define MT6359_LDO_TOP_CLK_VSRAM_CON0        (MT6359_PMIC_REG_BASE+0x1b12)
#define MT6359_LDO_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x1b14)
#define MT6359_LDO_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x1b16)
#define MT6359_LDO_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x1b18)
#define MT6359_LDO_TOP_INT_CON1              (MT6359_PMIC_REG_BASE+0x1b1a)
#define MT6359_LDO_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x1b1c)
#define MT6359_LDO_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x1b1e)
#define MT6359_LDO_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x1b20)
#define MT6359_LDO_TOP_INT_MASK_CON1         (MT6359_PMIC_REG_BASE+0x1b22)
#define MT6359_LDO_TOP_INT_MASK_CON1_SET     (MT6359_PMIC_REG_BASE+0x1b24)
#define MT6359_LDO_TOP_INT_MASK_CON1_CLR     (MT6359_PMIC_REG_BASE+0x1b26)
#define MT6359_LDO_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x1b28)
#define MT6359_LDO_TOP_INT_STATUS1           (MT6359_PMIC_REG_BASE+0x1b2a)
#define MT6359_LDO_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x1b2c)
#define MT6359_LDO_TOP_INT_RAW_STATUS1       (MT6359_PMIC_REG_BASE+0x1b2e)
#define MT6359_LDO_TEST_CON0                 (MT6359_PMIC_REG_BASE+0x1b30)
#define MT6359_LDO_TOP_CON                   (MT6359_PMIC_REG_BASE+0x1b32)
#define MT6359_VRTC28_CON                    (MT6359_PMIC_REG_BASE+0x1b34)
#define MT6359_VAUX18_ACK                    (MT6359_PMIC_REG_BASE+0x1b36)
#define MT6359_VBIF28_ACK                    (MT6359_PMIC_REG_BASE+0x1b38)
#define MT6359_VOW_DVS_CON                   (MT6359_PMIC_REG_BASE+0x1b3a)
#define MT6359_VXO22_CON                     (MT6359_PMIC_REG_BASE+0x1b3c)
#define MT6359_LDO_TOP_ELR_NUM               (MT6359_PMIC_REG_BASE+0x1b3e)
#define MT6359_LDO_VRFCK_ELR                 (MT6359_PMIC_REG_BASE+0x1b40)
#define MT6359_LDO_VSRAM_VLIMIT_ELR          (MT6359_PMIC_REG_BASE+0x1b42)
#define MT6359_LDO_VSRAM_PROC1_ELR           (MT6359_PMIC_REG_BASE+0x1b44)
#define MT6359_LDO_VSRAM_PROC2_ELR           (MT6359_PMIC_REG_BASE+0x1b46)
#define MT6359_LDO_VSRAM_OTHERS_ELR          (MT6359_PMIC_REG_BASE+0x1b48)
#define MT6359_LDO_VSRAM_MD_ELR              (MT6359_PMIC_REG_BASE+0x1b4a)
#define MT6359_LDO_VEMC_ELR_0                (MT6359_PMIC_REG_BASE+0x1b4c)
#define MT6359_LDO_VEMC_ELR_1                (MT6359_PMIC_REG_BASE+0x1b4e)
#define MT6359_LDO_GNR0_DSN_ID               (MT6359_PMIC_REG_BASE+0x1b80)
#define MT6359_LDO_GNR0_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1b82)
#define MT6359_LDO_GNR0_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1b84)
#define MT6359_LDO_GNR0_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1b86)
#define MT6359_LDO_VFE28_CON0                (MT6359_PMIC_REG_BASE+0x1b88)
#define MT6359_LDO_VFE28_CON1                (MT6359_PMIC_REG_BASE+0x1b8a)
#define MT6359_LDO_VFE28_MON                 (MT6359_PMIC_REG_BASE+0x1b8c)
#define MT6359_LDO_VFE28_OP_EN               (MT6359_PMIC_REG_BASE+0x1b8e)
#define MT6359_LDO_VFE28_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1b90)
#define MT6359_LDO_VFE28_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1b92)
#define MT6359_LDO_VFE28_OP_CFG              (MT6359_PMIC_REG_BASE+0x1b94)
#define MT6359_LDO_VFE28_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1b96)
#define MT6359_LDO_VFE28_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1b98)
#define MT6359_LDO_VXO22_CON0                (MT6359_PMIC_REG_BASE+0x1b9a)
#define MT6359_LDO_VXO22_CON1                (MT6359_PMIC_REG_BASE+0x1b9c)
#define MT6359_LDO_VXO22_MON                 (MT6359_PMIC_REG_BASE+0x1b9e)
#define MT6359_LDO_VXO22_OP_EN               (MT6359_PMIC_REG_BASE+0x1ba0)
#define MT6359_LDO_VXO22_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1ba2)
#define MT6359_LDO_VXO22_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1ba4)
#define MT6359_LDO_VXO22_OP_CFG              (MT6359_PMIC_REG_BASE+0x1ba6)
#define MT6359_LDO_VXO22_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1ba8)
#define MT6359_LDO_VXO22_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1baa)
#define MT6359_LDO_VRF18_CON0                (MT6359_PMIC_REG_BASE+0x1bac)
#define MT6359_LDO_VRF18_CON1                (MT6359_PMIC_REG_BASE+0x1bae)
#define MT6359_LDO_VRF18_MON                 (MT6359_PMIC_REG_BASE+0x1bb0)
#define MT6359_LDO_VRF18_OP_EN               (MT6359_PMIC_REG_BASE+0x1bb2)
#define MT6359_LDO_VRF18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1bb4)
#define MT6359_LDO_VRF18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1bb6)
#define MT6359_LDO_VRF18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1bb8)
#define MT6359_LDO_VRF18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1bba)
#define MT6359_LDO_VRF18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1bbc)
#define MT6359_LDO_VRF12_CON0                (MT6359_PMIC_REG_BASE+0x1bbe)
#define MT6359_LDO_VRF12_CON1                (MT6359_PMIC_REG_BASE+0x1bc0)
#define MT6359_LDO_VRF12_MON                 (MT6359_PMIC_REG_BASE+0x1bc2)
#define MT6359_LDO_VRF12_OP_EN               (MT6359_PMIC_REG_BASE+0x1bc4)
#define MT6359_LDO_VRF12_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1bc6)
#define MT6359_LDO_VRF12_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1bc8)
#define MT6359_LDO_VRF12_OP_CFG              (MT6359_PMIC_REG_BASE+0x1bca)
#define MT6359_LDO_VRF12_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1bcc)
#define MT6359_LDO_VRF12_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1bce)
#define MT6359_LDO_VEFUSE_CON0               (MT6359_PMIC_REG_BASE+0x1bd0)
#define MT6359_LDO_VEFUSE_CON1               (MT6359_PMIC_REG_BASE+0x1bd2)
#define MT6359_LDO_VEFUSE_MON                (MT6359_PMIC_REG_BASE+0x1bd4)
#define MT6359_LDO_VEFUSE_OP_EN              (MT6359_PMIC_REG_BASE+0x1bd6)
#define MT6359_LDO_VEFUSE_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1bd8)
#define MT6359_LDO_VEFUSE_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1bda)
#define MT6359_LDO_VEFUSE_OP_CFG             (MT6359_PMIC_REG_BASE+0x1bdc)
#define MT6359_LDO_VEFUSE_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1bde)
#define MT6359_LDO_VEFUSE_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1be0)
#define MT6359_LDO_VCN33_1_CON0              (MT6359_PMIC_REG_BASE+0x1be2)
#define MT6359_LDO_VCN33_1_CON1              (MT6359_PMIC_REG_BASE+0x1be4)
#define MT6359_LDO_VCN33_1_MON               (MT6359_PMIC_REG_BASE+0x1be6)
#define MT6359_LDO_VCN33_1_OP_EN             (MT6359_PMIC_REG_BASE+0x1be8)
#define MT6359_LDO_VCN33_1_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1bea)
#define MT6359_LDO_VCN33_1_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1bec)
#define MT6359_LDO_VCN33_1_OP_CFG            (MT6359_PMIC_REG_BASE+0x1bee)
#define MT6359_LDO_VCN33_1_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x1bf0)
#define MT6359_LDO_VCN33_1_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x1bf2)
#define MT6359_LDO_VCN33_1_MULTI_SW          (MT6359_PMIC_REG_BASE+0x1bf4)
#define MT6359_LDO_GNR1_DSN_ID               (MT6359_PMIC_REG_BASE+0x1c00)
#define MT6359_LDO_GNR1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1c02)
#define MT6359_LDO_GNR1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1c04)
#define MT6359_LDO_GNR1_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1c06)
#define MT6359_LDO_VCN33_2_CON0              (MT6359_PMIC_REG_BASE+0x1c08)
#define MT6359_LDO_VCN33_2_CON1              (MT6359_PMIC_REG_BASE+0x1c0a)
#define MT6359_LDO_VCN33_2_MON               (MT6359_PMIC_REG_BASE+0x1c0c)
#define MT6359_LDO_VCN33_2_OP_EN             (MT6359_PMIC_REG_BASE+0x1c0e)
#define MT6359_LDO_VCN33_2_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1c10)
#define MT6359_LDO_VCN33_2_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1c12)
#define MT6359_LDO_VCN33_2_OP_CFG            (MT6359_PMIC_REG_BASE+0x1c14)
#define MT6359_LDO_VCN33_2_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x1c16)
#define MT6359_LDO_VCN33_2_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x1c18)
#define MT6359_LDO_VCN33_2_MULTI_SW          (MT6359_PMIC_REG_BASE+0x1c1a)
#define MT6359_LDO_VCN13_CON0                (MT6359_PMIC_REG_BASE+0x1c1c)
#define MT6359_LDO_VCN13_CON1                (MT6359_PMIC_REG_BASE+0x1c1e)
#define MT6359_LDO_VCN13_MON                 (MT6359_PMIC_REG_BASE+0x1c20)
#define MT6359_LDO_VCN13_OP_EN               (MT6359_PMIC_REG_BASE+0x1c22)
#define MT6359_LDO_VCN13_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1c24)
#define MT6359_LDO_VCN13_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1c26)
#define MT6359_LDO_VCN13_OP_CFG              (MT6359_PMIC_REG_BASE+0x1c28)
#define MT6359_LDO_VCN13_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1c2a)
#define MT6359_LDO_VCN13_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1c2c)
#define MT6359_LDO_VCN18_CON0                (MT6359_PMIC_REG_BASE+0x1c2e)
#define MT6359_LDO_VCN18_CON1                (MT6359_PMIC_REG_BASE+0x1c30)
#define MT6359_LDO_VCN18_MON                 (MT6359_PMIC_REG_BASE+0x1c32)
#define MT6359_LDO_VCN18_OP_EN               (MT6359_PMIC_REG_BASE+0x1c34)
#define MT6359_LDO_VCN18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1c36)
#define MT6359_LDO_VCN18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1c38)
#define MT6359_LDO_VCN18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1c3a)
#define MT6359_LDO_VCN18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1c3c)
#define MT6359_LDO_VCN18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1c3e)
#define MT6359_LDO_VA09_CON0                 (MT6359_PMIC_REG_BASE+0x1c40)
#define MT6359_LDO_VA09_CON1                 (MT6359_PMIC_REG_BASE+0x1c42)
#define MT6359_LDO_VA09_MON                  (MT6359_PMIC_REG_BASE+0x1c44)
#define MT6359_LDO_VA09_OP_EN                (MT6359_PMIC_REG_BASE+0x1c46)
#define MT6359_LDO_VA09_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1c48)
#define MT6359_LDO_VA09_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1c4a)
#define MT6359_LDO_VA09_OP_CFG               (MT6359_PMIC_REG_BASE+0x1c4c)
#define MT6359_LDO_VA09_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1c4e)
#define MT6359_LDO_VA09_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1c50)
#define MT6359_LDO_VCAMIO_CON0               (MT6359_PMIC_REG_BASE+0x1c52)
#define MT6359_LDO_VCAMIO_CON1               (MT6359_PMIC_REG_BASE+0x1c54)
#define MT6359_LDO_VCAMIO_MON                (MT6359_PMIC_REG_BASE+0x1c56)
#define MT6359_LDO_VCAMIO_OP_EN              (MT6359_PMIC_REG_BASE+0x1c58)
#define MT6359_LDO_VCAMIO_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1c5a)
#define MT6359_LDO_VCAMIO_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1c5c)
#define MT6359_LDO_VCAMIO_OP_CFG             (MT6359_PMIC_REG_BASE+0x1c5e)
#define MT6359_LDO_VCAMIO_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1c60)
#define MT6359_LDO_VCAMIO_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1c62)
#define MT6359_LDO_VA12_CON0                 (MT6359_PMIC_REG_BASE+0x1c64)
#define MT6359_LDO_VA12_CON1                 (MT6359_PMIC_REG_BASE+0x1c66)
#define MT6359_LDO_VA12_MON                  (MT6359_PMIC_REG_BASE+0x1c68)
#define MT6359_LDO_VA12_OP_EN                (MT6359_PMIC_REG_BASE+0x1c6a)
#define MT6359_LDO_VA12_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1c6c)
#define MT6359_LDO_VA12_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1c6e)
#define MT6359_LDO_VA12_OP_CFG               (MT6359_PMIC_REG_BASE+0x1c70)
#define MT6359_LDO_VA12_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1c72)
#define MT6359_LDO_VA12_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1c74)
#define MT6359_LDO_GNR2_DSN_ID               (MT6359_PMIC_REG_BASE+0x1c80)
#define MT6359_LDO_GNR2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1c82)
#define MT6359_LDO_GNR2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1c84)
#define MT6359_LDO_GNR2_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1c86)
#define MT6359_LDO_VAUX18_CON0               (MT6359_PMIC_REG_BASE+0x1c88)
#define MT6359_LDO_VAUX18_CON1               (MT6359_PMIC_REG_BASE+0x1c8a)
#define MT6359_LDO_VAUX18_MON                (MT6359_PMIC_REG_BASE+0x1c8c)
#define MT6359_LDO_VAUX18_OP_EN              (MT6359_PMIC_REG_BASE+0x1c8e)
#define MT6359_LDO_VAUX18_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1c90)
#define MT6359_LDO_VAUX18_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1c92)
#define MT6359_LDO_VAUX18_OP_CFG             (MT6359_PMIC_REG_BASE+0x1c94)
#define MT6359_LDO_VAUX18_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1c96)
#define MT6359_LDO_VAUX18_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1c98)
#define MT6359_LDO_VAUD18_CON0               (MT6359_PMIC_REG_BASE+0x1c9a)
#define MT6359_LDO_VAUD18_CON1               (MT6359_PMIC_REG_BASE+0x1c9c)
#define MT6359_LDO_VAUD18_MON                (MT6359_PMIC_REG_BASE+0x1c9e)
#define MT6359_LDO_VAUD18_OP_EN              (MT6359_PMIC_REG_BASE+0x1ca0)
#define MT6359_LDO_VAUD18_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1ca2)
#define MT6359_LDO_VAUD18_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1ca4)
#define MT6359_LDO_VAUD18_OP_CFG             (MT6359_PMIC_REG_BASE+0x1ca6)
#define MT6359_LDO_VAUD18_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1ca8)
#define MT6359_LDO_VAUD18_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1caa)
#define MT6359_LDO_VIO18_CON0                (MT6359_PMIC_REG_BASE+0x1cac)
#define MT6359_LDO_VIO18_CON1                (MT6359_PMIC_REG_BASE+0x1cae)
#define MT6359_LDO_VIO18_MON                 (MT6359_PMIC_REG_BASE+0x1cb0)
#define MT6359_LDO_VIO18_OP_EN               (MT6359_PMIC_REG_BASE+0x1cb2)
#define MT6359_LDO_VIO18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cb4)
#define MT6359_LDO_VIO18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cb6)
#define MT6359_LDO_VIO18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cb8)
#define MT6359_LDO_VIO18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cba)
#define MT6359_LDO_VIO18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1cbc)
#define MT6359_LDO_VEMC_CON0                 (MT6359_PMIC_REG_BASE+0x1cbe)
#define MT6359_LDO_VEMC_CON1                 (MT6359_PMIC_REG_BASE+0x1cc0)
#define MT6359_LDO_VEMC_MON                  (MT6359_PMIC_REG_BASE+0x1cc2)
#define MT6359_LDO_VEMC_OP_EN                (MT6359_PMIC_REG_BASE+0x1cc4)
#define MT6359_LDO_VEMC_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1cc6)
#define MT6359_LDO_VEMC_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1cc8)
#define MT6359_LDO_VEMC_OP_CFG               (MT6359_PMIC_REG_BASE+0x1cca)
#define MT6359_LDO_VEMC_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1ccc)
#define MT6359_LDO_VEMC_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1cce)
#define MT6359_LDO_VSIM1_CON0                (MT6359_PMIC_REG_BASE+0x1cd0)
#define MT6359_LDO_VSIM1_CON1                (MT6359_PMIC_REG_BASE+0x1cd2)
#define MT6359_LDO_VSIM1_MON                 (MT6359_PMIC_REG_BASE+0x1cd4)
#define MT6359_LDO_VSIM1_OP_EN               (MT6359_PMIC_REG_BASE+0x1cd6)
#define MT6359_LDO_VSIM1_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cd8)
#define MT6359_LDO_VSIM1_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cda)
#define MT6359_LDO_VSIM1_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cdc)
#define MT6359_LDO_VSIM1_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cde)
#define MT6359_LDO_VSIM1_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1ce0)
#define MT6359_LDO_VSIM2_CON0                (MT6359_PMIC_REG_BASE+0x1ce2)
#define MT6359_LDO_VSIM2_CON1                (MT6359_PMIC_REG_BASE+0x1ce4)
#define MT6359_LDO_VSIM2_MON                 (MT6359_PMIC_REG_BASE+0x1ce6)
#define MT6359_LDO_VSIM2_OP_EN               (MT6359_PMIC_REG_BASE+0x1ce8)
#define MT6359_LDO_VSIM2_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cea)
#define MT6359_LDO_VSIM2_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cec)
#define MT6359_LDO_VSIM2_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cee)
#define MT6359_LDO_VSIM2_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cf0)
#define MT6359_LDO_VSIM2_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1cf2)
#define MT6359_LDO_GNR3_DSN_ID               (MT6359_PMIC_REG_BASE+0x1d00)
#define MT6359_LDO_GNR3_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1d02)
#define MT6359_LDO_GNR3_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1d04)
#define MT6359_LDO_GNR3_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1d06)
#define MT6359_LDO_VUSB_CON0                 (MT6359_PMIC_REG_BASE+0x1d08)
#define MT6359_LDO_VUSB_CON1                 (MT6359_PMIC_REG_BASE+0x1d0a)
#define MT6359_LDO_VUSB_MON                  (MT6359_PMIC_REG_BASE+0x1d0c)
#define MT6359_LDO_VUSB_OP_EN                (MT6359_PMIC_REG_BASE+0x1d0e)
#define MT6359_LDO_VUSB_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d10)
#define MT6359_LDO_VUSB_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d12)
#define MT6359_LDO_VUSB_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d14)
#define MT6359_LDO_VUSB_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d16)
#define MT6359_LDO_VUSB_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d18)
#define MT6359_LDO_VUSB_MULTI_SW             (MT6359_PMIC_REG_BASE+0x1d1a)
#define MT6359_LDO_VRFCK_CON0                (MT6359_PMIC_REG_BASE+0x1d1c)
#define MT6359_LDO_VRFCK_CON1                (MT6359_PMIC_REG_BASE+0x1d1e)
#define MT6359_LDO_VRFCK_MON                 (MT6359_PMIC_REG_BASE+0x1d20)
#define MT6359_LDO_VRFCK_OP_EN               (MT6359_PMIC_REG_BASE+0x1d22)
#define MT6359_LDO_VRFCK_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d24)
#define MT6359_LDO_VRFCK_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d26)
#define MT6359_LDO_VRFCK_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d28)
#define MT6359_LDO_VRFCK_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d2a)
#define MT6359_LDO_VRFCK_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d2c)
#define MT6359_LDO_VBBCK_CON0                (MT6359_PMIC_REG_BASE+0x1d2e)
#define MT6359_LDO_VBBCK_CON1                (MT6359_PMIC_REG_BASE+0x1d30)
#define MT6359_LDO_VBBCK_MON                 (MT6359_PMIC_REG_BASE+0x1d32)
#define MT6359_LDO_VBBCK_OP_EN               (MT6359_PMIC_REG_BASE+0x1d34)
#define MT6359_LDO_VBBCK_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d36)
#define MT6359_LDO_VBBCK_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d38)
#define MT6359_LDO_VBBCK_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d3a)
#define MT6359_LDO_VBBCK_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d3c)
#define MT6359_LDO_VBBCK_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d3e)
#define MT6359_LDO_VBIF28_CON0               (MT6359_PMIC_REG_BASE+0x1d40)
#define MT6359_LDO_VBIF28_CON1               (MT6359_PMIC_REG_BASE+0x1d42)
#define MT6359_LDO_VBIF28_MON                (MT6359_PMIC_REG_BASE+0x1d44)
#define MT6359_LDO_VBIF28_OP_EN              (MT6359_PMIC_REG_BASE+0x1d46)
#define MT6359_LDO_VBIF28_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1d48)
#define MT6359_LDO_VBIF28_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1d4a)
#define MT6359_LDO_VBIF28_OP_CFG             (MT6359_PMIC_REG_BASE+0x1d4c)
#define MT6359_LDO_VBIF28_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1d4e)
#define MT6359_LDO_VBIF28_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1d50)
#define MT6359_LDO_VIBR_CON0                 (MT6359_PMIC_REG_BASE+0x1d52)
#define MT6359_LDO_VIBR_CON1                 (MT6359_PMIC_REG_BASE+0x1d54)
#define MT6359_LDO_VIBR_MON                  (MT6359_PMIC_REG_BASE+0x1d56)
#define MT6359_LDO_VIBR_OP_EN                (MT6359_PMIC_REG_BASE+0x1d58)
#define MT6359_LDO_VIBR_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d5a)
#define MT6359_LDO_VIBR_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d5c)
#define MT6359_LDO_VIBR_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d5e)
#define MT6359_LDO_VIBR_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d60)
#define MT6359_LDO_VIBR_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d62)
#define MT6359_LDO_VIO28_CON0                (MT6359_PMIC_REG_BASE+0x1d64)
#define MT6359_LDO_VIO28_CON1                (MT6359_PMIC_REG_BASE+0x1d66)
#define MT6359_LDO_VIO28_MON                 (MT6359_PMIC_REG_BASE+0x1d68)
#define MT6359_LDO_VIO28_OP_EN               (MT6359_PMIC_REG_BASE+0x1d6a)
#define MT6359_LDO_VIO28_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d6c)
#define MT6359_LDO_VIO28_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d6e)
#define MT6359_LDO_VIO28_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d70)
#define MT6359_LDO_VIO28_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d72)
#define MT6359_LDO_VIO28_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d74)
#define MT6359_LDO_GNR4_DSN_ID               (MT6359_PMIC_REG_BASE+0x1d80)
#define MT6359_LDO_GNR4_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1d82)
#define MT6359_LDO_GNR4_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1d84)
#define MT6359_LDO_GNR4_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1d86)
#define MT6359_LDO_VM18_CON0                 (MT6359_PMIC_REG_BASE+0x1d88)
#define MT6359_LDO_VM18_CON1                 (MT6359_PMIC_REG_BASE+0x1d8a)
#define MT6359_LDO_VM18_MON                  (MT6359_PMIC_REG_BASE+0x1d8c)
#define MT6359_LDO_VM18_OP_EN                (MT6359_PMIC_REG_BASE+0x1d8e)
#define MT6359_LDO_VM18_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d90)
#define MT6359_LDO_VM18_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d92)
#define MT6359_LDO_VM18_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d94)
#define MT6359_LDO_VM18_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d96)
#define MT6359_LDO_VM18_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d98)
#define MT6359_LDO_VUFS_CON0                 (MT6359_PMIC_REG_BASE+0x1d9a)
#define MT6359_LDO_VUFS_CON1                 (MT6359_PMIC_REG_BASE+0x1d9c)
#define MT6359_LDO_VUFS_MON                  (MT6359_PMIC_REG_BASE+0x1d9e)
#define MT6359_LDO_VUFS_OP_EN                (MT6359_PMIC_REG_BASE+0x1da0)
#define MT6359_LDO_VUFS_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1da2)
#define MT6359_LDO_VUFS_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1da4)
#define MT6359_LDO_VUFS_OP_CFG               (MT6359_PMIC_REG_BASE+0x1da6)
#define MT6359_LDO_VUFS_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1da8)
#define MT6359_LDO_VUFS_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1daa)
#define MT6359_LDO_GNR5_DSN_ID               (MT6359_PMIC_REG_BASE+0x1e00)
#define MT6359_LDO_GNR5_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1e02)
#define MT6359_LDO_GNR5_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1e04)
#define MT6359_LDO_GNR5_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1e06)
#define MT6359_LDO_VSRAM0_DSN_ID             (MT6359_PMIC_REG_BASE+0x1e80)
#define MT6359_LDO_VSRAM0_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1e82)
#define MT6359_LDO_VSRAM0_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1e84)
#define MT6359_LDO_VSRAM0_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1e86)
#define MT6359_LDO_VSRAM_PROC1_CON0          (MT6359_PMIC_REG_BASE+0x1e88)
#define MT6359_LDO_VSRAM_PROC1_CON1          (MT6359_PMIC_REG_BASE+0x1e8a)
#define MT6359_LDO_VSRAM_PROC1_MON           (MT6359_PMIC_REG_BASE+0x1e8c)
#define MT6359_LDO_VSRAM_PROC1_VOSEL0        (MT6359_PMIC_REG_BASE+0x1e8e)
#define MT6359_LDO_VSRAM_PROC1_VOSEL1        (MT6359_PMIC_REG_BASE+0x1e90)
#define MT6359_LDO_VSRAM_PROC1_SFCHG         (MT6359_PMIC_REG_BASE+0x1e92)
#define MT6359_LDO_VSRAM_PROC1_DVS           (MT6359_PMIC_REG_BASE+0x1e94)
#define MT6359_LDO_VSRAM_PROC1_OP_EN         (MT6359_PMIC_REG_BASE+0x1e96)
#define MT6359_LDO_VSRAM_PROC1_OP_EN_SET     (MT6359_PMIC_REG_BASE+0x1e98)
#define MT6359_LDO_VSRAM_PROC1_OP_EN_CLR     (MT6359_PMIC_REG_BASE+0x1e9a)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG        (MT6359_PMIC_REG_BASE+0x1e9c)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG_SET    (MT6359_PMIC_REG_BASE+0x1e9e)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG_CLR    (MT6359_PMIC_REG_BASE+0x1ea0)
#define MT6359_LDO_VSRAM_PROC1_TRACK0        (MT6359_PMIC_REG_BASE+0x1ea2)
#define MT6359_LDO_VSRAM_PROC1_TRACK1        (MT6359_PMIC_REG_BASE+0x1ea4)
#define MT6359_LDO_VSRAM_PROC1_TRACK2        (MT6359_PMIC_REG_BASE+0x1ea6)
#define MT6359_LDO_VSRAM_PROC2_CON0          (MT6359_PMIC_REG_BASE+0x1ea8)
#define MT6359_LDO_VSRAM_PROC2_CON1          (MT6359_PMIC_REG_BASE+0x1eaa)
#define MT6359_LDO_VSRAM_PROC2_MON           (MT6359_PMIC_REG_BASE+0x1eac)
#define MT6359_LDO_VSRAM_PROC2_VOSEL0        (MT6359_PMIC_REG_BASE+0x1eae)
#define MT6359_LDO_VSRAM_PROC2_VOSEL1        (MT6359_PMIC_REG_BASE+0x1eb0)
#define MT6359_LDO_VSRAM_PROC2_SFCHG         (MT6359_PMIC_REG_BASE+0x1eb2)
#define MT6359_LDO_VSRAM_PROC2_DVS           (MT6359_PMIC_REG_BASE+0x1eb4)
#define MT6359_LDO_VSRAM_PROC2_OP_EN         (MT6359_PMIC_REG_BASE+0x1eb6)
#define MT6359_LDO_VSRAM_PROC2_OP_EN_SET     (MT6359_PMIC_REG_BASE+0x1eb8)
#define MT6359_LDO_VSRAM_PROC2_OP_EN_CLR     (MT6359_PMIC_REG_BASE+0x1eba)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG        (MT6359_PMIC_REG_BASE+0x1ebc)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG_SET    (MT6359_PMIC_REG_BASE+0x1ebe)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG_CLR    (MT6359_PMIC_REG_BASE+0x1ec0)
#define MT6359_LDO_VSRAM_PROC2_TRACK0        (MT6359_PMIC_REG_BASE+0x1ec2)
#define MT6359_LDO_VSRAM_PROC2_TRACK1        (MT6359_PMIC_REG_BASE+0x1ec4)
#define MT6359_LDO_VSRAM_PROC2_TRACK2        (MT6359_PMIC_REG_BASE+0x1ec6)
#define MT6359_LDO_VSRAM1_DSN_ID             (MT6359_PMIC_REG_BASE+0x1f00)
#define MT6359_LDO_VSRAM1_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1f02)
#define MT6359_LDO_VSRAM1_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1f04)
#define MT6359_LDO_VSRAM1_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1f06)
#define MT6359_LDO_VSRAM_OTHERS_CON0         (MT6359_PMIC_REG_BASE+0x1f08)
#define MT6359_LDO_VSRAM_OTHERS_CON1         (MT6359_PMIC_REG_BASE+0x1f0a)
#define MT6359_LDO_VSRAM_OTHERS_MON          (MT6359_PMIC_REG_BASE+0x1f0c)
#define MT6359_LDO_VSRAM_OTHERS_VOSEL0       (MT6359_PMIC_REG_BASE+0x1f0e)
#define MT6359_LDO_VSRAM_OTHERS_VOSEL1       (MT6359_PMIC_REG_BASE+0x1f10)
#define MT6359_LDO_VSRAM_OTHERS_SFCHG        (MT6359_PMIC_REG_BASE+0x1f12)
#define MT6359_LDO_VSRAM_OTHERS_DVS          (MT6359_PMIC_REG_BASE+0x1f14)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN        (MT6359_PMIC_REG_BASE+0x1f16)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN_SET    (MT6359_PMIC_REG_BASE+0x1f18)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN_CLR    (MT6359_PMIC_REG_BASE+0x1f1a)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG       (MT6359_PMIC_REG_BASE+0x1f1c)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG_SET   (MT6359_PMIC_REG_BASE+0x1f1e)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG_CLR   (MT6359_PMIC_REG_BASE+0x1f20)
#define MT6359_LDO_VSRAM_OTHERS_TRACK0       (MT6359_PMIC_REG_BASE+0x1f22)
#define MT6359_LDO_VSRAM_OTHERS_TRACK1       (MT6359_PMIC_REG_BASE+0x1f24)
#define MT6359_LDO_VSRAM_OTHERS_TRACK2       (MT6359_PMIC_REG_BASE+0x1f26)
#define MT6359_LDO_VSRAM_OTHERS_SSHUB        (MT6359_PMIC_REG_BASE+0x1f28)
#define MT6359_LDO_VSRAM_OTHERS_BT           (MT6359_PMIC_REG_BASE+0x1f2a)
#define MT6359_LDO_VSRAM_OTHERS_SPI          (MT6359_PMIC_REG_BASE+0x1f2c)
#define MT6359_LDO_VSRAM_MD_CON0             (MT6359_PMIC_REG_BASE+0x1f2e)
#define MT6359_LDO_VSRAM_MD_CON1             (MT6359_PMIC_REG_BASE+0x1f30)
#define MT6359_LDO_VSRAM_MD_MON              (MT6359_PMIC_REG_BASE+0x1f32)
#define MT6359_LDO_VSRAM_MD_VOSEL0           (MT6359_PMIC_REG_BASE+0x1f34)
#define MT6359_LDO_VSRAM_MD_VOSEL1           (MT6359_PMIC_REG_BASE+0x1f36)
#define MT6359_LDO_VSRAM_MD_SFCHG            (MT6359_PMIC_REG_BASE+0x1f38)
#define MT6359_LDO_VSRAM_MD_DVS              (MT6359_PMIC_REG_BASE+0x1f3a)
#define MT6359_LDO_VSRAM_MD_OP_EN            (MT6359_PMIC_REG_BASE+0x1f3c)
#define MT6359_LDO_VSRAM_MD_OP_EN_SET        (MT6359_PMIC_REG_BASE+0x1f3e)
#define MT6359_LDO_VSRAM_MD_OP_EN_CLR        (MT6359_PMIC_REG_BASE+0x1f40)
#define MT6359_LDO_VSRAM_MD_OP_CFG           (MT6359_PMIC_REG_BASE+0x1f42)
#define MT6359_LDO_VSRAM_MD_OP_CFG_SET       (MT6359_PMIC_REG_BASE+0x1f44)
#define MT6359_LDO_VSRAM_MD_OP_CFG_CLR       (MT6359_PMIC_REG_BASE+0x1f46)
#define MT6359_LDO_VSRAM_MD_TRACK0           (MT6359_PMIC_REG_BASE+0x1f48)
#define MT6359_LDO_VSRAM_MD_TRACK1           (MT6359_PMIC_REG_BASE+0x1f4a)
#define MT6359_LDO_VSRAM_MD_TRACK2           (MT6359_PMIC_REG_BASE+0x1f4c)
#define MT6359_LDO_ANA0_DSN_ID               (MT6359_PMIC_REG_BASE+0x1f80)
#define MT6359_LDO_ANA0_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1f82)
#define MT6359_LDO_ANA0_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1f84)
#define MT6359_LDO_ANA0_DSN_FPI              (MT6359_PMIC_REG_BASE+0x1f86)
#define MT6359_VFE28_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1f88)
#define MT6359_VFE28_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1f8a)
#define MT6359_VAUX18_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1f8c)
#define MT6359_VAUX18_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1f8e)
#define MT6359_VUSB_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1f90)
#define MT6359_VUSB_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x1f92)
#define MT6359_VBIF28_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1f94)
#define MT6359_VBIF28_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1f96)
#define MT6359_VCN33_1_ANA_CON0              (MT6359_PMIC_REG_BASE+0x1f98)
#define MT6359_VCN33_1_ANA_CON1              (MT6359_PMIC_REG_BASE+0x1f9a)
#define MT6359_VCN33_2_ANA_CON0              (MT6359_PMIC_REG_BASE+0x1f9c)
#define MT6359_VCN33_2_ANA_CON1              (MT6359_PMIC_REG_BASE+0x1f9e)
#define MT6359_VEMC_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fa0)
#define MT6359_VSIM1_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fa2)
#define MT6359_VSIM1_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fa4)
#define MT6359_VSIM2_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fa6)
#define MT6359_VSIM2_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fa8)
#define MT6359_VIO28_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1faa)
#define MT6359_VIO28_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fac)
#define MT6359_VIBR_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fae)
#define MT6359_VIBR_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x1fb0)
#define MT6359_ADLDO_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fb2)
#define MT6359_VA12_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fb4)
#define MT6359_LDO_ANA0_ELR_NUM              (MT6359_PMIC_REG_BASE+0x1fb6)
#define MT6359_VFE28_ELR_0                   (MT6359_PMIC_REG_BASE+0x1fb8)
#define MT6359_VFE28_ELR_1                   (MT6359_PMIC_REG_BASE+0x1fba)
#define MT6359_VFE28_ELR_2                   (MT6359_PMIC_REG_BASE+0x1fbc)
#define MT6359_VFE28_ELR_3                   (MT6359_PMIC_REG_BASE+0x1fbe)
#define MT6359_VFE28_ELR_4                   (MT6359_PMIC_REG_BASE+0x1fc0)
#define MT6359_LDO_ANA1_DSN_ID               (MT6359_PMIC_REG_BASE+0x2000)
#define MT6359_LDO_ANA1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x2002)
#define MT6359_LDO_ANA1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x2004)
#define MT6359_LDO_ANA1_DSN_FPI              (MT6359_PMIC_REG_BASE+0x2006)
#define MT6359_VRF18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2008)
#define MT6359_VRF18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x200a)
#define MT6359_VEFUSE_ANA_CON0               (MT6359_PMIC_REG_BASE+0x200c)
#define MT6359_VEFUSE_ANA_CON1               (MT6359_PMIC_REG_BASE+0x200e)
#define MT6359_VCN18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2010)
#define MT6359_VCN18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2012)
#define MT6359_VCAMIO_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2014)
#define MT6359_VCAMIO_ANA_CON1               (MT6359_PMIC_REG_BASE+0x2016)
#define MT6359_VAUD18_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2018)
#define MT6359_VAUD18_ANA_CON1               (MT6359_PMIC_REG_BASE+0x201a)
#define MT6359_VIO18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x201c)
#define MT6359_VIO18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x201e)
#define MT6359_VM18_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2020)
#define MT6359_VM18_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x2022)
#define MT6359_VUFS_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2024)
#define MT6359_VUFS_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x2026)
#define MT6359_SLDO20_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2028)
#define MT6359_VRF12_ANA_CON0                (MT6359_PMIC_REG_BASE+0x202a)
#define MT6359_VRF12_ANA_CON1                (MT6359_PMIC_REG_BASE+0x202c)
#define MT6359_VCN13_ANA_CON0                (MT6359_PMIC_REG_BASE+0x202e)
#define MT6359_VCN13_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2030)
#define MT6359_VA09_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2032)
#define MT6359_VSRAM_PROC1_ANA_CON0          (MT6359_PMIC_REG_BASE+0x2034)
#define MT6359_VSRAM_PROC1_ANA_CON1          (MT6359_PMIC_REG_BASE+0x2036)
#define MT6359_VSRAM_PROC2_ANA_CON0          (MT6359_PMIC_REG_BASE+0x2038)
#define MT6359_VSRAM_PROC2_ANA_CON1          (MT6359_PMIC_REG_BASE+0x203a)
#define MT6359_VSRAM_OTHERS_ANA_CON0         (MT6359_PMIC_REG_BASE+0x203c)
#define MT6359_VSRAM_OTHERS_ANA_CON1         (MT6359_PMIC_REG_BASE+0x203e)
#define MT6359_VSRAM_MD_ANA_CON0             (MT6359_PMIC_REG_BASE+0x2040)
#define MT6359_VSRAM_MD_ANA_CON1             (MT6359_PMIC_REG_BASE+0x2042)
#define MT6359_SLDO14_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2044)
#define MT6359_LDO_ANA1_ELR_NUM              (MT6359_PMIC_REG_BASE+0x2046)
#define MT6359_VRF18_ELR_0                   (MT6359_PMIC_REG_BASE+0x2048)
#define MT6359_VRF18_ELR_1                   (MT6359_PMIC_REG_BASE+0x204a)
#define MT6359_VRF18_ELR_2                   (MT6359_PMIC_REG_BASE+0x204c)
#define MT6359_VRF18_ELR_3                   (MT6359_PMIC_REG_BASE+0x204e)
#define MT6359_LDO_ANA2_DSN_ID               (MT6359_PMIC_REG_BASE+0x2080)
#define MT6359_LDO_ANA2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x2082)
#define MT6359_LDO_ANA2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x2084)
#define MT6359_LDO_ANA2_DSN_FPI              (MT6359_PMIC_REG_BASE+0x2086)
#define MT6359_VXO22_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2088)
#define MT6359_VXO22_ANA_CON1                (MT6359_PMIC_REG_BASE+0x208a)
#define MT6359_VRFCK_ANA_CON0                (MT6359_PMIC_REG_BASE+0x208c)
#define MT6359_VRFCK_ANA_CON1                (MT6359_PMIC_REG_BASE+0x208e)
#define MT6359_VRFCK_ANA_CON2                (MT6359_PMIC_REG_BASE+0x2090)
#define MT6359_VRFCK_1_ANA_CON0              (MT6359_PMIC_REG_BASE+0x2092)
#define MT6359_VRFCK_1_ANA_CON1              (MT6359_PMIC_REG_BASE+0x2094)
#define MT6359_VBBCK_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2096)
#define MT6359_VBBCK_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2098)
#define MT6359_LDO_ANA2_ELR_NUM              (MT6359_PMIC_REG_BASE+0x209a)
#define MT6359_DCXO_ADLDO_BIAS_ELR_0         (MT6359_PMIC_REG_BASE+0x209c)
#define MT6359_DCXO_ADLDO_BIAS_ELR_1         (MT6359_PMIC_REG_BASE+0x209e)
#define MT6359_DUMMYLOAD_DSN_ID              (MT6359_PMIC_REG_BASE+0x2100)
#define MT6359_DUMMYLOAD_DSN_REV0            (MT6359_PMIC_REG_BASE+0x2102)
#define MT6359_DUMMYLOAD_DSN_DBI             (MT6359_PMIC_REG_BASE+0x2104)
#define MT6359_DUMMYLOAD_DSN_FPI             (MT6359_PMIC_REG_BASE+0x2106)
#define MT6359_DUMMYLOAD_ANA_CON0            (MT6359_PMIC_REG_BASE+0x2108)
#define MT6359_ISINK0_CON1                   (MT6359_PMIC_REG_BASE+0x210a)
#define MT6359_ISINK1_CON1                   (MT6359_PMIC_REG_BASE+0x210c)
#define MT6359_ISINK_ANA1_SMPL               (MT6359_PMIC_REG_BASE+0x210e)
#define MT6359_ISINK_EN_CTRL_SMPL            (MT6359_PMIC_REG_BASE+0x2110)
#define MT6359_DUMMYLOAD_ELR_NUM             (MT6359_PMIC_REG_BASE+0x2112)
#define MT6359_DUMMYLOAD_ELR_0               (MT6359_PMIC_REG_BASE+0x2114)
#define MT6359_AUD_TOP_ID                    (MT6359_PMIC_REG_BASE+0x2300)
#define MT6359_AUD_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x2302)
#define MT6359_AUD_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x2304)
#define MT6359_AUD_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x2306)
#define MT6359_AUD_TOP_CKPDN_TPM0            (MT6359_PMIC_REG_BASE+0x2308)
#define MT6359_AUD_TOP_CKPDN_TPM1            (MT6359_PMIC_REG_BASE+0x230a)
#define MT6359_AUD_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x230c)
#define MT6359_AUD_TOP_CKPDN_CON0_SET        (MT6359_PMIC_REG_BASE+0x230e)
#define MT6359_AUD_TOP_CKPDN_CON0_CLR        (MT6359_PMIC_REG_BASE+0x2310)
#define MT6359_AUD_TOP_CKSEL_CON0            (MT6359_PMIC_REG_BASE+0x2312)
#define MT6359_AUD_TOP_CKSEL_CON0_SET        (MT6359_PMIC_REG_BASE+0x2314)
#define MT6359_AUD_TOP_CKSEL_CON0_CLR        (MT6359_PMIC_REG_BASE+0x2316)
#define MT6359_AUD_TOP_CKTST_CON0            (MT6359_PMIC_REG_BASE+0x2318)
#define MT6359_AUD_TOP_CLK_HWEN_CON0         (MT6359_PMIC_REG_BASE+0x231a)
#define MT6359_AUD_TOP_CLK_HWEN_CON0_SET     (MT6359_PMIC_REG_BASE+0x231c)
#define MT6359_AUD_TOP_CLK_HWEN_CON0_CLR     (MT6359_PMIC_REG_BASE+0x231e)
#define MT6359_AUD_TOP_RST_CON0              (MT6359_PMIC_REG_BASE+0x2320)
#define MT6359_AUD_TOP_RST_CON0_SET          (MT6359_PMIC_REG_BASE+0x2322)
#define MT6359_AUD_TOP_RST_CON0_CLR          (MT6359_PMIC_REG_BASE+0x2324)
#define MT6359_AUD_TOP_RST_BANK_CON0         (MT6359_PMIC_REG_BASE+0x2326)
#define MT6359_AUD_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x2328)
#define MT6359_AUD_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x232a)
#define MT6359_AUD_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x232c)
#define MT6359_AUD_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x232e)
#define MT6359_AUD_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x2330)
#define MT6359_AUD_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x2332)
#define MT6359_AUD_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x2334)
#define MT6359_AUD_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x2336)
#define MT6359_AUD_TOP_INT_MISC_CON0         (MT6359_PMIC_REG_BASE+0x2338)
#define MT6359_AUD_TOP_MON_CON0              (MT6359_PMIC_REG_BASE+0x233a)
#define MT6359_AUDIO_DIG_DSN_ID              (MT6359_PMIC_REG_BASE+0x2380)
#define MT6359_AUDIO_DIG_DSN_REV0            (MT6359_PMIC_REG_BASE+0x2382)
#define MT6359_AUDIO_DIG_DSN_DBI             (MT6359_PMIC_REG_BASE+0x2384)
#define MT6359_AUDIO_DIG_DSN_DXI             (MT6359_PMIC_REG_BASE+0x2386)
#define MT6359_AFE_UL_DL_CON0                (MT6359_PMIC_REG_BASE+0x2388)
#define MT6359_AFE_DL_SRC2_CON0_L            (MT6359_PMIC_REG_BASE+0x238a)
#define MT6359_AFE_UL_SRC_CON0_H             (MT6359_PMIC_REG_BASE+0x238c)
#define MT6359_AFE_UL_SRC_CON0_L             (MT6359_PMIC_REG_BASE+0x238e)
#define MT6359_AFE_ADDA6_L_SRC_CON0_H        (MT6359_PMIC_REG_BASE+0x2390)
#define MT6359_AFE_ADDA6_UL_SRC_CON0_L       (MT6359_PMIC_REG_BASE+0x2392)
#define MT6359_AFE_TOP_CON0                  (MT6359_PMIC_REG_BASE+0x2394)
#define MT6359_AUDIO_TOP_CON0                (MT6359_PMIC_REG_BASE+0x2396)
#define MT6359_AFE_MON_DEBUG0                (MT6359_PMIC_REG_BASE+0x2398)
#define MT6359_AFUNC_AUD_CON0                (MT6359_PMIC_REG_BASE+0x239a)
#define MT6359_AFUNC_AUD_CON1                (MT6359_PMIC_REG_BASE+0x239c)
#define MT6359_AFUNC_AUD_CON2                (MT6359_PMIC_REG_BASE+0x239e)
#define MT6359_AFUNC_AUD_CON3                (MT6359_PMIC_REG_BASE+0x23a0)
#define MT6359_AFUNC_AUD_CON4                (MT6359_PMIC_REG_BASE+0x23a2)
#define MT6359_AFUNC_AUD_CON5                (MT6359_PMIC_REG_BASE+0x23a4)
#define MT6359_AFUNC_AUD_CON6                (MT6359_PMIC_REG_BASE+0x23a6)
#define MT6359_AFUNC_AUD_CON7                (MT6359_PMIC_REG_BASE+0x23a8)
#define MT6359_AFUNC_AUD_CON8                (MT6359_PMIC_REG_BASE+0x23aa)
#define MT6359_AFUNC_AUD_CON9                (MT6359_PMIC_REG_BASE+0x23ac)
#define MT6359_AFUNC_AUD_CON10               (MT6359_PMIC_REG_BASE+0x23ae)
#define MT6359_AFUNC_AUD_CON11               (MT6359_PMIC_REG_BASE+0x23b0)
#define MT6359_AFUNC_AUD_CON12               (MT6359_PMIC_REG_BASE+0x23b2)
#define MT6359_AFUNC_AUD_MON0                (MT6359_PMIC_REG_BASE+0x23b4)
#define MT6359_AFUNC_AUD_MON1                (MT6359_PMIC_REG_BASE+0x23b6)
#define MT6359_AUDRC_TUNE_MON0               (MT6359_PMIC_REG_BASE+0x23b8)
#define MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0     (MT6359_PMIC_REG_BASE+0x23ba)
#define MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 (MT6359_PMIC_REG_BASE+0x23bc)
#define MT6359_AFE_ADDA_MTKAIF_MON0          (MT6359_PMIC_REG_BASE+0x23be)
#define MT6359_AFE_ADDA_MTKAIF_MON1          (MT6359_PMIC_REG_BASE+0x23c0)
#define MT6359_AFE_ADDA_MTKAIF_MON2          (MT6359_PMIC_REG_BASE+0x23c2)
#define MT6359_AFE_ADDA6_MTKAIF_MON3         (MT6359_PMIC_REG_BASE+0x23c4)
#define MT6359_AFE_ADDA_MTKAIF_MON4          (MT6359_PMIC_REG_BASE+0x23c6)
#define MT6359_AFE_ADDA_MTKAIF_MON5          (MT6359_PMIC_REG_BASE+0x23c8)
#define MT6359_AFE_ADDA_MTKAIF_CFG0          (MT6359_PMIC_REG_BASE+0x23ca)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG0       (MT6359_PMIC_REG_BASE+0x23cc)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG1       (MT6359_PMIC_REG_BASE+0x23ce)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG2       (MT6359_PMIC_REG_BASE+0x23d0)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG3       (MT6359_PMIC_REG_BASE+0x23d2)
#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG0 (MT6359_PMIC_REG_BASE+0x23d4)
#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG1 (MT6359_PMIC_REG_BASE+0x23d6)
#define MT6359_AFE_SGEN_CFG0                 (MT6359_PMIC_REG_BASE+0x23d8)
#define MT6359_AFE_SGEN_CFG1                 (MT6359_PMIC_REG_BASE+0x23da)
#define MT6359_AFE_ADC_ASYNC_FIFO_CFG        (MT6359_PMIC_REG_BASE+0x23dc)
#define MT6359_AFE_ADC_ASYNC_FIFO_CFG1       (MT6359_PMIC_REG_BASE+0x23de)
#define MT6359_AFE_DCCLK_CFG0                (MT6359_PMIC_REG_BASE+0x23e0)
#define MT6359_AFE_DCCLK_CFG1                (MT6359_PMIC_REG_BASE+0x23e2)
#define MT6359_AUDIO_DIG_CFG                 (MT6359_PMIC_REG_BASE+0x23e4)
#define MT6359_AUDIO_DIG_CFG1                (MT6359_PMIC_REG_BASE+0x23e6)
#define MT6359_AFE_AUD_PAD_TOP               (MT6359_PMIC_REG_BASE+0x23e8)
#define MT6359_AFE_AUD_PAD_TOP_MON           (MT6359_PMIC_REG_BASE+0x23ea)
#define MT6359_AFE_AUD_PAD_TOP_MON1          (MT6359_PMIC_REG_BASE+0x23ec)
#define MT6359_AFE_AUD_PAD_TOP_MON2          (MT6359_PMIC_REG_BASE+0x23ee)
#define MT6359_AFE_DL_NLE_CFG                (MT6359_PMIC_REG_BASE+0x23f0)
#define MT6359_AFE_DL_NLE_MON                (MT6359_PMIC_REG_BASE+0x23f2)
#define MT6359_AFE_CG_EN_MON                 (MT6359_PMIC_REG_BASE+0x23f4)
#define MT6359_AFE_MIC_ARRAY_CFG             (MT6359_PMIC_REG_BASE+0x23f6)
#define MT6359_AFE_CHOP_CFG0                 (MT6359_PMIC_REG_BASE+0x23f8)
#define MT6359_AFE_MTKAIF_MUX_CFG            (MT6359_PMIC_REG_BASE+0x23fa)
#define MT6359_AUDIO_DIG_2ND_DSN_ID          (MT6359_PMIC_REG_BASE+0x2400)
#define MT6359_AUDIO_DIG_2ND_DSN_REV0        (MT6359_PMIC_REG_BASE+0x2402)
#define MT6359_AUDIO_DIG_2ND_DSN_DBI         (MT6359_PMIC_REG_BASE+0x2404)
#define MT6359_AUDIO_DIG_2ND_DSN_DXI         (MT6359_PMIC_REG_BASE+0x2406)
#define MT6359_AFE_PMIC_NEWIF_CFG3           (MT6359_PMIC_REG_BASE+0x2408)
#define MT6359_AFE_VOW_TOP_CON0              (MT6359_PMIC_REG_BASE+0x240a)
#define MT6359_AFE_VOW_TOP_CON1              (MT6359_PMIC_REG_BASE+0x240c)
#define MT6359_AFE_VOW_TOP_CON2              (MT6359_PMIC_REG_BASE+0x240e)
#define MT6359_AFE_VOW_TOP_CON3              (MT6359_PMIC_REG_BASE+0x2410)
#define MT6359_AFE_VOW_TOP_CON4              (MT6359_PMIC_REG_BASE+0x2412)
#define MT6359_AFE_VOW_TOP_MON0              (MT6359_PMIC_REG_BASE+0x2414)
#define MT6359_AFE_VOW_VAD_CFG0              (MT6359_PMIC_REG_BASE+0x2416)
#define MT6359_AFE_VOW_VAD_CFG1              (MT6359_PMIC_REG_BASE+0x2418)
#define MT6359_AFE_VOW_VAD_CFG2              (MT6359_PMIC_REG_BASE+0x241a)
#define MT6359_AFE_VOW_VAD_CFG3              (MT6359_PMIC_REG_BASE+0x241c)
#define MT6359_AFE_VOW_VAD_CFG4              (MT6359_PMIC_REG_BASE+0x241e)
#define MT6359_AFE_VOW_VAD_CFG5              (MT6359_PMIC_REG_BASE+0x2420)
#define MT6359_AFE_VOW_VAD_CFG6              (MT6359_PMIC_REG_BASE+0x2422)
#define MT6359_AFE_VOW_VAD_CFG7              (MT6359_PMIC_REG_BASE+0x2424)
#define MT6359_AFE_VOW_VAD_CFG8              (MT6359_PMIC_REG_BASE+0x2426)
#define MT6359_AFE_VOW_VAD_CFG9              (MT6359_PMIC_REG_BASE+0x2428)
#define MT6359_AFE_VOW_VAD_CFG10             (MT6359_PMIC_REG_BASE+0x242a)
#define MT6359_AFE_VOW_VAD_CFG11             (MT6359_PMIC_REG_BASE+0x242c)
#define MT6359_AFE_VOW_VAD_CFG12             (MT6359_PMIC_REG_BASE+0x242e)
#define MT6359_AFE_VOW_VAD_MON0              (MT6359_PMIC_REG_BASE+0x2430)
#define MT6359_AFE_VOW_VAD_MON1              (MT6359_PMIC_REG_BASE+0x2432)
#define MT6359_AFE_VOW_VAD_MON2              (MT6359_PMIC_REG_BASE+0x2434)
#define MT6359_AFE_VOW_VAD_MON3              (MT6359_PMIC_REG_BASE+0x2436)
#define MT6359_AFE_VOW_VAD_MON4              (MT6359_PMIC_REG_BASE+0x2438)
#define MT6359_AFE_VOW_VAD_MON5              (MT6359_PMIC_REG_BASE+0x243a)
#define MT6359_AFE_VOW_VAD_MON6              (MT6359_PMIC_REG_BASE+0x243c)
#define MT6359_AFE_VOW_VAD_MON7              (MT6359_PMIC_REG_BASE+0x243e)
#define MT6359_AFE_VOW_VAD_MON8              (MT6359_PMIC_REG_BASE+0x2440)
#define MT6359_AFE_VOW_VAD_MON9              (MT6359_PMIC_REG_BASE+0x2442)
#define MT6359_AFE_VOW_VAD_MON10             (MT6359_PMIC_REG_BASE+0x2444)
#define MT6359_AFE_VOW_VAD_MON11             (MT6359_PMIC_REG_BASE+0x2446)
#define MT6359_AFE_VOW_TGEN_CFG0             (MT6359_PMIC_REG_BASE+0x2448)
#define MT6359_AFE_VOW_TGEN_CFG1             (MT6359_PMIC_REG_BASE+0x244a)
#define MT6359_AFE_VOW_HPF_CFG0              (MT6359_PMIC_REG_BASE+0x244c)
#define MT6359_AFE_VOW_HPF_CFG1              (MT6359_PMIC_REG_BASE+0x244e)
#define MT6359_AUDIO_DIG_3RD_DSN_ID          (MT6359_PMIC_REG_BASE+0x2480)
#define MT6359_AUDIO_DIG_3RD_DSN_REV0        (MT6359_PMIC_REG_BASE+0x2482)
#define MT6359_AUDIO_DIG_3RD_DSN_DBI         (MT6359_PMIC_REG_BASE+0x2484)
#define MT6359_AUDIO_DIG_3RD_DSN_DXI         (MT6359_PMIC_REG_BASE+0x2486)
#define MT6359_AFE_VOW_PERIODIC_CFG0         (MT6359_PMIC_REG_BASE+0x2488)
#define MT6359_AFE_VOW_PERIODIC_CFG1         (MT6359_PMIC_REG_BASE+0x248a)
#define MT6359_AFE_VOW_PERIODIC_CFG2         (MT6359_PMIC_REG_BASE+0x248c)
#define MT6359_AFE_VOW_PERIODIC_CFG3         (MT6359_PMIC_REG_BASE+0x248e)
#define MT6359_AFE_VOW_PERIODIC_CFG4         (MT6359_PMIC_REG_BASE+0x2490)
#define MT6359_AFE_VOW_PERIODIC_CFG5         (MT6359_PMIC_REG_BASE+0x2492)
#define MT6359_AFE_VOW_PERIODIC_CFG6         (MT6359_PMIC_REG_BASE+0x2494)
#define MT6359_AFE_VOW_PERIODIC_CFG7         (MT6359_PMIC_REG_BASE+0x2496)
#define MT6359_AFE_VOW_PERIODIC_CFG8         (MT6359_PMIC_REG_BASE+0x2498)
#define MT6359_AFE_VOW_PERIODIC_CFG9         (MT6359_PMIC_REG_BASE+0x249a)
#define MT6359_AFE_VOW_PERIODIC_CFG10        (MT6359_PMIC_REG_BASE+0x249c)
#define MT6359_AFE_VOW_PERIODIC_CFG11        (MT6359_PMIC_REG_BASE+0x249e)
#define MT6359_AFE_VOW_PERIODIC_CFG12        (MT6359_PMIC_REG_BASE+0x24a0)
#define MT6359_AFE_VOW_PERIODIC_CFG13        (MT6359_PMIC_REG_BASE+0x24a2)
#define MT6359_AFE_VOW_PERIODIC_CFG14        (MT6359_PMIC_REG_BASE+0x24a4)
#define MT6359_AFE_VOW_PERIODIC_CFG15        (MT6359_PMIC_REG_BASE+0x24a6)
#define MT6359_AFE_VOW_PERIODIC_CFG16        (MT6359_PMIC_REG_BASE+0x24a8)
#define MT6359_AFE_VOW_PERIODIC_CFG17        (MT6359_PMIC_REG_BASE+0x24aa)
#define MT6359_AFE_VOW_PERIODIC_CFG18        (MT6359_PMIC_REG_BASE+0x24ac)
#define MT6359_AFE_VOW_PERIODIC_CFG19        (MT6359_PMIC_REG_BASE+0x24ae)
#define MT6359_AFE_VOW_PERIODIC_CFG20        (MT6359_PMIC_REG_BASE+0x24b0)
#define MT6359_AFE_VOW_PERIODIC_CFG21        (MT6359_PMIC_REG_BASE+0x24b2)
#define MT6359_AFE_VOW_PERIODIC_CFG22        (MT6359_PMIC_REG_BASE+0x24b4)
#define MT6359_AFE_VOW_PERIODIC_CFG23        (MT6359_PMIC_REG_BASE+0x24b6)
#define MT6359_AFE_VOW_PERIODIC_CFG24        (MT6359_PMIC_REG_BASE+0x24b8)
#define MT6359_AFE_VOW_PERIODIC_CFG25        (MT6359_PMIC_REG_BASE+0x24ba)
#define MT6359_AFE_VOW_PERIODIC_CFG26        (MT6359_PMIC_REG_BASE+0x24bc)
#define MT6359_AFE_VOW_PERIODIC_CFG27        (MT6359_PMIC_REG_BASE+0x24be)
#define MT6359_AFE_VOW_PERIODIC_CFG28        (MT6359_PMIC_REG_BASE+0x24c0)
#define MT6359_AFE_VOW_PERIODIC_CFG29        (MT6359_PMIC_REG_BASE+0x24c2)
#define MT6359_AFE_VOW_PERIODIC_CFG30        (MT6359_PMIC_REG_BASE+0x24c4)
#define MT6359_AFE_VOW_PERIODIC_CFG31        (MT6359_PMIC_REG_BASE+0x24c6)
#define MT6359_AFE_VOW_PERIODIC_CFG32        (MT6359_PMIC_REG_BASE+0x24c8)
#define MT6359_AFE_VOW_PERIODIC_CFG33        (MT6359_PMIC_REG_BASE+0x24ca)
#define MT6359_AFE_VOW_PERIODIC_CFG34        (MT6359_PMIC_REG_BASE+0x24cc)
#define MT6359_AFE_VOW_PERIODIC_CFG35        (MT6359_PMIC_REG_BASE+0x24ce)
#define MT6359_AFE_VOW_PERIODIC_CFG36        (MT6359_PMIC_REG_BASE+0x24d0)
#define MT6359_AFE_VOW_PERIODIC_CFG37        (MT6359_PMIC_REG_BASE+0x24d2)
#define MT6359_AFE_VOW_PERIODIC_CFG38        (MT6359_PMIC_REG_BASE+0x24d4)
#define MT6359_AFE_VOW_PERIODIC_CFG39        (MT6359_PMIC_REG_BASE+0x24d6)
#define MT6359_AFE_VOW_PERIODIC_MON0         (MT6359_PMIC_REG_BASE+0x24d8)
#define MT6359_AFE_VOW_PERIODIC_MON1         (MT6359_PMIC_REG_BASE+0x24da)
#define MT6359_AFE_VOW_PERIODIC_MON2         (MT6359_PMIC_REG_BASE+0x24dc)
#define MT6359_AFE_NCP_CFG0                  (MT6359_PMIC_REG_BASE+0x24de)
#define MT6359_AFE_NCP_CFG1                  (MT6359_PMIC_REG_BASE+0x24e0)
#define MT6359_AFE_NCP_CFG2                  (MT6359_PMIC_REG_BASE+0x24e2)
#define MT6359_AUDENC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2500)
#define MT6359_AUDENC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2502)
#define MT6359_AUDENC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2504)
#define MT6359_AUDENC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2506)
#define MT6359_AUDENC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2508)
#define MT6359_AUDENC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x250a)
#define MT6359_AUDENC_ANA_CON2               (MT6359_PMIC_REG_BASE+0x250c)
#define MT6359_AUDENC_ANA_CON3               (MT6359_PMIC_REG_BASE+0x250e)
#define MT6359_AUDENC_ANA_CON4               (MT6359_PMIC_REG_BASE+0x2510)
#define MT6359_AUDENC_ANA_CON5               (MT6359_PMIC_REG_BASE+0x2512)
#define MT6359_AUDENC_ANA_CON6               (MT6359_PMIC_REG_BASE+0x2514)
#define MT6359_AUDENC_ANA_CON7               (MT6359_PMIC_REG_BASE+0x2516)
#define MT6359_AUDENC_ANA_CON8               (MT6359_PMIC_REG_BASE+0x2518)
#define MT6359_AUDENC_ANA_CON9               (MT6359_PMIC_REG_BASE+0x251a)
#define MT6359_AUDENC_ANA_CON10              (MT6359_PMIC_REG_BASE+0x251c)
#define MT6359_AUDENC_ANA_CON11              (MT6359_PMIC_REG_BASE+0x251e)
#define MT6359_AUDENC_ANA_CON12              (MT6359_PMIC_REG_BASE+0x2520)
#define MT6359_AUDENC_ANA_CON13              (MT6359_PMIC_REG_BASE+0x2522)
#define MT6359_AUDENC_ANA_CON14              (MT6359_PMIC_REG_BASE+0x2524)
#define MT6359_AUDENC_ANA_CON15              (MT6359_PMIC_REG_BASE+0x2526)
#define MT6359_AUDENC_ANA_CON16              (MT6359_PMIC_REG_BASE+0x2528)
#define MT6359_AUDENC_ANA_CON17              (MT6359_PMIC_REG_BASE+0x252a)
#define MT6359_AUDENC_ANA_CON18              (MT6359_PMIC_REG_BASE+0x252c)
#define MT6359_AUDENC_ANA_CON19              (MT6359_PMIC_REG_BASE+0x252e)
#define MT6359_AUDENC_ANA_CON20              (MT6359_PMIC_REG_BASE+0x2530)
#define MT6359_AUDENC_ANA_CON21              (MT6359_PMIC_REG_BASE+0x2532)
#define MT6359_AUDENC_ANA_CON22              (MT6359_PMIC_REG_BASE+0x2534)
#define MT6359_AUDENC_ANA_CON23              (MT6359_PMIC_REG_BASE+0x2536)
#define MT6359_AUDDEC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2580)
#define MT6359_AUDDEC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2582)
#define MT6359_AUDDEC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2584)
#define MT6359_AUDDEC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2586)
#define MT6359_AUDDEC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2588)
#define MT6359_AUDDEC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x258a)
#define MT6359_AUDDEC_ANA_CON2               (MT6359_PMIC_REG_BASE+0x258c)
#define MT6359_AUDDEC_ANA_CON3               (MT6359_PMIC_REG_BASE+0x258e)
#define MT6359_AUDDEC_ANA_CON4               (MT6359_PMIC_REG_BASE+0x2590)
#define MT6359_AUDDEC_ANA_CON5               (MT6359_PMIC_REG_BASE+0x2592)
#define MT6359_AUDDEC_ANA_CON6               (MT6359_PMIC_REG_BASE+0x2594)
#define MT6359_AUDDEC_ANA_CON7               (MT6359_PMIC_REG_BASE+0x2596)
#define MT6359_AUDDEC_ANA_CON8               (MT6359_PMIC_REG_BASE+0x2598)
#define MT6359_AUDDEC_ANA_CON9               (MT6359_PMIC_REG_BASE+0x259a)
#define MT6359_AUDDEC_ANA_CON10              (MT6359_PMIC_REG_BASE+0x259c)
#define MT6359_AUDDEC_ANA_CON11              (MT6359_PMIC_REG_BASE+0x259e)
#define MT6359_AUDDEC_ANA_CON12              (MT6359_PMIC_REG_BASE+0x25a0)
#define MT6359_AUDDEC_ANA_CON13              (MT6359_PMIC_REG_BASE+0x25a2)
#define MT6359_AUDDEC_ANA_CON14              (MT6359_PMIC_REG_BASE+0x25a4)
#define MT6359_AUDZCD_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2600)
#define MT6359_AUDZCD_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2602)
#define MT6359_AUDZCD_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2604)
#define MT6359_AUDZCD_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2606)
#define MT6359_ZCD_CON0                      (MT6359_PMIC_REG_BASE+0x2608)
#define MT6359_ZCD_CON1                      (MT6359_PMIC_REG_BASE+0x260a)
#define MT6359_ZCD_CON2                      (MT6359_PMIC_REG_BASE+0x260c)
#define MT6359_ZCD_CON3                      (MT6359_PMIC_REG_BASE+0x260e)
#define MT6359_ZCD_CON4                      (MT6359_PMIC_REG_BASE+0x2610)
#define MT6359_ZCD_CON5                      (MT6359_PMIC_REG_BASE+0x2612)
#define MT6359_ACCDET_DSN_DIG_ID             (MT6359_PMIC_REG_BASE+0x2680)
#define MT6359_ACCDET_DSN_DIG_REV0           (MT6359_PMIC_REG_BASE+0x2682)
#define MT6359_ACCDET_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2684)
#define MT6359_ACCDET_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2686)
#define MT6359_ACCDET_CON0                   (MT6359_PMIC_REG_BASE+0x2688)
#define MT6359_ACCDET_CON1                   (MT6359_PMIC_REG_BASE+0x268a)
#define MT6359_ACCDET_CON2                   (MT6359_PMIC_REG_BASE+0x268c)
#define MT6359_ACCDET_CON3                   (MT6359_PMIC_REG_BASE+0x268e)
#define MT6359_ACCDET_CON4                   (MT6359_PMIC_REG_BASE+0x2690)
#define MT6359_ACCDET_CON5                   (MT6359_PMIC_REG_BASE+0x2692)
#define MT6359_ACCDET_CON6                   (MT6359_PMIC_REG_BASE+0x2694)
#define MT6359_ACCDET_CON7                   (MT6359_PMIC_REG_BASE+0x2696)
#define MT6359_ACCDET_CON8                   (MT6359_PMIC_REG_BASE+0x2698)
#define MT6359_ACCDET_CON9                   (MT6359_PMIC_REG_BASE+0x269a)
#define MT6359_ACCDET_CON10                  (MT6359_PMIC_REG_BASE+0x269c)
#define MT6359_ACCDET_CON11                  (MT6359_PMIC_REG_BASE+0x269e)
#define MT6359_ACCDET_CON12                  (MT6359_PMIC_REG_BASE+0x26a0)
#define MT6359_ACCDET_CON13                  (MT6359_PMIC_REG_BASE+0x26a2)
#define MT6359_ACCDET_CON14                  (MT6359_PMIC_REG_BASE+0x26a4)
#define MT6359_ACCDET_CON15                  (MT6359_PMIC_REG_BASE+0x26a6)
#define MT6359_ACCDET_CON16                  (MT6359_PMIC_REG_BASE+0x26a8)
#define MT6359_ACCDET_CON17                  (MT6359_PMIC_REG_BASE+0x26aa)
#define MT6359_ACCDET_CON18                  (MT6359_PMIC_REG_BASE+0x26ac)
#define MT6359_ACCDET_CON19                  (MT6359_PMIC_REG_BASE+0x26ae)
#define MT6359_ACCDET_CON20                  (MT6359_PMIC_REG_BASE+0x26b0)
#define MT6359_ACCDET_CON21                  (MT6359_PMIC_REG_BASE+0x26b2)
#define MT6359_ACCDET_CON22                  (MT6359_PMIC_REG_BASE+0x26b4)
#define MT6359_ACCDET_CON23                  (MT6359_PMIC_REG_BASE+0x26b6)
#define MT6359_ACCDET_CON24                  (MT6359_PMIC_REG_BASE+0x26b8)
#define MT6359_ACCDET_CON25                  (MT6359_PMIC_REG_BASE+0x26ba)
#define MT6359_ACCDET_CON26                  (MT6359_PMIC_REG_BASE+0x26bc)
#define MT6359_ACCDET_CON27                  (MT6359_PMIC_REG_BASE+0x26be)
#define MT6359_ACCDET_CON28                  (MT6359_PMIC_REG_BASE+0x26c0)
#define MT6359_ACCDET_CON29                  (MT6359_PMIC_REG_BASE+0x26c2)
#define MT6359_ACCDET_CON30                  (MT6359_PMIC_REG_BASE+0x26c4)
#define MT6359_ACCDET_CON31                  (MT6359_PMIC_REG_BASE+0x26c6)
#define MT6359_ACCDET_CON32                  (MT6359_PMIC_REG_BASE+0x26c8)
#define MT6359_ACCDET_CON33                  (MT6359_PMIC_REG_BASE+0x26ca)
#define MT6359_ACCDET_CON34                  (MT6359_PMIC_REG_BASE+0x26cc)
#define MT6359_ACCDET_CON35                  (MT6359_PMIC_REG_BASE+0x26ce)
#define MT6359_ACCDET_CON36                  (MT6359_PMIC_REG_BASE+0x26d0)
#define MT6359_ACCDET_CON37                  (MT6359_PMIC_REG_BASE+0x26d2)
#define MT6359_ACCDET_CON38                  (MT6359_PMIC_REG_BASE+0x26d4)
#define MT6359_ACCDET_CON39                  (MT6359_PMIC_REG_BASE+0x26d6)
#define MT6359_ACCDET_CON40                  (MT6359_PMIC_REG_BASE+0x26d8)
/* mask is HEX;	shift is Integer */
#define PMIC_TOP0_ANA_ID_ADDR                               \
	MT6359_TOP0_ID
#define PMIC_TOP0_ANA_ID_MASK                               0xFF
#define PMIC_TOP0_ANA_ID_SHIFT                              0
#define PMIC_TOP0_DIG_ID_ADDR                               \
	MT6359_TOP0_ID
#define PMIC_TOP0_DIG_ID_MASK                               0xFF
#define PMIC_TOP0_DIG_ID_SHIFT                              8
#define PMIC_TOP0_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP0_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP0_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP0_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP0_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP0_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP0_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP0_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP0_DSN_CBS_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_CBS_MASK                              0x3
#define PMIC_TOP0_DSN_CBS_SHIFT                             0
#define PMIC_TOP0_DSN_BIX_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_BIX_MASK                              0x3
#define PMIC_TOP0_DSN_BIX_SHIFT                             2
#define PMIC_TOP0_DSN_ESP_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_ESP_MASK                              0xFF
#define PMIC_TOP0_DSN_ESP_SHIFT                             8
#define PMIC_TOP0_DSN_FPI_ADDR                              \
	MT6359_TOP0_DSN_DXI
#define PMIC_TOP0_DSN_FPI_MASK                              0xFF
#define PMIC_TOP0_DSN_FPI_SHIFT                             0
#define PMIC_HWCID_ADDR                                     \
	MT6359_HWCID
#define PMIC_HWCID_MASK                                     0xFFFF
#define PMIC_HWCID_SHIFT                                    0
#define PMIC_SWCID_ADDR                                     \
	MT6359_SWCID
#define PMIC_SWCID_MASK                                     0xFFFF
#define PMIC_SWCID_SHIFT                                    0
#define PMIC_STS_PWRKEY_ADDR                                \
	MT6359_PONSTS
#define PMIC_STS_PWRKEY_MASK                                0x1
#define PMIC_STS_PWRKEY_SHIFT                               0
#define PMIC_STS_RTCA_ADDR                                  \
	MT6359_PONSTS
#define PMIC_STS_RTCA_MASK                                  0x1
#define PMIC_STS_RTCA_SHIFT                                 1
#define PMIC_STS_CHRIN_ADDR                                 \
	MT6359_PONSTS
#define PMIC_STS_CHRIN_MASK                                 0x1
#define PMIC_STS_CHRIN_SHIFT                                2
#define PMIC_STS_SPAR_ADDR                                  \
	MT6359_PONSTS
#define PMIC_STS_SPAR_MASK                                  0x1
#define PMIC_STS_SPAR_SHIFT                                 3
#define PMIC_STS_RBOOT_ADDR                                 \
	MT6359_PONSTS
#define PMIC_STS_RBOOT_MASK                                 0x1
#define PMIC_STS_RBOOT_SHIFT                                4
#define PMIC_STS_UVLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_UVLO_MASK                                  0x1
#define PMIC_STS_UVLO_SHIFT                                 0
#define PMIC_STS_PGFAIL_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PGFAIL_MASK                                0x1
#define PMIC_STS_PGFAIL_SHIFT                               1
#define PMIC_STS_PSOC_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_PSOC_MASK                                  0x1
#define PMIC_STS_PSOC_SHIFT                                 2
#define PMIC_STS_THRDN_ADDR                                 \
	MT6359_POFFSTS
#define PMIC_STS_THRDN_MASK                                 0x1
#define PMIC_STS_THRDN_SHIFT                                3
#define PMIC_STS_WRST_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_WRST_MASK                                  0x1
#define PMIC_STS_WRST_SHIFT                                 4
#define PMIC_STS_CRST_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_CRST_MASK                                  0x1
#define PMIC_STS_CRST_SHIFT                                 5
#define PMIC_STS_PKEYLP_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PKEYLP_MASK                                0x1
#define PMIC_STS_PKEYLP_SHIFT                               6
#define PMIC_STS_NORMOFF_ADDR                               \
	MT6359_POFFSTS
#define PMIC_STS_NORMOFF_MASK                               0x1
#define PMIC_STS_NORMOFF_SHIFT                              7
#define PMIC_STS_BWDT_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_BWDT_MASK                                  0x1
#define PMIC_STS_BWDT_SHIFT                                 8
#define PMIC_STS_DDLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_DDLO_MASK                                  0x1
#define PMIC_STS_DDLO_SHIFT                                 9
#define PMIC_STS_WDT_ADDR                                   \
	MT6359_POFFSTS
#define PMIC_STS_WDT_MASK                                   0x1
#define PMIC_STS_WDT_SHIFT                                  10
#define PMIC_STS_PUPSRC_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PUPSRC_MASK                                0x1
#define PMIC_STS_PUPSRC_SHIFT                               11
#define PMIC_STS_KEYPWR_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_KEYPWR_MASK                                0x1
#define PMIC_STS_KEYPWR_SHIFT                               12
#define PMIC_STS_PKSP_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_PKSP_MASK                                  0x1
#define PMIC_STS_PKSP_SHIFT                                 13
#define PMIC_STS_OVLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_OVLO_MASK                                  0x1
#define PMIC_STS_OVLO_SHIFT                                 14
#define PMIC_RG_POFFSTS_CLR_ADDR                            \
	MT6359_PSTSCTL
#define PMIC_RG_POFFSTS_CLR_MASK                            0x1
#define PMIC_RG_POFFSTS_CLR_SHIFT                           0
#define PMIC_RG_PONSTS_CLR_ADDR                             \
	MT6359_PSTSCTL
#define PMIC_RG_PONSTS_CLR_MASK                             0x1
#define PMIC_RG_PONSTS_CLR_SHIFT                            8
#define PMIC_VM18_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VM18_PG_DEB_MASK                               0x1
#define PMIC_VM18_PG_DEB_SHIFT                              0
#define PMIC_VIO18_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VIO18_PG_DEB_MASK                              0x1
#define PMIC_VIO18_PG_DEB_SHIFT                             1
#define PMIC_VUFS_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VUFS_PG_DEB_MASK                               0x1
#define PMIC_VUFS_PG_DEB_SHIFT                              2
#define PMIC_VBBCK_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VBBCK_PG_DEB_MASK                              0x1
#define PMIC_VBBCK_PG_DEB_SHIFT                             3
#define PMIC_VRFCK_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VRFCK_PG_DEB_MASK                              0x1
#define PMIC_VRFCK_PG_DEB_SHIFT                             4
#define PMIC_VS1_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VS1_PG_DEB_MASK                                0x1
#define PMIC_VS1_PG_DEB_SHIFT                               5
#define PMIC_VA12_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VA12_PG_DEB_MASK                               0x1
#define PMIC_VA12_PG_DEB_SHIFT                              6
#define PMIC_VA09_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VA09_PG_DEB_MASK                               0x1
#define PMIC_VA09_PG_DEB_SHIFT                              7
#define PMIC_VS2_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VS2_PG_DEB_MASK                                0x1
#define PMIC_VS2_PG_DEB_SHIFT                               8
#define PMIC_VMODEM_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VMODEM_PG_DEB_MASK                             0x1
#define PMIC_VMODEM_PG_DEB_SHIFT                            9
#define PMIC_VPU_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VPU_PG_DEB_MASK                                0x1
#define PMIC_VPU_PG_DEB_SHIFT                               10
#define PMIC_VGPU12_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VGPU12_PG_DEB_MASK                             0x1
#define PMIC_VGPU12_PG_DEB_SHIFT                            11
#define PMIC_VGPU11_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VGPU11_PG_DEB_MASK                             0x1
#define PMIC_VGPU11_PG_DEB_SHIFT                            12
#define PMIC_VCORE_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VCORE_PG_DEB_MASK                              0x1
#define PMIC_VCORE_PG_DEB_SHIFT                             13
#define PMIC_VAUX18_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VAUX18_PG_DEB_MASK                             0x1
#define PMIC_VAUX18_PG_DEB_SHIFT                            14
#define PMIC_VXO22_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VXO22_PG_DEB_MASK                              0x1
#define PMIC_VXO22_PG_DEB_SHIFT                             15
#define PMIC_RSV_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS1
#define PMIC_RSV_PG_DEB_MASK                                0x1
#define PMIC_RSV_PG_DEB_SHIFT                               3
#define PMIC_VRF12_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS1
#define PMIC_VRF12_PG_DEB_MASK                              0x1
#define PMIC_VRF12_PG_DEB_SHIFT                             4
#define PMIC_VRF18_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS1
#define PMIC_VRF18_PG_DEB_MASK                              0x1
#define PMIC_VRF18_PG_DEB_SHIFT                             5
#define PMIC_VUSB_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS1
#define PMIC_VUSB_PG_DEB_MASK                               0x1
#define PMIC_VUSB_PG_DEB_SHIFT                              6
#define PMIC_VAUD18_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VAUD18_PG_DEB_MASK                             0x1
#define PMIC_VAUD18_PG_DEB_SHIFT                            7
#define PMIC_VSRAM_PROC1_PG_DEB_ADDR                        \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_PROC1_PG_DEB_MASK                        0x1
#define PMIC_VSRAM_PROC1_PG_DEB_SHIFT                       8
#define PMIC_VPROC1_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VPROC1_PG_DEB_MASK                             0x1
#define PMIC_VPROC1_PG_DEB_SHIFT                            9
#define PMIC_VSRAM_PROC2_PG_DEB_ADDR                        \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_PROC2_PG_DEB_MASK                        0x1
#define PMIC_VSRAM_PROC2_PG_DEB_SHIFT                       10
#define PMIC_VPROC2_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VPROC2_PG_DEB_MASK                             0x1
#define PMIC_VPROC2_PG_DEB_SHIFT                            11
#define PMIC_VSRAM_MD_PG_DEB_ADDR                           \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_MD_PG_DEB_MASK                           0x1
#define PMIC_VSRAM_MD_PG_DEB_SHIFT                          12
#define PMIC_VSRAM_OTHERS_PG_DEB_ADDR                       \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_OTHERS_PG_DEB_MASK                       0x1
#define PMIC_VSRAM_OTHERS_PG_DEB_SHIFT                      13
#define PMIC_VEMC_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS1
#define PMIC_VEMC_PG_DEB_MASK                               0x1
#define PMIC_VEMC_PG_DEB_SHIFT                              14
#define PMIC_EXT_PMIC_PG_DEB_ADDR                           \
	MT6359_PG_DEB_STS1
#define PMIC_EXT_PMIC_PG_DEB_MASK                           0x1
#define PMIC_EXT_PMIC_PG_DEB_SHIFT                          15
#define PMIC_STRUP_VM18_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VM18_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VM18_PG_STATUS_SHIFT                     0
#define PMIC_STRUP_VIO18_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VIO18_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VIO18_PG_STATUS_SHIFT                    1
#define PMIC_STRUP_VUFS_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VUFS_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VUFS_PG_STATUS_SHIFT                     2
#define PMIC_STRUP_VBBCK_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VBBCK_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VBBCK_PG_STATUS_SHIFT                    3
#define PMIC_STRUP_VRFCK_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VRFCK_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRFCK_PG_STATUS_SHIFT                    4
#define PMIC_STRUP_VS1_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VS1_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VS1_PG_STATUS_SHIFT                      5
#define PMIC_STRUP_VA12_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VA12_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VA12_PG_STATUS_SHIFT                     6
#define PMIC_STRUP_VA09_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VA09_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VA09_PG_STATUS_SHIFT                     7
#define PMIC_STRUP_VS2_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VS2_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VS2_PG_STATUS_SHIFT                      8
#define PMIC_STRUP_VMODEM_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VMODEM_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VMODEM_PG_STATUS_SHIFT                   9
#define PMIC_STRUP_VPU_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VPU_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VPU_PG_STATUS_SHIFT                      10
#define PMIC_STRUP_VGPU12_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VGPU12_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU12_PG_STATUS_SHIFT                   11
#define PMIC_STRUP_VGPU11_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VGPU11_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU11_PG_STATUS_SHIFT                   12
#define PMIC_STRUP_VCORE_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VCORE_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VCORE_PG_STATUS_SHIFT                    13
#define PMIC_STRUP_VAUX18_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VAUX18_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUX18_PG_STATUS_SHIFT                   14
#define PMIC_STRUP_VXO22_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VXO22_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VXO22_PG_STATUS_SHIFT                    15
#define PMIC_STRUP_RSV_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_RSV_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_RSV_PG_STATUS_SHIFT                      3
#define PMIC_STRUP_VRF12_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VRF12_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF12_PG_STATUS_SHIFT                    4
#define PMIC_STRUP_VRF18_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VRF18_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF18_PG_STATUS_SHIFT                    5
#define PMIC_STRUP_VUSB_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VUSB_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VUSB_PG_STATUS_SHIFT                     6
#define PMIC_STRUP_VAUD18_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VAUD18_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUD18_PG_STATUS_SHIFT                   7
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_ADDR               \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_SHIFT              8
#define PMIC_STRUP_VPROC1_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VPROC1_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC1_PG_STATUS_SHIFT                   9
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_ADDR               \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_SHIFT              10
#define PMIC_STRUP_VPROC2_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VPROC2_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC2_PG_STATUS_SHIFT                   11
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_ADDR                  \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_SHIFT                 12
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_ADDR              \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_SHIFT             13
#define PMIC_STRUP_VEMC_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VEMC_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VEMC_PG_STATUS_SHIFT                     14
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_ADDR                  \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_SHIFT                 15
#define PMIC_STRUP_VM18_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VM18_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VM18_OC_STATUS_SHIFT                     0
#define PMIC_STRUP_VIO18_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VIO18_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VIO18_OC_STATUS_SHIFT                    1
#define PMIC_STRUP_VUFS_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VUFS_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VUFS_OC_STATUS_SHIFT                     2
#define PMIC_STRUP_VBBCK_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VBBCK_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VBBCK_OC_STATUS_SHIFT                    3
#define PMIC_STRUP_VRFCK_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VRFCK_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRFCK_OC_STATUS_SHIFT                    4
#define PMIC_STRUP_VS1_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VS1_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VS1_OC_STATUS_SHIFT                      5
#define PMIC_STRUP_VA12_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VA12_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VA12_OC_STATUS_SHIFT                     6
#define PMIC_STRUP_VA09_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VA09_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VA09_OC_STATUS_SHIFT                     7
#define PMIC_STRUP_VS2_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VS2_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VS2_OC_STATUS_SHIFT                      8
#define PMIC_STRUP_VMODEM_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VMODEM_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VMODEM_OC_STATUS_SHIFT                   9
#define PMIC_STRUP_VPU_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VPU_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VPU_OC_STATUS_SHIFT                      10
#define PMIC_STRUP_VGPU12_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VGPU12_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU12_OC_STATUS_SHIFT                   11
#define PMIC_STRUP_VGPU11_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VGPU11_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU11_OC_STATUS_SHIFT                   12
#define PMIC_STRUP_VCORE_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VCORE_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VCORE_OC_STATUS_SHIFT                    13
#define PMIC_STRUP_VAUX18_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VAUX18_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUX18_OC_STATUS_SHIFT                   14
#define PMIC_STRUP_VXO22_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VXO22_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VXO22_OC_STATUS_SHIFT                    15
#define PMIC_STRUP_RSV_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_RSV_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_RSV_OC_STATUS_SHIFT                      4
#define PMIC_STRUP_VRF12_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VRF12_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF12_OC_STATUS_SHIFT                    5
#define PMIC_STRUP_VRF18_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VRF18_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF18_OC_STATUS_SHIFT                    6
#define PMIC_STRUP_VUSB_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VUSB_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VUSB_OC_STATUS_SHIFT                     7
#define PMIC_STRUP_VAUD18_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VAUD18_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUD18_OC_STATUS_SHIFT                   8
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_ADDR               \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_SHIFT              9
#define PMIC_STRUP_VPROC1_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VPROC1_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC1_OC_STATUS_SHIFT                   10
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_ADDR               \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_SHIFT              11
#define PMIC_STRUP_VPROC2_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VPROC2_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC2_OC_STATUS_SHIFT                   12
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_ADDR                  \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_SHIFT                 13
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_ADDR              \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_SHIFT             14
#define PMIC_STRUP_VEMC_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VEMC_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VEMC_OC_STATUS_SHIFT                     15
#define PMIC_PMU_THERMAL_DEB_ADDR                           \
	MT6359_THERMALSTATUS
#define PMIC_PMU_THERMAL_DEB_MASK                           0x1
#define PMIC_PMU_THERMAL_DEB_SHIFT                          14
#define PMIC_STRUP_THERMAL_STATUS_ADDR                      \
	MT6359_THERMALSTATUS
#define PMIC_STRUP_THERMAL_STATUS_MASK                      0x1
#define PMIC_STRUP_THERMAL_STATUS_SHIFT                     15
#define PMIC_RG_SRCLKEN_IN0_EN_ADDR                         \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN0_EN_SHIFT                        0
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_ADDR                    \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_SHIFT                   1
#define PMIC_RG_SRCLKEN_IN1_EN_ADDR                         \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN1_EN_SHIFT                        2
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_ADDR                    \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT                   3
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_ADDR                     \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK                     0x1
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT                    8
#define PMIC_RG_OSC_EN_AUTO_OFF_ADDR                        \
	MT6359_TOP_CON
#define PMIC_RG_OSC_EN_AUTO_OFF_MASK                        0x1
#define PMIC_RG_OSC_EN_AUTO_OFF_SHIFT                       9
#define PMIC_TEST_OUT_ADDR                                  \
	MT6359_TEST_OUT
#define PMIC_TEST_OUT_MASK                                  0xFFF
#define PMIC_TEST_OUT_SHIFT                                 0
#define PMIC_RG_MON_FLAG_SEL_ADDR                           \
	MT6359_TEST_CON0
#define PMIC_RG_MON_FLAG_SEL_MASK                           0xFF
#define PMIC_RG_MON_FLAG_SEL_SHIFT                          0
#define PMIC_RG_MON_GRP_SEL_ADDR                            \
	MT6359_TEST_CON0
#define PMIC_RG_MON_GRP_SEL_MASK                            0x1F
#define PMIC_RG_MON_GRP_SEL_SHIFT                           8
#define PMIC_RG_NANDTREE_MODE_ADDR                          \
	MT6359_TEST_CON1
#define PMIC_RG_NANDTREE_MODE_MASK                          0x1
#define PMIC_RG_NANDTREE_MODE_SHIFT                         0
#define PMIC_RG_TEST_AUXADC_ADDR                            \
	MT6359_TEST_CON1
#define PMIC_RG_TEST_AUXADC_MASK                            0x1
#define PMIC_RG_TEST_AUXADC_SHIFT                           1
#define PMIC_RG_EFUSE_MODE_ADDR                             \
	MT6359_TEST_CON1
#define PMIC_RG_EFUSE_MODE_MASK                             0x1
#define PMIC_RG_EFUSE_MODE_SHIFT                            2
#define PMIC_RG_TEST_STRUP_ADDR                             \
	MT6359_TEST_CON1
#define PMIC_RG_TEST_STRUP_MASK                             0x1
#define PMIC_RG_TEST_STRUP_SHIFT                            3
#define PMIC_TESTMODE_SW_ADDR                               \
	MT6359_TESTMODE_SW
#define PMIC_TESTMODE_SW_MASK                               0x1
#define PMIC_TESTMODE_SW_SHIFT                              0
#define PMIC_PMU_TEST_MODE_SCAN_ADDR                        \
	MT6359_TOPSTATUS
#define PMIC_PMU_TEST_MODE_SCAN_MASK                        0x1
#define PMIC_PMU_TEST_MODE_SCAN_SHIFT                       0
#define PMIC_PWRKEY_DEB_ADDR                                \
	MT6359_TOPSTATUS
#define PMIC_PWRKEY_DEB_MASK                                0x1
#define PMIC_PWRKEY_DEB_SHIFT                               1
#define PMIC_CHRDET_DEB_ADDR                                \
	MT6359_TOPSTATUS
#define PMIC_CHRDET_DEB_MASK                                0x1
#define PMIC_CHRDET_DEB_SHIFT                               2
#define PMIC_HOMEKEY_DEB_ADDR                               \
	MT6359_TOPSTATUS
#define PMIC_HOMEKEY_DEB_MASK                               0x1
#define PMIC_HOMEKEY_DEB_SHIFT                              3
#define PMIC_RG_PMU_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_PMU_TDSEL_MASK                              0x1
#define PMIC_RG_PMU_TDSEL_SHIFT                             0
#define PMIC_RG_SPI_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_SPI_TDSEL_MASK                              0x1
#define PMIC_RG_SPI_TDSEL_SHIFT                             1
#define PMIC_RG_AUD_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_AUD_TDSEL_MASK                              0x1
#define PMIC_RG_AUD_TDSEL_SHIFT                             2
#define PMIC_RG_E32CAL_TDSEL_ADDR                           \
	MT6359_TDSEL_CON
#define PMIC_RG_E32CAL_TDSEL_MASK                           0x1
#define PMIC_RG_E32CAL_TDSEL_SHIFT                          3
#define PMIC_RG_PMU_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_PMU_RDSEL_MASK                              0x1
#define PMIC_RG_PMU_RDSEL_SHIFT                             0
#define PMIC_RG_SPI_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_SPI_RDSEL_MASK                              0x1
#define PMIC_RG_SPI_RDSEL_SHIFT                             1
#define PMIC_RG_AUD_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_AUD_RDSEL_MASK                              0x1
#define PMIC_RG_AUD_RDSEL_SHIFT                             2
#define PMIC_RG_E32CAL_RDSEL_ADDR                           \
	MT6359_RDSEL_CON
#define PMIC_RG_E32CAL_RDSEL_MASK                           0x1
#define PMIC_RG_E32CAL_RDSEL_SHIFT                          3
#define PMIC_RG_SMT_WDTRSTB_IN_ADDR                         \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_WDTRSTB_IN_MASK                         0x1
#define PMIC_RG_SMT_WDTRSTB_IN_SHIFT                        0
#define PMIC_RG_SMT_SRCLKEN_IN0_ADDR                        \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SRCLKEN_IN0_MASK                        0x1
#define PMIC_RG_SMT_SRCLKEN_IN0_SHIFT                       1
#define PMIC_RG_SMT_SRCLKEN_IN1_ADDR                        \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SRCLKEN_IN1_MASK                        0x1
#define PMIC_RG_SMT_SRCLKEN_IN1_SHIFT                       2
#define PMIC_RG_SMT_RTC_32K1V8_0_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_RTC_32K1V8_0_MASK                       0x1
#define PMIC_RG_SMT_RTC_32K1V8_0_SHIFT                      3
#define PMIC_RG_SMT_RTC_32K1V8_1_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_RTC_32K1V8_1_MASK                       0x1
#define PMIC_RG_SMT_RTC_32K1V8_1_SHIFT                      4
#define PMIC_RG_SMT_HOMEKEY_ADDR                            \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_HOMEKEY_MASK                            0x1
#define PMIC_RG_SMT_HOMEKEY_SHIFT                           5
#define PMIC_RG_SMT_SCP_VREQ_VAO_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SCP_VREQ_VAO_MASK                       0x1
#define PMIC_RG_SMT_SCP_VREQ_VAO_SHIFT                      6
#define PMIC_RG_SMT_SPI_CLK_ADDR                            \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_CLK_MASK                            0x1
#define PMIC_RG_SMT_SPI_CLK_SHIFT                           0
#define PMIC_RG_SMT_SPI_CSN_ADDR                            \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_CSN_MASK                            0x1
#define PMIC_RG_SMT_SPI_CSN_SHIFT                           1
#define PMIC_RG_SMT_SPI_MOSI_ADDR                           \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_MOSI_MASK                           0x1
#define PMIC_RG_SMT_SPI_MOSI_SHIFT                          2
#define PMIC_RG_SMT_SPI_MISO_ADDR                           \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_MISO_MASK                           0x1
#define PMIC_RG_SMT_SPI_MISO_SHIFT                          3
#define PMIC_RG_SMT_AUD_CLK_MOSI_ADDR                       \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_CLK_MOSI_MASK                       0x1
#define PMIC_RG_SMT_AUD_CLK_MOSI_SHIFT                      4
#define PMIC_RG_SMT_AUD_DAT_MOSI0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI0_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI0_SHIFT                     5
#define PMIC_RG_SMT_AUD_DAT_MOSI1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI1_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI1_SHIFT                     6
#define PMIC_RG_SMT_AUD_DAT_MOSI2_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI2_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI2_SHIFT                     7
#define PMIC_RG_SMT_AUD_SYNC_MOSI_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_SYNC_MOSI_MASK                      0x1
#define PMIC_RG_SMT_AUD_SYNC_MOSI_SHIFT                     8
#define PMIC_RG_SMT_AUD_NLE_MOSI0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_NLE_MOSI0_MASK                      0x1
#define PMIC_RG_SMT_AUD_NLE_MOSI0_SHIFT                     9
#define PMIC_RG_SMT_AUD_NLE_MOSI1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_NLE_MOSI1_MASK                      0x1
#define PMIC_RG_SMT_AUD_NLE_MOSI1_SHIFT                     10
#define PMIC_RG_SMT_AUD_DAT_MISO0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO0_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO0_SHIFT                     11
#define PMIC_RG_SMT_AUD_DAT_MISO1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO1_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO1_SHIFT                     12
#define PMIC_RG_SMT_AUD_DAT_MISO2_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO2_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO2_SHIFT                     13
#define PMIC_RG_TOP_RSV0_ADDR                               \
	MT6359_TOP_RSV0
#define PMIC_RG_TOP_RSV0_MASK                               0x1
#define PMIC_RG_TOP_RSV0_SHIFT                              0
#define PMIC_RG_TOP_RSV1_ADDR                               \
	MT6359_TOP_RSV1
#define PMIC_RG_TOP_RSV1_MASK                               0x1
#define PMIC_RG_TOP_RSV1_SHIFT                              0
#define PMIC_RG_OCTL_SRCLKEN_IN0_ADDR                       \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN0_MASK                       0xF
#define PMIC_RG_OCTL_SRCLKEN_IN0_SHIFT                      0
#define PMIC_RG_OCTL_SRCLKEN_IN1_ADDR                       \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN1_MASK                       0xF
#define PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT                      4
#define PMIC_RG_OCTL_RTC_32K1V8_0_ADDR                      \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_RTC_32K1V8_0_MASK                      0xF
#define PMIC_RG_OCTL_RTC_32K1V8_0_SHIFT                     8
#define PMIC_RG_OCTL_RTC_32K1V8_1_ADDR                      \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_RTC_32K1V8_1_MASK                      0xF
#define PMIC_RG_OCTL_RTC_32K1V8_1_SHIFT                     12
#define PMIC_RG_OCTL_SPI_CLK_ADDR                           \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_CLK_MASK                           0xF
#define PMIC_RG_OCTL_SPI_CLK_SHIFT                          0
#define PMIC_RG_OCTL_SPI_CSN_ADDR                           \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_CSN_MASK                           0xF
#define PMIC_RG_OCTL_SPI_CSN_SHIFT                          4
#define PMIC_RG_OCTL_SPI_MOSI_ADDR                          \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_MOSI_MASK                          0xF
#define PMIC_RG_OCTL_SPI_MOSI_SHIFT                         8
#define PMIC_RG_OCTL_SPI_MISO_ADDR                          \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_MISO_MASK                          0xF
#define PMIC_RG_OCTL_SPI_MISO_SHIFT                         12
#define PMIC_RG_OCTL_AUD_CLK_MOSI_ADDR                      \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_CLK_MOSI_MASK                      0xF
#define PMIC_RG_OCTL_AUD_CLK_MOSI_SHIFT                     0
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_SHIFT                    4
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_SHIFT                    8
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_SHIFT                    12
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_MASK                     0xF
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_SHIFT                    0
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_SHIFT                    4
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_SHIFT                    8
#define PMIC_RG_OCTL_AUD_DAT_MISO0_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_DAT_MISO0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO0_SHIFT                    12
#define PMIC_RG_OCTL_AUD_DAT_MISO1_ADDR                     \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_AUD_DAT_MISO1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO1_SHIFT                    0
#define PMIC_RG_OCTL_AUD_DAT_MISO2_ADDR                     \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_AUD_DAT_MISO2_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO2_SHIFT                    4
#define PMIC_RG_OCTL_HOMEKEY_ADDR                           \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_HOMEKEY_MASK                           0xF
#define PMIC_RG_OCTL_HOMEKEY_SHIFT                          8
#define PMIC_RG_OCTL_SCP_VREQ_VAO_ADDR                      \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_SCP_VREQ_VAO_MASK                      0xF
#define PMIC_RG_OCTL_SCP_VREQ_VAO_SHIFT                     12
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_ADDR                  \
	MT6359_FILTER_CON0
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_SHIFT                 0
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_ADDR                  \
	MT6359_FILTER_CON0
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_SHIFT                 1
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_MASK                 0x1
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_SHIFT                2
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_MASK                 0x1
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_SHIFT                3
#define PMIC_RG_SPI_CLK_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_CLK_FILTER_EN_MASK                      0x1
#define PMIC_RG_SPI_CLK_FILTER_EN_SHIFT                     4
#define PMIC_RG_SPI_CSN_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_CSN_FILTER_EN_MASK                      0x1
#define PMIC_RG_SPI_CSN_FILTER_EN_SHIFT                     5
#define PMIC_RG_SPI_MOSI_FILTER_EN_ADDR                     \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_MOSI_FILTER_EN_MASK                     0x1
#define PMIC_RG_SPI_MOSI_FILTER_EN_SHIFT                    6
#define PMIC_RG_SPI_MISO_FILTER_EN_ADDR                     \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_MISO_FILTER_EN_MASK                     0x1
#define PMIC_RG_SPI_MISO_FILTER_EN_SHIFT                    7
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_MASK                 0x1
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_SHIFT                8
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_SHIFT               9
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_SHIFT               10
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_SHIFT               11
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_SHIFT               12
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_SHIFT               13
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_SHIFT               14
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_SHIFT               15
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_ADDR                   \
	MT6359_FILTER_CON1
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_MASK                   0x1
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_SHIFT                  0
#define PMIC_RG_HOMEKEY_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON1
#define PMIC_RG_HOMEKEY_FILTER_EN_MASK                      0x1
#define PMIC_RG_HOMEKEY_FILTER_EN_SHIFT                     1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_MASK                 0x1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_SHIFT                2
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON1
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_SHIFT               3
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON1
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_SHIFT               4
#define PMIC_RG_SRCLKEN_IN0_RCSEL_ADDR                      \
	MT6359_FILTER_CON2
#define PMIC_RG_SRCLKEN_IN0_RCSEL_MASK                      0x1
#define PMIC_RG_SRCLKEN_IN0_RCSEL_SHIFT                     0
#define PMIC_RG_SRCLKEN_IN1_RCSEL_ADDR                      \
	MT6359_FILTER_CON2
#define PMIC_RG_SRCLKEN_IN1_RCSEL_MASK                      0x1
#define PMIC_RG_SRCLKEN_IN1_RCSEL_SHIFT                     1
#define PMIC_RG_RTC32K_1V8_0_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_RTC32K_1V8_0_RCSEL_MASK                     0x1
#define PMIC_RG_RTC32K_1V8_0_RCSEL_SHIFT                    2
#define PMIC_RG_RTC32K_1V8_1_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_RTC32K_1V8_1_RCSEL_MASK                     0x1
#define PMIC_RG_RTC32K_1V8_1_RCSEL_SHIFT                    3
#define PMIC_RG_SPI_CLK_RCSEL_ADDR                          \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_CLK_RCSEL_MASK                          0x1
#define PMIC_RG_SPI_CLK_RCSEL_SHIFT                         4
#define PMIC_RG_SPI_CSN_RCSEL_ADDR                          \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_CSN_RCSEL_MASK                          0x1
#define PMIC_RG_SPI_CSN_RCSEL_SHIFT                         5
#define PMIC_RG_SPI_MOSI_RCSEL_ADDR                         \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_MOSI_RCSEL_MASK                         0x1
#define PMIC_RG_SPI_MOSI_RCSEL_SHIFT                        6
#define PMIC_RG_SPI_MISO_RCSEL_ADDR                         \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_MISO_RCSEL_MASK                         0x1
#define PMIC_RG_SPI_MISO_RCSEL_SHIFT                        7
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_MASK                     0x1
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_SHIFT                    8
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_SHIFT                   9
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_SHIFT                   10
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_SHIFT                   11
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_SHIFT                   12
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_SHIFT                   13
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_SHIFT                   14
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_SHIFT                   15
#define PMIC_RG_WDTRSTB_IN_RCSEL_ADDR                       \
	MT6359_FILTER_CON3
#define PMIC_RG_WDTRSTB_IN_RCSEL_MASK                       0x1
#define PMIC_RG_WDTRSTB_IN_RCSEL_SHIFT                      0
#define PMIC_RG_HOMEKEY_RCSEL_ADDR                          \
	MT6359_FILTER_CON3
#define PMIC_RG_HOMEKEY_RCSEL_MASK                          0x1
#define PMIC_RG_HOMEKEY_RCSEL_SHIFT                         1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_ADDR                     \
	MT6359_FILTER_CON3
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_MASK                     0x1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_SHIFT                    2
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_ADDR                    \
	MT6359_FILTER_CON3
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_SHIFT                   3
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_ADDR                    \
	MT6359_FILTER_CON3
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_SHIFT                   4
#define PMIC_TOP_STATUS_ADDR                                \
	MT6359_TOP_STATUS
#define PMIC_TOP_STATUS_MASK                                0xF
#define PMIC_TOP_STATUS_SHIFT                               0
#define PMIC_TOP_STATUS_SET_ADDR                            \
	MT6359_TOP_STATUS_SET
#define PMIC_TOP_STATUS_SET_MASK                            0x3
#define PMIC_TOP_STATUS_SET_SHIFT                           0
#define PMIC_TOP_STATUS_CLR_ADDR                            \
	MT6359_TOP_STATUS_CLR
#define PMIC_TOP_STATUS_CLR_MASK                            0x3
#define PMIC_TOP_STATUS_CLR_SHIFT                           0
#define PMIC_VM_MODE_ADDR                                   \
	MT6359_TOP_TRAP
#define PMIC_VM_MODE_MASK                                   0x3
#define PMIC_VM_MODE_SHIFT                                  0
#define PMIC_TOP1_ANA_ID_ADDR                               \
	MT6359_TOP1_ID
#define PMIC_TOP1_ANA_ID_MASK                               0xFF
#define PMIC_TOP1_ANA_ID_SHIFT                              0
#define PMIC_TOP1_DIG_ID_ADDR                               \
	MT6359_TOP1_ID
#define PMIC_TOP1_DIG_ID_MASK                               0xFF
#define PMIC_TOP1_DIG_ID_SHIFT                              8
#define PMIC_TOP1_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP1_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP1_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP1_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP1_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP1_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP1_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP1_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP1_DSN_CBS_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_CBS_MASK                              0x3
#define PMIC_TOP1_DSN_CBS_SHIFT                             0
#define PMIC_TOP1_DSN_BIX_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_BIX_MASK                              0x3
#define PMIC_TOP1_DSN_BIX_SHIFT                             2
#define PMIC_TOP1_DSN_ESP_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_ESP_MASK                              0xFF
#define PMIC_TOP1_DSN_ESP_SHIFT                             8
#define PMIC_TOP1_DSN_FPI_ADDR                              \
	MT6359_TOP1_DSN_DXI
#define PMIC_TOP1_DSN_FPI_MASK                              0xFF
#define PMIC_TOP1_DSN_FPI_SHIFT                             0
#define PMIC_GPIO_DIR0_ADDR                                 \
	MT6359_GPIO_DIR0
#define PMIC_GPIO_DIR0_MASK                                 0xFFFF
#define PMIC_GPIO_DIR0_SHIFT                                0
#define PMIC_GPIO_DIR0_SET_ADDR                             \
	MT6359_GPIO_DIR0_SET
#define PMIC_GPIO_DIR0_SET_MASK                             0xFFFF
#define PMIC_GPIO_DIR0_SET_SHIFT                            0
#define PMIC_GPIO_DIR0_CLR_ADDR                             \
	MT6359_GPIO_DIR0_CLR
#define PMIC_GPIO_DIR0_CLR_MASK                             0xFFFF
#define PMIC_GPIO_DIR0_CLR_SHIFT                            0
#define PMIC_GPIO_DIR1_ADDR                                 \
	MT6359_GPIO_DIR1
#define PMIC_GPIO_DIR1_MASK                                 0xF
#define PMIC_GPIO_DIR1_SHIFT                                0
#define PMIC_GPIO_DIR1_SET_ADDR                             \
	MT6359_GPIO_DIR1_SET
#define PMIC_GPIO_DIR1_SET_MASK                             0xFFFF
#define PMIC_GPIO_DIR1_SET_SHIFT                            0
#define PMIC_GPIO_DIR1_CLR_ADDR                             \
	MT6359_GPIO_DIR1_CLR
#define PMIC_GPIO_DIR1_CLR_MASK                             0xFFFF
#define PMIC_GPIO_DIR1_CLR_SHIFT                            0
#define PMIC_GPIO_PULLEN0_ADDR                              \
	MT6359_GPIO_PULLEN0
#define PMIC_GPIO_PULLEN0_MASK                              0xFFFF
#define PMIC_GPIO_PULLEN0_SHIFT                             0
#define PMIC_GPIO_PULLEN0_SET_ADDR                          \
	MT6359_GPIO_PULLEN0_SET
#define PMIC_GPIO_PULLEN0_SET_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN0_SET_SHIFT                         0
#define PMIC_GPIO_PULLEN0_CLR_ADDR                          \
	MT6359_GPIO_PULLEN0_CLR
#define PMIC_GPIO_PULLEN0_CLR_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN0_CLR_SHIFT                         0
#define PMIC_GPIO_PULLEN1_ADDR                              \
	MT6359_GPIO_PULLEN1
#define PMIC_GPIO_PULLEN1_MASK                              0xF
#define PMIC_GPIO_PULLEN1_SHIFT                             0
#define PMIC_GPIO_PULLEN1_SET_ADDR                          \
	MT6359_GPIO_PULLEN1_SET
#define PMIC_GPIO_PULLEN1_SET_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN1_SET_SHIFT                         0
#define PMIC_GPIO_PULLEN1_CLR_ADDR                          \
	MT6359_GPIO_PULLEN1_CLR
#define PMIC_GPIO_PULLEN1_CLR_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN1_CLR_SHIFT                         0
#define PMIC_GPIO_PULLSEL0_ADDR                             \
	MT6359_GPIO_PULLSEL0
#define PMIC_GPIO_PULLSEL0_MASK                             0xFFFF
#define PMIC_GPIO_PULLSEL0_SHIFT                            0
#define PMIC_GPIO_PULLSEL0_SET_ADDR                         \
	MT6359_GPIO_PULLSEL0_SET
#define PMIC_GPIO_PULLSEL0_SET_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL0_SET_SHIFT                        0
#define PMIC_GPIO_PULLSEL0_CLR_ADDR                         \
	MT6359_GPIO_PULLSEL0_CLR
#define PMIC_GPIO_PULLSEL0_CLR_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL0_CLR_SHIFT                        0
#define PMIC_GPIO_PULLSEL1_ADDR                             \
	MT6359_GPIO_PULLSEL1
#define PMIC_GPIO_PULLSEL1_MASK                             0xF
#define PMIC_GPIO_PULLSEL1_SHIFT                            0
#define PMIC_GPIO_PULLSEL1_SET_ADDR                         \
	MT6359_GPIO_PULLSEL1_SET
#define PMIC_GPIO_PULLSEL1_SET_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL1_SET_SHIFT                        0
#define PMIC_GPIO_PULLSEL1_CLR_ADDR                         \
	MT6359_GPIO_PULLSEL1_CLR
#define PMIC_GPIO_PULLSEL1_CLR_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL1_CLR_SHIFT                        0
#define PMIC_GPIO_DINV0_ADDR                                \
	MT6359_GPIO_DINV0
#define PMIC_GPIO_DINV0_MASK                                0xFFFF
#define PMIC_GPIO_DINV0_SHIFT                               0
#define PMIC_GPIO_DINV0_SET_ADDR                            \
	MT6359_GPIO_DINV0_SET
#define PMIC_GPIO_DINV0_SET_MASK                            0xFFFF
#define PMIC_GPIO_DINV0_SET_SHIFT                           0
#define PMIC_GPIO_DINV0_CLR_ADDR                            \
	MT6359_GPIO_DINV0_CLR
#define PMIC_GPIO_DINV0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DINV0_CLR_SHIFT                           0
#define PMIC_GPIO_DINV1_ADDR                                \
	MT6359_GPIO_DINV1
#define PMIC_GPIO_DINV1_MASK                                0xF
#define PMIC_GPIO_DINV1_SHIFT                               0
#define PMIC_GPIO_DINV1_SET_ADDR                            \
	MT6359_GPIO_DINV1_SET
#define PMIC_GPIO_DINV1_SET_MASK                            0xFFFF
#define PMIC_GPIO_DINV1_SET_SHIFT                           0
#define PMIC_GPIO_DINV1_CLR_ADDR                            \
	MT6359_GPIO_DINV1_CLR
#define PMIC_GPIO_DINV1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DINV1_CLR_SHIFT                           0
#define PMIC_GPIO_DOUT0_ADDR                                \
	MT6359_GPIO_DOUT0
#define PMIC_GPIO_DOUT0_MASK                                0xFFFF
#define PMIC_GPIO_DOUT0_SHIFT                               0
#define PMIC_GPIO_DOUT0_SET_ADDR                            \
	MT6359_GPIO_DOUT0_SET
#define PMIC_GPIO_DOUT0_SET_MASK                            0xFFFF
#define PMIC_GPIO_DOUT0_SET_SHIFT                           0
#define PMIC_GPIO_DOUT0_CLR_ADDR                            \
	MT6359_GPIO_DOUT0_CLR
#define PMIC_GPIO_DOUT0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DOUT0_CLR_SHIFT                           0
#define PMIC_GPIO_DOUT1_ADDR                                \
	MT6359_GPIO_DOUT1
#define PMIC_GPIO_DOUT1_MASK                                0xF
#define PMIC_GPIO_DOUT1_SHIFT                               0
#define PMIC_GPIO_DOUT1_SET_ADDR                            \
	MT6359_GPIO_DOUT1_SET
#define PMIC_GPIO_DOUT1_SET_MASK                            0xFFFF
#define PMIC_GPIO_DOUT1_SET_SHIFT                           0
#define PMIC_GPIO_DOUT1_CLR_ADDR                            \
	MT6359_GPIO_DOUT1_CLR
#define PMIC_GPIO_DOUT1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DOUT1_CLR_SHIFT                           0
#define PMIC_GPIO_PI0_ADDR                                  \
	MT6359_GPIO_PI0
#define PMIC_GPIO_PI0_MASK                                  0xFFFF
#define PMIC_GPIO_PI0_SHIFT                                 0
#define PMIC_GPIO_PI1_ADDR                                  \
	MT6359_GPIO_PI1
#define PMIC_GPIO_PI1_MASK                                  0xF
#define PMIC_GPIO_PI1_SHIFT                                 0
#define PMIC_GPIO_POE0_ADDR                                 \
	MT6359_GPIO_POE0
#define PMIC_GPIO_POE0_MASK                                 0xFFFF
#define PMIC_GPIO_POE0_SHIFT                                0
#define PMIC_GPIO_POE1_ADDR                                 \
	MT6359_GPIO_POE1
#define PMIC_GPIO_POE1_MASK                                 0xF
#define PMIC_GPIO_POE1_SHIFT                                0
#define PMIC_GPIO0_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO0_MODE_MASK                                0x7
#define PMIC_GPIO0_MODE_SHIFT                               0
#define PMIC_GPIO1_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO1_MODE_MASK                                0x7
#define PMIC_GPIO1_MODE_SHIFT                               3
#define PMIC_GPIO2_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO2_MODE_MASK                                0x7
#define PMIC_GPIO2_MODE_SHIFT                               6
#define PMIC_GPIO3_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO3_MODE_MASK                                0x7
#define PMIC_GPIO3_MODE_SHIFT                               9
#define PMIC_GPIO_MODE0_SET_ADDR                            \
	MT6359_GPIO_MODE0_SET
#define PMIC_GPIO_MODE0_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE0_SET_SHIFT                           0
#define PMIC_GPIO_MODE0_CLR_ADDR                            \
	MT6359_GPIO_MODE0_CLR
#define PMIC_GPIO_MODE0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE0_CLR_SHIFT                           0
#define PMIC_GPIO4_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO4_MODE_MASK                                0x7
#define PMIC_GPIO4_MODE_SHIFT                               0
#define PMIC_GPIO5_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO5_MODE_MASK                                0x7
#define PMIC_GPIO5_MODE_SHIFT                               3
#define PMIC_GPIO6_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO6_MODE_MASK                                0x7
#define PMIC_GPIO6_MODE_SHIFT                               6
#define PMIC_GPIO7_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO7_MODE_MASK                                0x7
#define PMIC_GPIO7_MODE_SHIFT                               9
#define PMIC_GPIO_MODE1_SET_ADDR                            \
	MT6359_GPIO_MODE1_SET
#define PMIC_GPIO_MODE1_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE1_SET_SHIFT                           0
#define PMIC_GPIO_MODE1_CLR_ADDR                            \
	MT6359_GPIO_MODE1_CLR
#define PMIC_GPIO_MODE1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE1_CLR_SHIFT                           0
#define PMIC_GPIO8_MODE_ADDR                                \
	MT6359_GPIO_MODE2
#define PMIC_GPIO8_MODE_MASK                                0x7
#define PMIC_GPIO8_MODE_SHIFT                               0
#define PMIC_GPIO9_MODE_ADDR                                \
	MT6359_GPIO_MODE2
#define PMIC_GPIO9_MODE_MASK                                0x7
#define PMIC_GPIO9_MODE_SHIFT                               3
#define PMIC_GPIO10_MODE_ADDR                               \
	MT6359_GPIO_MODE2
#define PMIC_GPIO10_MODE_MASK                               0x7
#define PMIC_GPIO10_MODE_SHIFT                              6
#define PMIC_GPIO11_MODE_ADDR                               \
	MT6359_GPIO_MODE2
#define PMIC_GPIO11_MODE_MASK                               0x7
#define PMIC_GPIO11_MODE_SHIFT                              9
#define PMIC_GPIO_MODE2_SET_ADDR                            \
	MT6359_GPIO_MODE2_SET
#define PMIC_GPIO_MODE2_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE2_SET_SHIFT                           0
#define PMIC_GPIO_MODE2_CLR_ADDR                            \
	MT6359_GPIO_MODE2_CLR
#define PMIC_GPIO_MODE2_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE2_CLR_SHIFT                           0
#define PMIC_GPIO12_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO12_MODE_MASK                               0x7
#define PMIC_GPIO12_MODE_SHIFT                              0
#define PMIC_GPIO13_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO13_MODE_MASK                               0x7
#define PMIC_GPIO13_MODE_SHIFT                              3
#define PMIC_GPIO14_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO14_MODE_MASK                               0x7
#define PMIC_GPIO14_MODE_SHIFT                              6
#define PMIC_GPIO15_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO15_MODE_MASK                               0x7
#define PMIC_GPIO15_MODE_SHIFT                              9
#define PMIC_GPIO_MODE3_SET_ADDR                            \
	MT6359_GPIO_MODE3_SET
#define PMIC_GPIO_MODE3_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE3_SET_SHIFT                           0
#define PMIC_GPIO_MODE3_CLR_ADDR                            \
	MT6359_GPIO_MODE3_CLR
#define PMIC_GPIO_MODE3_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE3_CLR_SHIFT                           0
#define PMIC_GPIO16_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO16_MODE_MASK                               0x7
#define PMIC_GPIO16_MODE_SHIFT                              0
#define PMIC_GPIO17_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO17_MODE_MASK                               0x7
#define PMIC_GPIO17_MODE_SHIFT                              3
#define PMIC_GPIO18_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO18_MODE_MASK                               0x7
#define PMIC_GPIO18_MODE_SHIFT                              6
#define PMIC_GPIO19_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO19_MODE_MASK                               0x7
#define PMIC_GPIO19_MODE_SHIFT                              9
#define PMIC_GPIO_MODE4_SET_ADDR                            \
	MT6359_GPIO_MODE4_SET
#define PMIC_GPIO_MODE4_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE4_SET_SHIFT                           0
#define PMIC_GPIO_MODE4_CLR_ADDR                            \
	MT6359_GPIO_MODE4_CLR
#define PMIC_GPIO_MODE4_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE4_CLR_SHIFT                           0
#define PMIC_GPIO_RSV_ADDR                                  \
	MT6359_GPIO_RSV
#define PMIC_GPIO_RSV_MASK                                  0x1
#define PMIC_GPIO_RSV_SHIFT                                 0
#define PMIC_TOP2_ANA_ID_ADDR                               \
	MT6359_TOP2_ID
#define PMIC_TOP2_ANA_ID_MASK                               0xFF
#define PMIC_TOP2_ANA_ID_SHIFT                              0
#define PMIC_TOP2_DIG_ID_ADDR                               \
	MT6359_TOP2_ID
#define PMIC_TOP2_DIG_ID_MASK                               0xFF
#define PMIC_TOP2_DIG_ID_SHIFT                              8
#define PMIC_TOP2_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP2_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP2_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP2_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP2_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP2_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP2_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP2_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP2_DSN_CBS_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_CBS_MASK                              0x3
#define PMIC_TOP2_DSN_CBS_SHIFT                             0
#define PMIC_TOP2_DSN_BIX_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_BIX_MASK                              0x3
#define PMIC_TOP2_DSN_BIX_SHIFT                             2
#define PMIC_TOP2_DSN_ESP_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_ESP_MASK                              0xFF
#define PMIC_TOP2_DSN_ESP_SHIFT                             8
#define PMIC_TOP2_DSN_FPI_ADDR                              \
	MT6359_TOP2_DSN_DXI
#define PMIC_TOP2_DSN_FPI_MASK                              0xFF
#define PMIC_TOP2_DSN_FPI_SHIFT                             0
#define PMIC_TOP_CLK_OFFSET_ADDR                            \
	MT6359_TOP_PAM0
#define PMIC_TOP_CLK_OFFSET_MASK                            0xFF
#define PMIC_TOP_CLK_OFFSET_SHIFT                           0
#define PMIC_TOP_RST_OFFSET_ADDR                            \
	MT6359_TOP_PAM0
#define PMIC_TOP_RST_OFFSET_MASK                            0xFF
#define PMIC_TOP_RST_OFFSET_SHIFT                           8
#define PMIC_TOP_INT_OFFSET_ADDR                            \
	MT6359_TOP_PAM1
#define PMIC_TOP_INT_OFFSET_MASK                            0xFF
#define PMIC_TOP_INT_OFFSET_SHIFT                           0
#define PMIC_TOP_INT_LEN_ADDR                               \
	MT6359_TOP_PAM1
#define PMIC_TOP_INT_LEN_MASK                               0xFF
#define PMIC_TOP_INT_LEN_SHIFT                              8
#define PMIC_RG_SCK32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_SCK32K_CK_PDN_MASK                          0x1
#define PMIC_RG_SCK32K_CK_PDN_SHIFT                         0
#define PMIC_RG_INTRP_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_INTRP_CK_PDN_MASK                           0x1
#define PMIC_RG_INTRP_CK_PDN_SHIFT                          2
#define PMIC_RG_EFUSE_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_EFUSE_CK_PDN_MASK                           0x1
#define PMIC_RG_EFUSE_CK_PDN_SHIFT                          4
#define PMIC_RG_CK_PDN_RSV0_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV0_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV0_SHIFT                           5
#define PMIC_RG_CK_PDN_RSV1_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV1_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV1_SHIFT                           6
#define PMIC_RG_SPI_CK_PDN_ADDR                             \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_SPI_CK_PDN_MASK                             0x1
#define PMIC_RG_SPI_CK_PDN_SHIFT                            7
#define PMIC_RG_CK_PDN_RSV2_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV2_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV2_SHIFT                           8
#define PMIC_RG_PMU32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_PMU32K_CK_PDN_MASK                          0x1
#define PMIC_RG_PMU32K_CK_PDN_SHIFT                         9
#define PMIC_RG_FQMTR_32K_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_32K_CK_PDN_MASK                       0x1
#define PMIC_RG_FQMTR_32K_CK_PDN_SHIFT                      10
#define PMIC_RG_FQMTR_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_CK_PDN_MASK                           0x1
#define PMIC_RG_FQMTR_CK_PDN_SHIFT                          11
#define PMIC_RG_PMU128K_CK_PDN_ADDR                         \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_PMU128K_CK_PDN_MASK                         0x1
#define PMIC_RG_PMU128K_CK_PDN_SHIFT                        13
#define PMIC_RG_RTC26M_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_RTC26M_CK_PDN_MASK                          0x1
#define PMIC_RG_RTC26M_CK_PDN_SHIFT                         14
#define PMIC_RG_RTC32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_RTC32K_CK_PDN_MASK                          0x1
#define PMIC_RG_RTC32K_CK_PDN_SHIFT                         15
#define PMIC_TOP_CKPDN_CON0_SET_ADDR                        \
	MT6359_TOP_CKPDN_CON0_SET
#define PMIC_TOP_CKPDN_CON0_SET_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON0_SET_SHIFT                       0
#define PMIC_TOP_CKPDN_CON0_CLR_ADDR                        \
	MT6359_TOP_CKPDN_CON0_CLR
#define PMIC_TOP_CKPDN_CON0_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON0_CLR_SHIFT                       0
#define PMIC_RG_RTC32K_1V8_0_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_RTC32K_1V8_0_PDN_MASK                       0x1
#define PMIC_RG_RTC32K_1V8_0_PDN_SHIFT                      0
#define PMIC_RG_RTC32K_1V8_1_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_RTC32K_1V8_1_PDN_MASK                       0x1
#define PMIC_RG_RTC32K_1V8_1_PDN_SHIFT                      1
#define PMIC_RG_TRIM_128K_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_TRIM_128K_CK_PDN_MASK                       0x1
#define PMIC_RG_TRIM_128K_CK_PDN_SHIFT                      2
#define PMIC_RG_BGR_TEST_CK_PDN_ADDR                        \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_BGR_TEST_CK_PDN_MASK                        0x1
#define PMIC_RG_BGR_TEST_CK_PDN_SHIFT                       3
#define PMIC_RG_PCHR_TEST_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_PCHR_TEST_CK_PDN_MASK                       0x1
#define PMIC_RG_PCHR_TEST_CK_PDN_SHIFT                      4
#define PMIC_TOP_CKPDN_CON1_SET_ADDR                        \
	MT6359_TOP_CKPDN_CON1_SET
#define PMIC_TOP_CKPDN_CON1_SET_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON1_SET_SHIFT                       0
#define PMIC_TOP_CKPDN_CON1_CLR_ADDR                        \
	MT6359_TOP_CKPDN_CON1_CLR
#define PMIC_TOP_CKPDN_CON1_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON1_CLR_SHIFT                       0
#define PMIC_RG_FQMTR_CK_CKSEL_ADDR                         \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_FQMTR_CK_CKSEL_MASK                         0x7
#define PMIC_RG_FQMTR_CK_CKSEL_SHIFT                        0
#define PMIC_RG_RTC_32K1V8_SEL_ADDR                         \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_RTC_32K1V8_SEL_MASK                         0x1
#define PMIC_RG_RTC_32K1V8_SEL_SHIFT                        3
#define PMIC_RG_PMU32K_CK_CKSEL_ADDR                        \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_PMU32K_CK_CKSEL_MASK                        0x1
#define PMIC_RG_PMU32K_CK_CKSEL_SHIFT                       10
#define PMIC_RG_TOP_CKSEL_CON0_RSV_ADDR                     \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_TOP_CKSEL_CON0_RSV_MASK                     0x1F
#define PMIC_RG_TOP_CKSEL_CON0_RSV_SHIFT                    11
#define PMIC_TOP_CKSEL_CON0_SET_ADDR                        \
	MT6359_TOP_CKSEL_CON0_SET
#define PMIC_TOP_CKSEL_CON0_SET_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON0_SET_SHIFT                       0
#define PMIC_TOP_CKSEL_CON0_CLR_ADDR                        \
	MT6359_TOP_CKSEL_CON0_CLR
#define PMIC_TOP_CKSEL_CON0_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON0_CLR_SHIFT                       0
#define PMIC_RG_SRCVOLTEN_SW_ADDR                           \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_SRCVOLTEN_SW_MASK                           0x1
#define PMIC_RG_SRCVOLTEN_SW_SHIFT                          0
#define PMIC_RG_VOWEN_SW_ADDR                               \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_VOWEN_SW_MASK                               0x1
#define PMIC_RG_VOWEN_SW_SHIFT                              1
#define PMIC_RG_SRCVOLTEN_MODE_ADDR                         \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_SRCVOLTEN_MODE_MASK                         0x1
#define PMIC_RG_SRCVOLTEN_MODE_SHIFT                        8
#define PMIC_RG_VOWEN_MODE_ADDR                             \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_VOWEN_MODE_MASK                             0x1
#define PMIC_RG_VOWEN_MODE_SHIFT                            9
#define PMIC_RG_TOP_CKSEL_CON2_RSV_ADDR                     \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_TOP_CKSEL_CON2_RSV_MASK                     0xF
#define PMIC_RG_TOP_CKSEL_CON2_RSV_SHIFT                    12
#define PMIC_TOP_CKSEL_CON1_SET_ADDR                        \
	MT6359_TOP_CKSEL_CON1_SET
#define PMIC_TOP_CKSEL_CON1_SET_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON1_SET_SHIFT                       0
#define PMIC_TOP_CKSEL_CON1_CLR_ADDR                        \
	MT6359_TOP_CKSEL_CON1_CLR
#define PMIC_TOP_CKSEL_CON1_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON1_CLR_SHIFT                       0
#define PMIC_RG_REG_CK_DIVSEL_ADDR                          \
	MT6359_TOP_CKDIVSEL_CON0
#define PMIC_RG_REG_CK_DIVSEL_MASK                          0x3
#define PMIC_RG_REG_CK_DIVSEL_SHIFT                         0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_MASK                     0x3F
#define PMIC_TOP_CKDIVSEL_CON0_RSV_SHIFT                    10
#define PMIC_TOP_CKDIVSEL_CON0_SET_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0_SET
#define PMIC_TOP_CKDIVSEL_CON0_SET_MASK                     0xFFFF
#define PMIC_TOP_CKDIVSEL_CON0_SET_SHIFT                    0
#define PMIC_TOP_CKDIVSEL_CON0_CLR_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0_CLR
#define PMIC_TOP_CKDIVSEL_CON0_CLR_MASK                     0xFFFF
#define PMIC_TOP_CKDIVSEL_CON0_CLR_SHIFT                    0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_ADDR                      \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_MASK                      0x1
#define PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT                     2
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_ADDR                   \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_SHIFT                  3
#define PMIC_RG_RTC26M_CK_PDN_HWEN_ADDR                     \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_RTC26M_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_RTC26M_CK_PDN_HWEN_SHIFT                    5
#define PMIC_TOP_CKHWEN_CON0_RSV_ADDR                       \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_TOP_CKHWEN_CON0_RSV_MASK                       0x3
#define PMIC_TOP_CKHWEN_CON0_RSV_SHIFT                      14
#define PMIC_TOP_CKHWEN_CON0_SET_ADDR                       \
	MT6359_TOP_CKHWEN_CON0_SET
#define PMIC_TOP_CKHWEN_CON0_SET_MASK                       0xFFFF
#define PMIC_TOP_CKHWEN_CON0_SET_SHIFT                      0
#define PMIC_TOP_CKHWEN_CON0_CLR_ADDR                       \
	MT6359_TOP_CKHWEN_CON0_CLR
#define PMIC_TOP_CKHWEN_CON0_CLR_MASK                       0xFFFF
#define PMIC_TOP_CKHWEN_CON0_CLR_SHIFT                      0
#define PMIC_RG_PMU128K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_PMU128K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_PMU128K_CK_TST_DIS_SHIFT                    0
#define PMIC_RG_DCXO_1M_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_DCXO_1M_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_DCXO_1M_CK_TST_DIS_SHIFT                    1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_ADDR                    \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_DCXO_26M_CK_TST_DIS_MASK                    0x1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_SHIFT                   2
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_ADDR                 \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_MASK                 0x1
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_SHIFT                3
#define PMIC_RG_RTC_26M_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_RTC_26M_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_RTC_26M_CK_TST_DIS_SHIFT                    4
#define PMIC_RG_RTC_32K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_RTC_32K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_RTC_32K_CK_TST_DIS_SHIFT                    5
#define PMIC_RG_SCK_32K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_SCK_32K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_SCK_32K_CK_TST_DIS_SHIFT                    6
#define PMIC_TOP_CKTST_CON0_RSV_ADDR                        \
	MT6359_TOP_CKTST_CON0
#define PMIC_TOP_CKTST_CON0_RSV_MASK                        0xFF
#define PMIC_TOP_CKTST_CON0_RSV_SHIFT                       8
#define PMIC_RG_PMU128K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_PMU128K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_PMU128K_CK_TSTSEL_SHIFT                     0
#define PMIC_RG_DCXO_1M_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO_1M_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_DCXO_1M_CK_TSTSEL_SHIFT                     1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_ADDR                     \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_SHIFT                    2
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_ADDR                  \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_MASK                  0x1
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_SHIFT                 3
#define PMIC_RG_RTC_26M_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_RTC_26M_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_RTC_26M_CK_TSTSEL_SHIFT                     4
#define PMIC_RG_RTC_32K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_RTC_32K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_RTC_32K_CK_TSTSEL_SHIFT                     5
#define PMIC_RG_SCK_32K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_SCK_32K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_SCK_32K_CK_TSTSEL_SHIFT                     6
#define PMIC_RG_EFUSE_CK_TSTSEL_ADDR                        \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_EFUSE_CK_TSTSEL_MASK                        0x1
#define PMIC_RG_EFUSE_CK_TSTSEL_SHIFT                       7
#define PMIC_RG_BGR_TEST_CK_TSTSEL_ADDR                     \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_BGR_TEST_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_BGR_TEST_CK_TSTSEL_SHIFT                    8
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_ADDR                    \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_SHIFT                   9
#define PMIC_RG_FQMTR_CK_TSTSEL_ADDR                        \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_FQMTR_CK_TSTSEL_MASK                        0x1
#define PMIC_RG_FQMTR_CK_TSTSEL_SHIFT                       10
#define PMIC_RG_DCXO1M_TSTCK_SEL_ADDR                       \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO1M_TSTCK_SEL_MASK                       0x1
#define PMIC_RG_DCXO1M_TSTCK_SEL_SHIFT                      11
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_ADDR               \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_MASK               0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_SHIFT              0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_ADDR                   \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_MASK                   0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SHIFT                  1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_SHIFT                2
#define PMIC_RG_DCXO26M_CKEN_BM_SW_ADDR                     \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_MASK                     0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SHIFT                    3
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_SHIFT                4
#define PMIC_RG_DCXO26M_CKEN_HK_SW_ADDR                     \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_MASK                     0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SHIFT                    5
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_SHIFT               6
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SHIFT                   7
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_SHIFT               8
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SHIFT                   9
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_SHIFT               10
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SHIFT                   11
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_SHIFT               0
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_ADDR                    \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_MASK                    0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SHIFT                   1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_SHIFT                2
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_ADDR                     \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_MASK                     0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SHIFT                    3
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_ADDR                  \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_MASK                  0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_SHIFT                 4
#define PMIC_RG_DCXO1M_CKEN_HK_SW_ADDR                      \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_MASK                      0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SHIFT                     5
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_SHIFT                   0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_TOP_MDB_DCM_SW_EN_SHIFT                     1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_SHIFT                   2
#define PMIC_RG_SCK_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_SCK_MDB_DCM_SW_EN_SHIFT                     3
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_SHIFT                   4
#define PMIC_RG_LDO_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_LDO_MDB_DCM_SW_EN_SHIFT                     5
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_ADDR                   \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_MASK                   0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_SHIFT                  6
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_ADDR                     \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_MASK                     0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_SHIFT                    7
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_ADDR                  \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_MASK                  0x1
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_SHIFT                 12
#define PMIC_RG_EFUSE_MAN_RST_ADDR                          \
	MT6359_TOP_RST_CON0
#define PMIC_RG_EFUSE_MAN_RST_MASK                          0x1
#define PMIC_RG_EFUSE_MAN_RST_SHIFT                         0
#define PMIC_RG_DRIVER_RST_ADDR                             \
	MT6359_TOP_RST_CON0
#define PMIC_RG_DRIVER_RST_MASK                             0x1
#define PMIC_RG_DRIVER_RST_SHIFT                            6
#define PMIC_RG_FQMTR_RST_ADDR                              \
	MT6359_TOP_RST_CON0
#define PMIC_RG_FQMTR_RST_MASK                              0x1
#define PMIC_RG_FQMTR_RST_SHIFT                             8
#define PMIC_RG_RTC_RST_ADDR                                \
	MT6359_TOP_RST_CON0
#define PMIC_RG_RTC_RST_MASK                                0x1
#define PMIC_RG_RTC_RST_SHIFT                               9
#define PMIC_RG_TYPE_C_CC_RST_ADDR                          \
	MT6359_TOP_RST_CON0
#define PMIC_RG_TYPE_C_CC_RST_MASK                          0x1
#define PMIC_RG_TYPE_C_CC_RST_SHIFT                         10
#define PMIC_RG_CLK_TRIM_RST_ADDR                           \
	MT6359_TOP_RST_CON0
#define PMIC_RG_CLK_TRIM_RST_MASK                           0x1
#define PMIC_RG_CLK_TRIM_RST_SHIFT                          14
#define PMIC_RG_BUCK_SRCLKEN_RST_ADDR                       \
	MT6359_TOP_RST_CON0
#define PMIC_RG_BUCK_SRCLKEN_RST_MASK                       0x1
#define PMIC_RG_BUCK_SRCLKEN_RST_SHIFT                      15
#define PMIC_TOP_RST_CON0_SET_ADDR                          \
	MT6359_TOP_RST_CON0_SET
#define PMIC_TOP_RST_CON0_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_CON0_SET_SHIFT                         0
#define PMIC_TOP_RST_CON0_CLR_ADDR                          \
	MT6359_TOP_RST_CON0_CLR
#define PMIC_TOP_RST_CON0_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_CON0_CLR_SHIFT                         0
#define PMIC_RG_BUCK_PROT_PMPP_RST_ADDR                     \
	MT6359_TOP_RST_CON1
#define PMIC_RG_BUCK_PROT_PMPP_RST_MASK                     0x1
#define PMIC_RG_BUCK_PROT_PMPP_RST_SHIFT                    1
#define PMIC_RG_SPK_RST_ADDR                                \
	MT6359_TOP_RST_CON1
#define PMIC_RG_SPK_RST_MASK                                0x1
#define PMIC_RG_SPK_RST_SHIFT                               2
#define PMIC_RG_FT_VR_SYSRSTB_ADDR                          \
	MT6359_TOP_RST_CON1
#define PMIC_RG_FT_VR_SYSRSTB_MASK                          0x1
#define PMIC_RG_FT_VR_SYSRSTB_SHIFT                         4
#define PMIC_RG_LDO_CALI_RST_ADDR                           \
	MT6359_TOP_RST_CON1
#define PMIC_RG_LDO_CALI_RST_MASK                           0x1
#define PMIC_RG_LDO_CALI_RST_SHIFT                          7
#define PMIC_TOP_RST_CON1_RSV_ADDR                          \
	MT6359_TOP_RST_CON1
#define PMIC_TOP_RST_CON1_RSV_MASK                          0x1
#define PMIC_TOP_RST_CON1_RSV_SHIFT                         8
#define PMIC_TOP_RST_CON1_SET_ADDR                          \
	MT6359_TOP_RST_CON1_SET
#define PMIC_TOP_RST_CON1_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_CON1_SET_SHIFT                         0
#define PMIC_TOP_RST_CON1_CLR_ADDR                          \
	MT6359_TOP_RST_CON1_CLR
#define PMIC_TOP_RST_CON1_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_CON1_CLR_SHIFT                         0
#define PMIC_RG_CHR_LDO_DET_MODE_ADDR                       \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_MODE_MASK                       0x1
#define PMIC_RG_CHR_LDO_DET_MODE_SHIFT                      0
#define PMIC_RG_CHR_LDO_DET_SW_ADDR                         \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_SW_MASK                         0x1
#define PMIC_RG_CHR_LDO_DET_SW_SHIFT                        1
#define PMIC_RG_CHRWDT_FLAG_MODE_ADDR                       \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_MODE_MASK                       0x1
#define PMIC_RG_CHRWDT_FLAG_MODE_SHIFT                      2
#define PMIC_RG_CHRWDT_FLAG_SW_ADDR                         \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_SW_MASK                         0x1
#define PMIC_RG_CHRWDT_FLAG_SW_SHIFT                        3
#define PMIC_TOP_RST_CON2_RSV_ADDR                          \
	MT6359_TOP_RST_CON2
#define PMIC_TOP_RST_CON2_RSV_MASK                          0xF
#define PMIC_TOP_RST_CON2_RSV_SHIFT                         4
#define PMIC_RG_GPIO_RST_SEL_ADDR                           \
	MT6359_TOP_RST_CON3
#define PMIC_RG_GPIO_RST_SEL_MASK                           0x1
#define PMIC_RG_GPIO_RST_SEL_SHIFT                          0
#define PMIC_RG_WDTRSTB_EN_ADDR                             \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_EN_MASK                             0x1
#define PMIC_RG_WDTRSTB_EN_SHIFT                            0
#define PMIC_RG_WDTRSTB_MODE_ADDR                           \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_MODE_MASK                           0x1
#define PMIC_RG_WDTRSTB_MODE_SHIFT                          1
#define PMIC_WDTRSTB_STATUS_ADDR                            \
	MT6359_TOP_RST_MISC
#define PMIC_WDTRSTB_STATUS_MASK                            0x1
#define PMIC_WDTRSTB_STATUS_SHIFT                           2
#define PMIC_WDTRSTB_STATUS_CLR_ADDR                        \
	MT6359_TOP_RST_MISC
#define PMIC_WDTRSTB_STATUS_CLR_MASK                        0x1
#define PMIC_WDTRSTB_STATUS_CLR_SHIFT                       3
#define PMIC_RG_WDTRSTB_FB_EN_ADDR                          \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_FB_EN_MASK                          0x1
#define PMIC_RG_WDTRSTB_FB_EN_SHIFT                         4
#define PMIC_RG_WDTRSTB_DEB_ADDR                            \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_DEB_MASK                            0x1
#define PMIC_RG_WDTRSTB_DEB_SHIFT                           5
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_ADDR                    \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_MASK                    0x1
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_SHIFT                   8
#define PMIC_RG_PWRKEY_RST_EN_RSV_ADDR                      \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_RST_EN_RSV_MASK                      0x1
#define PMIC_RG_PWRKEY_RST_EN_RSV_SHIFT                     9
#define PMIC_RG_PWRRST_TMR_DIS_RSV_ADDR                     \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRRST_TMR_DIS_RSV_MASK                     0x1
#define PMIC_RG_PWRRST_TMR_DIS_RSV_SHIFT                    10
#define PMIC_RG_PWRKEY_RST_TD_RSV_ADDR                      \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_RST_TD_RSV_MASK                      0x3
#define PMIC_RG_PWRKEY_RST_TD_RSV_SHIFT                     12
#define PMIC_TOP_RST_MISC_RSV_ADDR                          \
	MT6359_TOP_RST_MISC
#define PMIC_TOP_RST_MISC_RSV_MASK                          0x3
#define PMIC_TOP_RST_MISC_RSV_SHIFT                         14
#define PMIC_TOP_RST_MISC_SET_ADDR                          \
	MT6359_TOP_RST_MISC_SET
#define PMIC_TOP_RST_MISC_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_MISC_SET_SHIFT                         0
#define PMIC_TOP_RST_MISC_CLR_ADDR                          \
	MT6359_TOP_RST_MISC_CLR
#define PMIC_TOP_RST_MISC_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_MISC_CLR_SHIFT                         0
#define PMIC_VPWRIN_RSTB_STATUS_ADDR                        \
	MT6359_TOP_RST_STATUS
#define PMIC_VPWRIN_RSTB_STATUS_MASK                        0x1
#define PMIC_VPWRIN_RSTB_STATUS_SHIFT                       0
#define PMIC_DDLO_RSTB_STATUS_ADDR                          \
	MT6359_TOP_RST_STATUS
#define PMIC_DDLO_RSTB_STATUS_MASK                          0x1
#define PMIC_DDLO_RSTB_STATUS_SHIFT                         1
#define PMIC_UVLO_RSTB_STATUS_ADDR                          \
	MT6359_TOP_RST_STATUS
#define PMIC_UVLO_RSTB_STATUS_MASK                          0x1
#define PMIC_UVLO_RSTB_STATUS_SHIFT                         2
#define PMIC_RTC_DDLO_RSTB_STATUS_ADDR                      \
	MT6359_TOP_RST_STATUS
#define PMIC_RTC_DDLO_RSTB_STATUS_MASK                      0x1
#define PMIC_RTC_DDLO_RSTB_STATUS_SHIFT                     3
#define PMIC_CHRWDT_REG_RSTB_STATUS_ADDR                    \
	MT6359_TOP_RST_STATUS
#define PMIC_CHRWDT_REG_RSTB_STATUS_MASK                    0x1
#define PMIC_CHRWDT_REG_RSTB_STATUS_SHIFT                   4
#define PMIC_CHRDET_REG_RSTB_STATUS_ADDR                    \
	MT6359_TOP_RST_STATUS
#define PMIC_CHRDET_REG_RSTB_STATUS_MASK                    0x1
#define PMIC_CHRDET_REG_RSTB_STATUS_SHIFT                   5
#define PMIC_BWDT_DDLO_RSTB_STATUS_ADDR                     \
	MT6359_TOP_RST_STATUS
#define PMIC_BWDT_DDLO_RSTB_STATUS_MASK                     0x1
#define PMIC_BWDT_DDLO_RSTB_STATUS_SHIFT                    6
#define PMIC_TOP_RST_STATUS_RSV_ADDR                        \
	MT6359_TOP_RST_STATUS
#define PMIC_TOP_RST_STATUS_RSV_MASK                        0x1
#define PMIC_TOP_RST_STATUS_RSV_SHIFT                       7
#define PMIC_TOP_RST_STATUS_SET_ADDR                        \
	MT6359_TOP_RST_STATUS_SET
#define PMIC_TOP_RST_STATUS_SET_MASK                        0xFFFF
#define PMIC_TOP_RST_STATUS_SET_SHIFT                       0
#define PMIC_TOP_RST_STATUS_CLR_ADDR                        \
	MT6359_TOP_RST_STATUS_CLR
#define PMIC_TOP_RST_STATUS_CLR_MASK                        0xFFFF
#define PMIC_TOP_RST_STATUS_CLR_SHIFT                       0
#define PMIC_DCXO1M_CKEN_BUCK_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_BUCK_MASK                          0x1
#define PMIC_DCXO1M_CKEN_BUCK_SHIFT                         0
#define PMIC_DCXO1M_CKEN_LDO_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_LDO_MASK                           0x1
#define PMIC_DCXO1M_CKEN_LDO_SHIFT                          1
#define PMIC_DCXO1M_CKEN_HK_ADDR                            \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_HK_MASK                            0x1
#define PMIC_DCXO1M_CKEN_HK_SHIFT                           2
#define PMIC_DCXO26M_CKEN_BUCK_ADDR                         \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_BUCK_MASK                         0x1
#define PMIC_DCXO26M_CKEN_BUCK_SHIFT                        4
#define PMIC_DCXO26M_CKEN_LDO_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_LDO_MASK                          0x1
#define PMIC_DCXO26M_CKEN_LDO_SHIFT                         5
#define PMIC_DCXO26M_CKEN_HK_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_HK_MASK                           0x1
#define PMIC_DCXO26M_CKEN_HK_SHIFT                          6
#define PMIC_DCXO26M_CKEN_BM_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_BM_MASK                           0x1
#define PMIC_DCXO26M_CKEN_BM_SHIFT                          7
#define PMIC_DCXO26M_CKEN_SCK_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_SCK_MASK                          0x1
#define PMIC_DCXO26M_CKEN_SCK_SHIFT                         8
#define PMIC_DCXO26M_CKEN_MDB_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_MDB_MASK                          0x1
#define PMIC_DCXO26M_CKEN_MDB_SHIFT                         9
#define PMIC_DCXO1M_CKEN_ADDR                               \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_MASK                               0x1
#define PMIC_DCXO1M_CKEN_SHIFT                              12
#define PMIC_DCXO26M_CKEN_ADDR                              \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_MASK                              0x1
#define PMIC_DCXO26M_CKEN_SHIFT                             13
#define PMIC_TOP2_ELR_LEN_ADDR                              \
	MT6359_TOP2_ELR_NUM
#define PMIC_TOP2_ELR_LEN_MASK                              0xFF
#define PMIC_TOP2_ELR_LEN_SHIFT                             0
#define PMIC_RG_TOP2_RSV0_ADDR                              \
	MT6359_TOP2_ELR0
#define PMIC_RG_TOP2_RSV0_MASK                              0xFFFF
#define PMIC_RG_TOP2_RSV0_SHIFT                             0
#define PMIC_RG_TOP2_RSV1_ADDR                              \
	MT6359_TOP2_ELR1
#define PMIC_RG_TOP2_RSV1_MASK                              0xFFFF
#define PMIC_RG_TOP2_RSV1_SHIFT                             0
#define PMIC_TOP3_ANA_ID_ADDR                               \
	MT6359_TOP3_ID
#define PMIC_TOP3_ANA_ID_MASK                               0xFF
#define PMIC_TOP3_ANA_ID_SHIFT                              0
#define PMIC_TOP3_DIG_ID_ADDR                               \
	MT6359_TOP3_ID
#define PMIC_TOP3_DIG_ID_MASK                               0xFF
#define PMIC_TOP3_DIG_ID_SHIFT                              8
#define PMIC_TOP3_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP3_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP3_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP3_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP3_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP3_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP3_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP3_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP3_DSN_CBS_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_CBS_MASK                              0x3
#define PMIC_TOP3_DSN_CBS_SHIFT                             0
#define PMIC_TOP3_DSN_BIX_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_BIX_MASK                              0x3
#define PMIC_TOP3_DSN_BIX_SHIFT                             2
#define PMIC_TOP3_DSN_ESP_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_ESP_MASK                              0xFF
#define PMIC_TOP3_DSN_ESP_SHIFT                             8
#define PMIC_TOP3_DSN_FPI_ADDR                              \
	MT6359_TOP3_DSN_DXI
#define PMIC_TOP3_DSN_FPI_MASK                              0xFF
#define PMIC_TOP3_DSN_FPI_SHIFT                             0
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_ADDR                   \
	MT6359_MISC_TOP_INT_CON0
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_MASK                   0x1
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_SHIFT                  0
#define PMIC_MISC_TOP_INT_CON0_SET_ADDR                     \
	MT6359_MISC_TOP_INT_CON0_SET
#define PMIC_MISC_TOP_INT_CON0_SET_MASK                     0xFFFF
#define PMIC_MISC_TOP_INT_CON0_SET_SHIFT                    0
#define PMIC_MISC_TOP_INT_CON0_CLR_ADDR                     \
	MT6359_MISC_TOP_INT_CON0_CLR
#define PMIC_MISC_TOP_INT_CON0_CLR_MASK                     0xFFFF
#define PMIC_MISC_TOP_INT_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_ADDR                 \
	MT6359_MISC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_MASK                 0x1
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_SHIFT                0
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_ADDR                \
	MT6359_MISC_TOP_INT_MASK_CON0_SET
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_MASK                0xFFFF
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_SHIFT               0
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_ADDR                \
	MT6359_MISC_TOP_INT_MASK_CON0_CLR
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_MASK                0xFFFF
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_SHIFT               0
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_ADDR               \
	MT6359_MISC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_MASK               0x1
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_SHIFT              0
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_ADDR           \
	MT6359_MISC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_SHIFT          0
#define PMIC_RG_INT_MASK_BUCK_TOP_ADDR                      \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BUCK_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_BUCK_TOP_SHIFT                     0
#define PMIC_RG_INT_MASK_LDO_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_LDO_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_LDO_TOP_SHIFT                      1
#define PMIC_RG_INT_MASK_PSC_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PSC_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_PSC_TOP_SHIFT                      2
#define PMIC_RG_INT_MASK_SCK_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SCK_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_SCK_TOP_SHIFT                      3
#define PMIC_RG_INT_MASK_BM_TOP_ADDR                        \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BM_TOP_MASK                        0x1
#define PMIC_RG_INT_MASK_BM_TOP_SHIFT                       4
#define PMIC_RG_INT_MASK_HK_TOP_ADDR                        \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HK_TOP_MASK                        0x1
#define PMIC_RG_INT_MASK_HK_TOP_SHIFT                       5
#define PMIC_RG_INT_MASK_XPP_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_XPP_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_XPP_TOP_SHIFT                      6
#define PMIC_RG_INT_MASK_AUD_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_AUD_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_AUD_TOP_SHIFT                      7
#define PMIC_RG_INT_MASK_MISC_TOP_ADDR                      \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_MISC_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_MISC_TOP_SHIFT                     8
#define PMIC_TOP_INT_MASK_CON0_SET_ADDR                     \
	MT6359_TOP_INT_MASK_CON0_SET
#define PMIC_TOP_INT_MASK_CON0_SET_MASK                     0xFFFF
#define PMIC_TOP_INT_MASK_CON0_SET_SHIFT                    0
#define PMIC_TOP_INT_MASK_CON0_CLR_ADDR                     \
	MT6359_TOP_INT_MASK_CON0_CLR
#define PMIC_TOP_INT_MASK_CON0_CLR_MASK                     0xFFFF
#define PMIC_TOP_INT_MASK_CON0_CLR_SHIFT                    0
#define PMIC_INT_STATUS_BUCK_TOP_ADDR                       \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_BUCK_TOP_MASK                       0x1
#define PMIC_INT_STATUS_BUCK_TOP_SHIFT                      0
#define PMIC_INT_STATUS_LDO_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_LDO_TOP_MASK                        0x1
#define PMIC_INT_STATUS_LDO_TOP_SHIFT                       1
#define PMIC_INT_STATUS_PSC_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_PSC_TOP_MASK                        0x1
#define PMIC_INT_STATUS_PSC_TOP_SHIFT                       2
#define PMIC_INT_STATUS_SCK_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_SCK_TOP_MASK                        0x1
#define PMIC_INT_STATUS_SCK_TOP_SHIFT                       3
#define PMIC_INT_STATUS_BM_TOP_ADDR                         \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_BM_TOP_MASK                         0x1
#define PMIC_INT_STATUS_BM_TOP_SHIFT                        4
#define PMIC_INT_STATUS_HK_TOP_ADDR                         \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_HK_TOP_MASK                         0x1
#define PMIC_INT_STATUS_HK_TOP_SHIFT                        5
#define PMIC_INT_STATUS_XPP_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_XPP_TOP_MASK                        0x1
#define PMIC_INT_STATUS_XPP_TOP_SHIFT                       6
#define PMIC_INT_STATUS_AUD_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_AUD_TOP_MASK                        0x1
#define PMIC_INT_STATUS_AUD_TOP_SHIFT                       7
#define PMIC_INT_STATUS_MISC_TOP_ADDR                       \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_MISC_TOP_MASK                       0x1
#define PMIC_INT_STATUS_MISC_TOP_SHIFT                      8
#define PMIC_INT_STATUS_TOP_RSV_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_TOP_RSV_MASK                        0x7F
#define PMIC_INT_STATUS_TOP_RSV_SHIFT                       9
#define PMIC_INT_RAW_STATUS_BUCK_TOP_ADDR                   \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_BUCK_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_BUCK_TOP_SHIFT                  0
#define PMIC_INT_RAW_STATUS_LDO_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_LDO_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_LDO_TOP_SHIFT                   1
#define PMIC_INT_RAW_STATUS_PSC_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_PSC_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_PSC_TOP_SHIFT                   2
#define PMIC_INT_RAW_STATUS_SCK_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_SCK_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_SCK_TOP_SHIFT                   3
#define PMIC_INT_RAW_STATUS_BM_TOP_ADDR                     \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_BM_TOP_MASK                     0x1
#define PMIC_INT_RAW_STATUS_BM_TOP_SHIFT                    4
#define PMIC_INT_RAW_STATUS_HK_TOP_ADDR                     \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_HK_TOP_MASK                     0x1
#define PMIC_INT_RAW_STATUS_HK_TOP_SHIFT                    5
#define PMIC_INT_RAW_STATUS_XPP_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_XPP_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_XPP_TOP_SHIFT                   6
#define PMIC_INT_RAW_STATUS_AUD_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_AUD_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_AUD_TOP_SHIFT                   7
#define PMIC_INT_RAW_STATUS_MISC_TOP_ADDR                   \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_MISC_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_MISC_TOP_SHIFT                  8
#define PMIC_INT_RAW_STATUS_TOP_RSV_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_TOP_RSV_MASK                    0x7F
#define PMIC_INT_RAW_STATUS_TOP_RSV_SHIFT                   9
#define PMIC_RG_INT_POLARITY_ADDR                           \
	MT6359_TOP_INT_CON0
#define PMIC_RG_INT_POLARITY_MASK                           0x1
#define PMIC_RG_INT_POLARITY_SHIFT                          0
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_ADDR                    \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_SHIFT                   0
#define PMIC_RG_DCXO26M_CKEN_SW_ADDR                        \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_MASK                        0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SHIFT                       1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_ADDR                     \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_MASK                     0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_SHIFT                    2
#define PMIC_RG_DCXO1M_CKEN_SW_ADDR                         \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_MASK                         0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SHIFT                        3
#define PMIC_PMRC_EN_ADDR                                   \
	MT6359_PMRC_CON0
#define PMIC_PMRC_EN_MASK                                   0xFFFF
#define PMIC_PMRC_EN_SHIFT                                  0
#define PMIC_PMRC_EN_SET_ADDR                               \
	MT6359_PMRC_CON0_SET
#define PMIC_PMRC_EN_SET_MASK                               0xFFFF
#define PMIC_PMRC_EN_SET_SHIFT                              0
#define PMIC_PMRC_EN_CLR_ADDR                               \
	MT6359_PMRC_CON0_CLR
#define PMIC_PMRC_EN_CLR_MASK                               0xFFFF
#define PMIC_PMRC_EN_CLR_SHIFT                              0
#define PMIC_RG_VR_SPM_MODE_ADDR                            \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_SPM_MODE_MASK                            0x1
#define PMIC_RG_VR_SPM_MODE_SHIFT                           0
#define PMIC_RG_VR_MD_MODE_ADDR                             \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_MD_MODE_MASK                             0x1
#define PMIC_RG_VR_MD_MODE_SHIFT                            1
#define PMIC_RG_VR_SSHUB_MODE_ADDR                          \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_SSHUB_MODE_MASK                          0x1
#define PMIC_RG_VR_SSHUB_MODE_SHIFT                         2
#define PMIC_PMRC_CON1_SET_ADDR                             \
	MT6359_PMRC_CON1_SET
#define PMIC_PMRC_CON1_SET_MASK                             0xFFFF
#define PMIC_PMRC_CON1_SET_SHIFT                            0
#define PMIC_PMRC_CON1_CLR_ADDR                             \
	MT6359_PMRC_CON1_CLR
#define PMIC_PMRC_CON1_CLR_MASK                             0xFFFF
#define PMIC_PMRC_CON1_CLR_SHIFT                            0
#define PMIC_RG_SRCLKEN2_MODE_ADDR                          \
	MT6359_PMRC_CON2
#define PMIC_RG_SRCLKEN2_MODE_MASK                          0x1
#define PMIC_RG_SRCLKEN2_MODE_SHIFT                         0
#define PMIC_RG_SRCLKEN3_MODE_ADDR                          \
	MT6359_PMRC_CON2
#define PMIC_RG_SRCLKEN3_MODE_MASK                          0x1
#define PMIC_RG_SRCLKEN3_MODE_SHIFT                         1
#define PMIC_PLT0_ANA_ID_ADDR                               \
	MT6359_PLT0_ID
#define PMIC_PLT0_ANA_ID_MASK                               0xFF
#define PMIC_PLT0_ANA_ID_SHIFT                              0
#define PMIC_PLT0_DIG_ID_ADDR                               \
	MT6359_PLT0_ID
#define PMIC_PLT0_DIG_ID_MASK                               0xFF
#define PMIC_PLT0_DIG_ID_SHIFT                              8
#define PMIC_PLT0_ANA_MINOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_ANA_MINOR_REV_MASK                        0xF
#define PMIC_PLT0_ANA_MINOR_REV_SHIFT                       0
#define PMIC_PLT0_ANA_MAJOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_PLT0_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_PLT0_DIG_MINOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_DIG_MINOR_REV_MASK                        0xF
#define PMIC_PLT0_DIG_MINOR_REV_SHIFT                       8
#define PMIC_PLT0_DIG_MAJOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_PLT0_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_PLT0_DSN_CBS_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_CBS_MASK                              0x3
#define PMIC_PLT0_DSN_CBS_SHIFT                             0
#define PMIC_PLT0_DSN_BIX_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_BIX_MASK                              0x3
#define PMIC_PLT0_DSN_BIX_SHIFT                             2
#define PMIC_PLT0_DSN_ESP_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_ESP_MASK                              0xFF
#define PMIC_PLT0_DSN_ESP_SHIFT                             8
#define PMIC_PLT0_DSN_FPI_ADDR                              \
	MT6359_PLT0_DSN_DXI
#define PMIC_PLT0_DSN_FPI_MASK                              0xFF
#define PMIC_PLT0_DSN_FPI_SHIFT                             0
#define PMIC_RG_OSC_128K_TRIM_EN_ADDR                       \
	MT6359_TOP_CLK_TRIM
#define PMIC_RG_OSC_128K_TRIM_EN_MASK                       0x1
#define PMIC_RG_OSC_128K_TRIM_EN_SHIFT                      6
#define PMIC_RG_OSC_128K_TRIM_RATE_ADDR                     \
	MT6359_TOP_CLK_TRIM
#define PMIC_RG_OSC_128K_TRIM_RATE_MASK                     0x3
#define PMIC_RG_OSC_128K_TRIM_RATE_SHIFT                    7
#define PMIC_DA_OSC_128K_TRIM_ADDR                          \
	MT6359_TOP_CLK_TRIM
#define PMIC_DA_OSC_128K_TRIM_MASK                          0x3F
#define PMIC_DA_OSC_128K_TRIM_SHIFT                         9
#define PMIC_RG_OTP_PA_ADDR                                 \
	MT6359_OTP_CON0
#define PMIC_RG_OTP_PA_MASK                                 0xFF
#define PMIC_RG_OTP_PA_SHIFT                                0
#define PMIC_RG_OTP_PDIN_ADDR                               \
	MT6359_OTP_CON1
#define PMIC_RG_OTP_PDIN_MASK                               0xFF
#define PMIC_RG_OTP_PDIN_SHIFT                              0
#define PMIC_RG_OTP_PTM_ADDR                                \
	MT6359_OTP_CON2
#define PMIC_RG_OTP_PTM_MASK                                0x3
#define PMIC_RG_OTP_PTM_SHIFT                               0
#define PMIC_RG_OTP_PWE_ADDR                                \
	MT6359_OTP_CON3
#define PMIC_RG_OTP_PWE_MASK                                0x3
#define PMIC_RG_OTP_PWE_SHIFT                               0
#define PMIC_RG_OTP_PPROG_ADDR                              \
	MT6359_OTP_CON4
#define PMIC_RG_OTP_PPROG_MASK                              0x1
#define PMIC_RG_OTP_PPROG_SHIFT                             0
#define PMIC_RG_OTP_PWE_SRC_ADDR                            \
	MT6359_OTP_CON5
#define PMIC_RG_OTP_PWE_SRC_MASK                            0x1
#define PMIC_RG_OTP_PWE_SRC_SHIFT                           0
#define PMIC_RG_OTP_PROG_PKEY_ADDR                          \
	MT6359_OTP_CON6
#define PMIC_RG_OTP_PROG_PKEY_MASK                          0xFFFF
#define PMIC_RG_OTP_PROG_PKEY_SHIFT                         0
#define PMIC_RG_OTP_RD_PKEY_ADDR                            \
	MT6359_OTP_CON7
#define PMIC_RG_OTP_RD_PKEY_MASK                            0xFFFF
#define PMIC_RG_OTP_RD_PKEY_SHIFT                           0
#define PMIC_RG_OTP_RD_TRIG_ADDR                            \
	MT6359_OTP_CON8
#define PMIC_RG_OTP_RD_TRIG_MASK                            0x1
#define PMIC_RG_OTP_RD_TRIG_SHIFT                           0
#define PMIC_RG_RD_RDY_BYPASS_ADDR                          \
	MT6359_OTP_CON9
#define PMIC_RG_RD_RDY_BYPASS_MASK                          0x1
#define PMIC_RG_RD_RDY_BYPASS_SHIFT                         0
#define PMIC_RG_SKIP_OTP_OUT_ADDR                           \
	MT6359_OTP_CON10
#define PMIC_RG_SKIP_OTP_OUT_MASK                           0x1
#define PMIC_RG_SKIP_OTP_OUT_SHIFT                          0
#define PMIC_RG_OTP_RD_SW_ADDR                              \
	MT6359_OTP_CON11
#define PMIC_RG_OTP_RD_SW_MASK                              0x1
#define PMIC_RG_OTP_RD_SW_SHIFT                             0
#define PMIC_RG_OTP_DOUT_SW_ADDR                            \
	MT6359_OTP_CON12
#define PMIC_RG_OTP_DOUT_SW_MASK                            0xFFFF
#define PMIC_RG_OTP_DOUT_SW_SHIFT                           0
#define PMIC_RG_OTP_RD_BUSY_ADDR                            \
	MT6359_OTP_CON13
#define PMIC_RG_OTP_RD_BUSY_MASK                            0x1
#define PMIC_RG_OTP_RD_BUSY_SHIFT                           0
#define PMIC_RG_OTP_RD_ACK_ADDR                             \
	MT6359_OTP_CON13
#define PMIC_RG_OTP_RD_ACK_MASK                             0x1
#define PMIC_RG_OTP_RD_ACK_SHIFT                            2
#define PMIC_RG_OTP_PA_SW_ADDR                              \
	MT6359_OTP_CON14
#define PMIC_RG_OTP_PA_SW_MASK                              0x7F
#define PMIC_RG_OTP_PA_SW_SHIFT                             0
#define PMIC_TMA_KEY_ADDR                                   \
	MT6359_TOP_TMA_KEY
#define PMIC_TMA_KEY_MASK                                   0xFFFF
#define PMIC_TMA_KEY_SHIFT                                  0
#define PMIC_TOP_MDB_RSV0_ADDR                              \
	MT6359_TOP_MDB_CONF0
#define PMIC_TOP_MDB_RSV0_MASK                              0xFFFF
#define PMIC_TOP_MDB_RSV0_SHIFT                             0
#define PMIC_TOP_MDB_RSV1_ADDR                              \
	MT6359_TOP_MDB_CONF1
#define PMIC_TOP_MDB_RSV1_MASK                              0xFFFF
#define PMIC_TOP_MDB_RSV1_SHIFT                             0
#define PMIC_RG_MDB_DM1_DS_EN_ADDR                          \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_MDB_DM1_DS_EN_MASK                          0x1
#define PMIC_RG_MDB_DM1_DS_EN_SHIFT                         0
#define PMIC_RG_AUTO_LOAD_FORCE_ADDR                        \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_AUTO_LOAD_FORCE_MASK                        0x1
#define PMIC_RG_AUTO_LOAD_FORCE_SHIFT                       1
#define PMIC_RG_OTP_WRITE_SEL_ADDR                          \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_OTP_WRITE_SEL_MASK                          0x1
#define PMIC_RG_OTP_WRITE_SEL_SHIFT                         2
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_SHIFT              0
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_SHIFT              1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_SHIFT              2
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_ADDR              \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_MASK              0x1
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_SHIFT             3
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_ADDR                   \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_MASK                   0x1
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_SHIFT                  8
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_ADDR                  \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_MASK                  0x1
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_SHIFT                 9
#define PMIC_PLT0_ELR_LEN_ADDR                              \
	MT6359_PLT0_ELR_NUM
#define PMIC_PLT0_ELR_LEN_MASK                              0xFF
#define PMIC_PLT0_ELR_LEN_SHIFT                             0
#define PMIC_RG_OSC_128K_TRIM_ADDR                          \
	MT6359_PLT0_ELR0
#define PMIC_RG_OSC_128K_TRIM_MASK                          0x3F
#define PMIC_RG_OSC_128K_TRIM_SHIFT                         0
#define PMIC_SPISLV_ANA_ID_ADDR                             \
	MT6359_SPISLV_ID
#define PMIC_SPISLV_ANA_ID_MASK                             0xFF
#define PMIC_SPISLV_ANA_ID_SHIFT                            0
#define PMIC_SPISLV_DIG_ID_ADDR                             \
	MT6359_SPISLV_ID
#define PMIC_SPISLV_DIG_ID_MASK                             0xFF
#define PMIC_SPISLV_DIG_ID_SHIFT                            8
#define PMIC_SPISLV_ANA_MINOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_ANA_MINOR_REV_MASK                      0xF
#define PMIC_SPISLV_ANA_MINOR_REV_SHIFT                     0
#define PMIC_SPISLV_ANA_MAJOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_SPISLV_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_SPISLV_DIG_MINOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_DIG_MINOR_REV_MASK                      0xF
#define PMIC_SPISLV_DIG_MINOR_REV_SHIFT                     8
#define PMIC_SPISLV_DIG_MAJOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_SPISLV_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_SPISLV_DSN_CBS_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_CBS_MASK                            0x3
#define PMIC_SPISLV_DSN_CBS_SHIFT                           0
#define PMIC_SPISLV_DSN_BIX_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_BIX_MASK                            0x3
#define PMIC_SPISLV_DSN_BIX_SHIFT                           2
#define PMIC_SPISLV_DSN_ESP_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_ESP_MASK                            0xFF
#define PMIC_SPISLV_DSN_ESP_SHIFT                           8
#define PMIC_SPISLV_DSN_FPI_ADDR                            \
	MT6359_SPISLV_DSN_DXI
#define PMIC_SPISLV_DSN_FPI_MASK                            0xFF
#define PMIC_SPISLV_DSN_FPI_SHIFT                           0
#define PMIC_RG_SPI_MISO_MODE_SEL_ADDR                      \
	MT6359_RG_SPI_CON0
#define PMIC_RG_SPI_MISO_MODE_SEL_MASK                      0x3
#define PMIC_RG_SPI_MISO_MODE_SEL_SHIFT                     0
#define PMIC_RG_EN_RECORD_ADDR                              \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_EN_RECORD_MASK                              0x1
#define PMIC_RG_EN_RECORD_SHIFT                             0
#define PMIC_RG_RD_RECORD_EN_ADDR                           \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_RD_RECORD_EN_MASK                           0x1
#define PMIC_RG_RD_RECORD_EN_SHIFT                          1
#define PMIC_RG_SPI_RSV_ADDR                                \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_SPI_RSV_MASK                                0x3FFF
#define PMIC_RG_SPI_RSV_SHIFT                               2
#define PMIC_DEW_DIO_EN_ADDR                                \
	MT6359_DEW_DIO_EN
#define PMIC_DEW_DIO_EN_MASK                                0x1
#define PMIC_DEW_DIO_EN_SHIFT                               0
#define PMIC_DEW_READ_TEST_ADDR                             \
	MT6359_DEW_READ_TEST
#define PMIC_DEW_READ_TEST_MASK                             0xFFFF
#define PMIC_DEW_READ_TEST_SHIFT                            0
#define PMIC_DEW_WRITE_TEST_ADDR                            \
	MT6359_DEW_WRITE_TEST
#define PMIC_DEW_WRITE_TEST_MASK                            0xFFFF
#define PMIC_DEW_WRITE_TEST_SHIFT                           0
#define PMIC_DEW_CRC_SWRST_ADDR                             \
	MT6359_DEW_CRC_SWRST
#define PMIC_DEW_CRC_SWRST_MASK                             0x1
#define PMIC_DEW_CRC_SWRST_SHIFT                            0
#define PMIC_DEW_CRC_EN_ADDR                                \
	MT6359_DEW_CRC_EN
#define PMIC_DEW_CRC_EN_MASK                                0x1
#define PMIC_DEW_CRC_EN_SHIFT                               0
#define PMIC_DEW_CRC_VAL_ADDR                               \
	MT6359_DEW_CRC_VAL
#define PMIC_DEW_CRC_VAL_MASK                               0xFF
#define PMIC_DEW_CRC_VAL_SHIFT                              0
#define PMIC_DEW_CIPHER_KEY_SEL_ADDR                        \
	MT6359_DEW_CIPHER_KEY_SEL
#define PMIC_DEW_CIPHER_KEY_SEL_MASK                        0x3
#define PMIC_DEW_CIPHER_KEY_SEL_SHIFT                       0
#define PMIC_DEW_CIPHER_IV_SEL_ADDR                         \
	MT6359_DEW_CIPHER_IV_SEL
#define PMIC_DEW_CIPHER_IV_SEL_MASK                         0x3
#define PMIC_DEW_CIPHER_IV_SEL_SHIFT                        0
#define PMIC_DEW_CIPHER_EN_ADDR                             \
	MT6359_DEW_CIPHER_EN
#define PMIC_DEW_CIPHER_EN_MASK                             0x1
#define PMIC_DEW_CIPHER_EN_SHIFT                            0
#define PMIC_DEW_CIPHER_RDY_ADDR                            \
	MT6359_DEW_CIPHER_RDY
#define PMIC_DEW_CIPHER_RDY_MASK                            0x1
#define PMIC_DEW_CIPHER_RDY_SHIFT                           0
#define PMIC_DEW_CIPHER_MODE_ADDR                           \
	MT6359_DEW_CIPHER_MODE
#define PMIC_DEW_CIPHER_MODE_MASK                           0x1
#define PMIC_DEW_CIPHER_MODE_SHIFT                          0
#define PMIC_DEW_CIPHER_SWRST_ADDR                          \
	MT6359_DEW_CIPHER_SWRST
#define PMIC_DEW_CIPHER_SWRST_MASK                          0x1
#define PMIC_DEW_CIPHER_SWRST_SHIFT                         0
#define PMIC_DEW_RDDMY_NO_ADDR                              \
	MT6359_DEW_RDDMY_NO
#define PMIC_DEW_RDDMY_NO_MASK                              0xF
#define PMIC_DEW_RDDMY_NO_SHIFT                             0
#define PMIC_RG_SPI_DLY_SEL_ADDR                            \
	MT6359_RG_SPI_CON2
#define PMIC_RG_SPI_DLY_SEL_MASK                            0xF
#define PMIC_RG_SPI_DLY_SEL_SHIFT                           0
#define PMIC_RECORD_CMD0_ADDR                               \
	MT6359_RECORD_CMD0
#define PMIC_RECORD_CMD0_MASK                               0xFFFF
#define PMIC_RECORD_CMD0_SHIFT                              0
#define PMIC_RECORD_CMD1_ADDR                               \
	MT6359_RECORD_CMD1
#define PMIC_RECORD_CMD1_MASK                               0xFFFF
#define PMIC_RECORD_CMD1_SHIFT                              0
#define PMIC_RECORD_CMD2_ADDR                               \
	MT6359_RECORD_CMD2
#define PMIC_RECORD_CMD2_MASK                               0xFFFF
#define PMIC_RECORD_CMD2_SHIFT                              0
#define PMIC_RECORD_CMD3_ADDR                               \
	MT6359_RECORD_CMD3
#define PMIC_RECORD_CMD3_MASK                               0xFFFF
#define PMIC_RECORD_CMD3_SHIFT                              0
#define PMIC_RECORD_CMD4_ADDR                               \
	MT6359_RECORD_CMD4
#define PMIC_RECORD_CMD4_MASK                               0xFFFF
#define PMIC_RECORD_CMD4_SHIFT                              0
#define PMIC_RECORD_CMD5_ADDR                               \
	MT6359_RECORD_CMD5
#define PMIC_RECORD_CMD5_MASK                               0xFFFF
#define PMIC_RECORD_CMD5_SHIFT                              0
#define PMIC_RECORD_WDATA0_ADDR                             \
	MT6359_RECORD_WDATA0
#define PMIC_RECORD_WDATA0_MASK                             0xFFFF
#define PMIC_RECORD_WDATA0_SHIFT                            0
#define PMIC_RECORD_WDATA1_ADDR                             \
	MT6359_RECORD_WDATA1
#define PMIC_RECORD_WDATA1_MASK                             0xFFFF
#define PMIC_RECORD_WDATA1_SHIFT                            0
#define PMIC_RECORD_WDATA2_ADDR                             \
	MT6359_RECORD_WDATA2
#define PMIC_RECORD_WDATA2_MASK                             0xFFFF
#define PMIC_RECORD_WDATA2_SHIFT                            0
#define PMIC_RECORD_WDATA3_ADDR                             \
	MT6359_RECORD_WDATA3
#define PMIC_RECORD_WDATA3_MASK                             0xFFFF
#define PMIC_RECORD_WDATA3_SHIFT                            0
#define PMIC_RECORD_WDATA4_ADDR                             \
	MT6359_RECORD_WDATA4
#define PMIC_RECORD_WDATA4_MASK                             0xFFFF
#define PMIC_RECORD_WDATA4_SHIFT                            0
#define PMIC_RECORD_WDATA5_ADDR                             \
	MT6359_RECORD_WDATA5
#define PMIC_RECORD_WDATA5_MASK                             0xFFFF
#define PMIC_RECORD_WDATA5_SHIFT                            0
#define PMIC_RG_ADDR_TARGET_ADDR                            \
	MT6359_RG_SPI_CON9
#define PMIC_RG_ADDR_TARGET_MASK                            0xFFFF
#define PMIC_RG_ADDR_TARGET_SHIFT                           0
#define PMIC_RG_ADDR_MASK_ADDR                              \
	MT6359_RG_SPI_CON10
#define PMIC_RG_ADDR_MASK_MASK                              0xFFFF
#define PMIC_RG_ADDR_MASK_SHIFT                             0
#define PMIC_RG_WDATA_TARGET_ADDR                           \
	MT6359_RG_SPI_CON11
#define PMIC_RG_WDATA_TARGET_MASK                           0xFFFF
#define PMIC_RG_WDATA_TARGET_SHIFT                          0
#define PMIC_RG_WDATA_MASK_ADDR                             \
	MT6359_RG_SPI_CON12
#define PMIC_RG_WDATA_MASK_MASK                             0xFFFF
#define PMIC_RG_WDATA_MASK_SHIFT                            0
#define PMIC_RG_SPI_RECORD_CLR_ADDR                         \
	MT6359_RG_SPI_CON13
#define PMIC_RG_SPI_RECORD_CLR_MASK                         0x1
#define PMIC_RG_SPI_RECORD_CLR_SHIFT                        0
#define PMIC_RG_CMD_ALERT_CLR_ADDR                          \
	MT6359_RG_SPI_CON13
#define PMIC_RG_CMD_ALERT_CLR_MASK                          0x1
#define PMIC_RG_CMD_ALERT_CLR_SHIFT                         15
#define PMIC_SPISLV_KEY_ADDR                                \
	MT6359_SPISLV_KEY
#define PMIC_SPISLV_KEY_MASK                                0xFFFF
#define PMIC_SPISLV_KEY_SHIFT                               0
#define PMIC_INT_TYPE_CON0_ADDR                             \
	MT6359_INT_TYPE_CON0
#define PMIC_INT_TYPE_CON0_MASK                             0xFFFF
#define PMIC_INT_TYPE_CON0_SHIFT                            0
#define PMIC_INT_TYPE_CON0_SET_ADDR                         \
	MT6359_INT_TYPE_CON0_SET
#define PMIC_INT_TYPE_CON0_SET_MASK                         0xFFFF
#define PMIC_INT_TYPE_CON0_SET_SHIFT                        0
#define PMIC_INT_TYPE_CON0_CLR_ADDR                         \
	MT6359_INT_TYPE_CON0_CLR
#define PMIC_INT_TYPE_CON0_CLR_MASK                         0xFFFF
#define PMIC_INT_TYPE_CON0_CLR_SHIFT                        0
#define PMIC_CPU_INT_STA_ADDR                               \
	MT6359_INT_STA
#define PMIC_CPU_INT_STA_MASK                               0x1
#define PMIC_CPU_INT_STA_SHIFT                              0
#define PMIC_MD32_INT_STA_ADDR                              \
	MT6359_INT_STA
#define PMIC_MD32_INT_STA_MASK                              0x1
#define PMIC_MD32_INT_STA_SHIFT                             1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_ADDR              \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_MASK              0x1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_SHIFT             0
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_ADDR               \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_MASK               0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_SHIFT              1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_ADDR              \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_MASK              0x1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_SHIFT             2
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_ADDR               \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_MASK               0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_SHIFT              3
#define PMIC_RG_SRCLKEN_IN2_EN_ADDR                         \
	MT6359_TOP_SPI_CON0
#define PMIC_RG_SRCLKEN_IN2_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SHIFT                        0
#define PMIC_RG_SRCLKEN_IN3_EN_ADDR                         \
	MT6359_TOP_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SHIFT                        0
#define PMIC_SCK_TOP_ANA_ID_ADDR                            \
	MT6359_SCK_TOP_DSN_ID
#define PMIC_SCK_TOP_ANA_ID_MASK                            0xFF
#define PMIC_SCK_TOP_ANA_ID_SHIFT                           0
#define PMIC_SCK_TOP_DIG_ID_ADDR                            \
	MT6359_SCK_TOP_DSN_ID
#define PMIC_SCK_TOP_DIG_ID_MASK                            0xFF
#define PMIC_SCK_TOP_DIG_ID_SHIFT                           8
#define PMIC_SCK_TOP_ANA_MINOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_SCK_TOP_ANA_MAJOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_SCK_TOP_DIG_MINOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_DIG_MINOR_REV_SHIFT                    8
#define PMIC_SCK_TOP_DIG_MAJOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_SCK_TOP_CBS_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_CBS_MASK                               0x3
#define PMIC_SCK_TOP_CBS_SHIFT                              0
#define PMIC_SCK_TOP_BIX_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_BIX_MASK                               0x3
#define PMIC_SCK_TOP_BIX_SHIFT                              2
#define PMIC_SCK_TOP_ESP_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_ESP_MASK                               0xFF
#define PMIC_SCK_TOP_ESP_SHIFT                              8
#define PMIC_SCK_TOP_FPI_ADDR                               \
	MT6359_SCK_TOP_DXI
#define PMIC_SCK_TOP_FPI_MASK                               0xFF
#define PMIC_SCK_TOP_FPI_SHIFT                              0
#define PMIC_SCK_TOP_CLK_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM0
#define PMIC_SCK_TOP_CLK_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_CLK_OFFSET_SHIFT                       0
#define PMIC_SCK_TOP_RST_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM0
#define PMIC_SCK_TOP_RST_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_RST_OFFSET_SHIFT                       8
#define PMIC_SCK_TOP_INT_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM1
#define PMIC_SCK_TOP_INT_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_INT_OFFSET_SHIFT                       0
#define PMIC_SCK_TOP_INT_LEN_ADDR                           \
	MT6359_SCK_TOP_TPM1
#define PMIC_SCK_TOP_INT_LEN_MASK                           0xFF
#define PMIC_SCK_TOP_INT_LEN_SHIFT                          8
#define PMIC_SCK_TOP_XTAL_SEL_ADDR                          \
	MT6359_SCK_TOP_CON0
#define PMIC_SCK_TOP_XTAL_SEL_MASK                          0x1
#define PMIC_SCK_TOP_XTAL_SEL_SHIFT                         0
#define PMIC_SCK_TOP_RESERVED_ADDR                          \
	MT6359_SCK_TOP_CON0
#define PMIC_SCK_TOP_RESERVED_MASK                          0x7FFF
#define PMIC_SCK_TOP_RESERVED_SHIFT                         1
#define PMIC_XOSC32_ENB_DET_ADDR                            \
	MT6359_SCK_TOP_CON1
#define PMIC_XOSC32_ENB_DET_MASK                            0x1
#define PMIC_XOSC32_ENB_DET_SHIFT                           0
#define PMIC_SCK_TOP_TEST_OUT_ADDR                          \
	MT6359_SCK_TOP_TEST_OUT
#define PMIC_SCK_TOP_TEST_OUT_MASK                          0xFF
#define PMIC_SCK_TOP_TEST_OUT_SHIFT                         0
#define PMIC_SCK_TOP_MON_FLAG_SEL_ADDR                      \
	MT6359_SCK_TOP_TEST_CON0
#define PMIC_SCK_TOP_MON_FLAG_SEL_MASK                      0xFF
#define PMIC_SCK_TOP_MON_FLAG_SEL_SHIFT                     0
#define PMIC_SCK_TOP_MON_GRP_SEL_ADDR                       \
	MT6359_SCK_TOP_TEST_CON0
#define PMIC_SCK_TOP_MON_GRP_SEL_MASK                       0x3
#define PMIC_SCK_TOP_MON_GRP_SEL_SHIFT                      8
#define PMIC_RG_RTC_SEC_MCLK_PDN_ADDR                       \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_SEC_MCLK_PDN_MASK                       0x1
#define PMIC_RG_RTC_SEC_MCLK_PDN_SHIFT                      0
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_ADDR                  \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_MASK                  0x1
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_SHIFT                 1
#define PMIC_RG_RTC_EOSC32_CK_PDN_ADDR                      \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_EOSC32_CK_PDN_MASK                      0x1
#define PMIC_RG_RTC_EOSC32_CK_PDN_SHIFT                     2
#define PMIC_RG_RTC_SEC_32K_CK_PDN_ADDR                     \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_SEC_32K_CK_PDN_MASK                     0x1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_SHIFT                    3
#define PMIC_RG_RTC_MCLK_PDN_ADDR                           \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_MCLK_PDN_MASK                           0x1
#define PMIC_RG_RTC_MCLK_PDN_SHIFT                          4
#define PMIC_RG_RTC_32K_CK_PDN_ADDR                         \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_32K_CK_PDN_MASK                         0x1
#define PMIC_RG_RTC_32K_CK_PDN_SHIFT                        5
#define PMIC_RG_RTC_26M_CK_PDN_ADDR                         \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_26M_CK_PDN_MASK                         0x1
#define PMIC_RG_RTC_26M_CK_PDN_SHIFT                        6
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_ADDR                   \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_MASK                   0x1
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_SHIFT                  7
#define PMIC_RG_RTC_INTRP_CK_PDN_ADDR                       \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_INTRP_CK_PDN_MASK                       0x1
#define PMIC_RG_RTC_INTRP_CK_PDN_SHIFT                      8
#define PMIC_SCK_TOP_CKPDN_CON0_SET_ADDR                    \
	MT6359_SCK_TOP_CKPDN_CON0_SET
#define PMIC_SCK_TOP_CKPDN_CON0_SET_MASK                    0xFF
#define PMIC_SCK_TOP_CKPDN_CON0_SET_SHIFT                   0
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_ADDR                    \
	MT6359_SCK_TOP_CKPDN_CON0_CLR
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_MASK                    0xFF
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_SHIFT                   0
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_SHIFT                   0
#define PMIC_RG_RTC_MCLK_PDN_HWEN_ADDR                      \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_MCLK_PDN_HWEN_MASK                      0x1
#define PMIC_RG_RTC_MCLK_PDN_HWEN_SHIFT                     1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_ADDR                \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_MASK                0x1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_SHIFT               2
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_ADDR                  \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_SHIFT                 3
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_ADDR                  \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_SHIFT                 4
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_ADDR                 \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_MASK                 0x1F
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_SHIFT                5
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_ADDR                 \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_MASK                 0x3F
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_SHIFT                10
#define PMIC_SCK_TOP_CKHWEN_CON_SET_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0_SET
#define PMIC_SCK_TOP_CKHWEN_CON_SET_MASK                    0xFFFF
#define PMIC_SCK_TOP_CKHWEN_CON_SET_SHIFT                   0
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0_CLR
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_MASK                    0xFFFF
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_SHIFT                   0
#define PMIC_RG_RTC_CK_TSTSEL_RSV_ADDR                      \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTC_CK_TSTSEL_RSV_MASK                      0xF
#define PMIC_RG_RTC_CK_TSTSEL_RSV_SHIFT                     0
#define PMIC_RG_RTCDET_CK_TSTSEL_ADDR                       \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTCDET_CK_TSTSEL_MASK                       0x1
#define PMIC_RG_RTCDET_CK_TSTSEL_SHIFT                      4
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_ADDR               \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_MASK               0x1
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_SHIFT              5
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_ADDR                   \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_SHIFT                  6
#define PMIC_RG_RTC_SWRST_ADDR                              \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_RTC_SWRST_MASK                              0x1
#define PMIC_RG_RTC_SWRST_SHIFT                             0
#define PMIC_RG_RTC_SEC_SWRST_ADDR                          \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_RTC_SEC_SWRST_MASK                          0x1
#define PMIC_RG_RTC_SEC_SWRST_SHIFT                         1
#define PMIC_RG_BANK_RTC_SWRST_ADDR                         \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_RTC_SWRST_MASK                         0x1
#define PMIC_RG_BANK_RTC_SWRST_SHIFT                        2
#define PMIC_RG_BANK_RTC_SEC_SWRST_ADDR                     \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_RTC_SEC_SWRST_MASK                     0x1
#define PMIC_RG_BANK_RTC_SEC_SWRST_SHIFT                    3
#define PMIC_RG_BANK_EOSC_CALI_SWRST_ADDR                   \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_EOSC_CALI_SWRST_MASK                   0x1
#define PMIC_RG_BANK_EOSC_CALI_SWRST_SHIFT                  4
#define PMIC_RG_BANK_SCK_TOP_SWRST_ADDR                     \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_SCK_TOP_SWRST_MASK                     0x1
#define PMIC_RG_BANK_SCK_TOP_SWRST_SHIFT                    5
#define PMIC_RG_BANK_FQMTR_RST_ADDR                         \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_FQMTR_RST_MASK                         0x1
#define PMIC_RG_BANK_FQMTR_RST_SHIFT                        6
#define PMIC_SCK_TOP_RST_CON0_SET_ADDR                      \
	MT6359_SCK_TOP_RST_CON0_SET
#define PMIC_SCK_TOP_RST_CON0_SET_MASK                      0x3F
#define PMIC_SCK_TOP_RST_CON0_SET_SHIFT                     0
#define PMIC_SCK_TOP_RST_CON0_CLR_ADDR                      \
	MT6359_SCK_TOP_RST_CON0_CLR
#define PMIC_SCK_TOP_RST_CON0_CLR_MASK                      0x3F
#define PMIC_SCK_TOP_RST_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_EN_RTC_ADDR                             \
	MT6359_SCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_RTC_MASK                             0x1
#define PMIC_RG_INT_EN_RTC_SHIFT                            0
#define PMIC_SCK_TOP_INT_CON0_SET_ADDR                      \
	MT6359_SCK_TOP_INT_CON0_SET
#define PMIC_SCK_TOP_INT_CON0_SET_MASK                      0x1
#define PMIC_SCK_TOP_INT_CON0_SET_SHIFT                     0
#define PMIC_SCK_TOP_INT_CON0_CLR_ADDR                      \
	MT6359_SCK_TOP_INT_CON0_CLR
#define PMIC_SCK_TOP_INT_CON0_CLR_MASK                      0x1
#define PMIC_SCK_TOP_INT_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_MASK_RTC_ADDR                           \
	MT6359_SCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_RTC_MASK                           0x1
#define PMIC_RG_INT_MASK_RTC_SHIFT                          0
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_ADDR                 \
	MT6359_SCK_TOP_INT_MASK_CON0_SET
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_MASK                 0x1
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_SHIFT                0
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_ADDR                 \
	MT6359_SCK_TOP_INT_MASK_CON0_CLR
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_MASK                 0x1
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_SHIFT                0
#define PMIC_RG_INT_STATUS_RTC_ADDR                         \
	MT6359_SCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_RTC_MASK                         0x1
#define PMIC_RG_INT_STATUS_RTC_SHIFT                        0
#define PMIC_RG_INT_RAW_STATUS_RTC_ADDR                     \
	MT6359_SCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_RTC_MASK                     0x1
#define PMIC_RG_INT_RAW_STATUS_RTC_SHIFT                    0
#define PMIC_SCK_TOP_POLARITY_ADDR                          \
	MT6359_SCK_TOP_INT_MISC_CON
#define PMIC_SCK_TOP_POLARITY_MASK                          0x1
#define PMIC_SCK_TOP_POLARITY_SHIFT                         0
#define PMIC_EOSC_CALI_START_ADDR                           \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_START_MASK                           0x1
#define PMIC_EOSC_CALI_START_SHIFT                          0
#define PMIC_EOSC_CALI_TD_ADDR                              \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_TD_MASK                              0x7
#define PMIC_EOSC_CALI_TD_SHIFT                             5
#define PMIC_EOSC_CALI_TEST_ADDR                            \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_TEST_MASK                            0xF
#define PMIC_EOSC_CALI_TEST_SHIFT                           9
#define PMIC_EOSC_CALI_DCXO_RDY_TD_ADDR                     \
	MT6359_EOSC_CALI_CON1
#define PMIC_EOSC_CALI_DCXO_RDY_TD_MASK                     0x7
#define PMIC_EOSC_CALI_DCXO_RDY_TD_SHIFT                    0
#define PMIC_FRC_VTCXO0_ON_ADDR                             \
	MT6359_EOSC_CALI_CON1
#define PMIC_FRC_VTCXO0_ON_MASK                             0x1
#define PMIC_FRC_VTCXO0_ON_SHIFT                            8
#define PMIC_EOSC_CALI_RSV_ADDR                             \
	MT6359_EOSC_CALI_CON1
#define PMIC_EOSC_CALI_RSV_MASK                             0xF
#define PMIC_EOSC_CALI_RSV_SHIFT                            11
#define PMIC_MIX_EOSC32_STP_LPDTB_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_EOSC32_STP_LPDTB_MASK                      0x1
#define PMIC_MIX_EOSC32_STP_LPDTB_SHIFT                     1
#define PMIC_MIX_EOSC32_STP_LPDEN_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_EOSC32_STP_LPDEN_MASK                      0x1
#define PMIC_MIX_EOSC32_STP_LPDEN_SHIFT                     2
#define PMIC_MIX_XOSC32_STP_PWDB_ADDR                       \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_PWDB_MASK                       0x1
#define PMIC_MIX_XOSC32_STP_PWDB_SHIFT                      3
#define PMIC_MIX_XOSC32_STP_LPDTB_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDTB_MASK                      0x1
#define PMIC_MIX_XOSC32_STP_LPDTB_SHIFT                     4
#define PMIC_MIX_XOSC32_STP_LPDEN_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDEN_MASK                      0x1
#define PMIC_MIX_XOSC32_STP_LPDEN_SHIFT                     5
#define PMIC_MIX_XOSC32_STP_LPDRST_ADDR                     \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDRST_MASK                     0x1
#define PMIC_MIX_XOSC32_STP_LPDRST_SHIFT                    6
#define PMIC_MIX_XOSC32_STP_CALI_ADDR                       \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_CALI_MASK                       0x1F
#define PMIC_MIX_XOSC32_STP_CALI_SHIFT                      7
#define PMIC_STMP_MODE_ADDR                                 \
	MT6359_RTC_MIX_CON0
#define PMIC_STMP_MODE_MASK                                 0x1
#define PMIC_STMP_MODE_SHIFT                                12
#define PMIC_MIX_EOSC32_STP_CHOP_EN_ADDR                    \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_MASK                    0x1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT                   0
#define PMIC_MIX_DCXO_STP_LVSH_EN_ADDR                      \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_LVSH_EN_MASK                      0x1
#define PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT                     1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_ADDR                     \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_MASK                     0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT                    2
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_ADDR                  \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK                  0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT                 3
#define PMIC_MIX_RTC_STP_XOSC32_ENB_ADDR                    \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_STP_XOSC32_ENB_MASK                    0x1
#define PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT                   4
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_ADDR           \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK           0x1
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT          5
#define PMIC_MIX_EOSC32_STP_RSV_ADDR                        \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_STP_RSV_MASK                        0x3
#define PMIC_MIX_EOSC32_STP_RSV_SHIFT                       6
#define PMIC_MIX_EOSC32_VCT_EN_ADDR                         \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_VCT_EN_MASK                         0x1
#define PMIC_MIX_EOSC32_VCT_EN_SHIFT                        8
#define PMIC_MIX_EOSC32_OPT_ADDR                            \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_OPT_MASK                            0x3
#define PMIC_MIX_EOSC32_OPT_SHIFT                           9
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_ADDR                  \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_MASK                  0x1
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_SHIFT                 11
#define PMIC_MIX_RTC_GPIO_COREDETB_ADDR                     \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_COREDETB_MASK                     0x1
#define PMIC_MIX_RTC_GPIO_COREDETB_SHIFT                    12
#define PMIC_MIX_RTC_GPIO_F32KOB_ADDR                       \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_F32KOB_MASK                       0x1
#define PMIC_MIX_RTC_GPIO_F32KOB_SHIFT                      13
#define PMIC_MIX_RTC_GPIO_GPO_ADDR                          \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_GPO_MASK                          0x1
#define PMIC_MIX_RTC_GPIO_GPO_SHIFT                         14
#define PMIC_MIX_RTC_GPIO_OE_ADDR                           \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_OE_MASK                           0x1
#define PMIC_MIX_RTC_GPIO_OE_SHIFT                          15
#define PMIC_MIX_RTC_STP_DEBUG_OUT_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_DEBUG_OUT_MASK                     0x3
#define PMIC_MIX_RTC_STP_DEBUG_OUT_SHIFT                    0
#define PMIC_MIX_RTC_STP_DEBUG_SEL_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_DEBUG_SEL_MASK                     0x3
#define PMIC_MIX_RTC_STP_DEBUG_SEL_SHIFT                    4
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_ADDR                   \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_MASK                   0x1
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_SHIFT                  7
#define PMIC_MIX_RTC_STP_EMBCK_SEL_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_EMBCK_SEL_MASK                     0x1
#define PMIC_MIX_RTC_STP_EMBCK_SEL_SHIFT                    8
#define PMIC_MIX_STP_BBWAKEUP_ADDR                          \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_STP_BBWAKEUP_MASK                          0x1
#define PMIC_MIX_STP_BBWAKEUP_SHIFT                         9
#define PMIC_MIX_STP_RTC_DDLO_ADDR                          \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_STP_RTC_DDLO_MASK                          0x1
#define PMIC_MIX_STP_RTC_DDLO_SHIFT                         10
#define PMIC_MIX_RTC_XOSC32_ENB_ADDR                        \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_XOSC32_ENB_MASK                        0x1
#define PMIC_MIX_RTC_XOSC32_ENB_SHIFT                       11
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_ADDR                  \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_MASK                  0x1
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT                 12
#define PMIC_RG_RTC_TEST_OUT_ADDR                           \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_TEST_OUT_MASK                           0x3
#define PMIC_RG_RTC_TEST_OUT_SHIFT                          0
#define PMIC_RG_RTC_DIG_TEST_IN_ADDR                        \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_DIG_TEST_IN_MASK                        0x1
#define PMIC_RG_RTC_DIG_TEST_IN_SHIFT                       3
#define PMIC_RG_RTC_DIG_TEST_MODE_ADDR                      \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_DIG_TEST_MODE_MASK                      0x1
#define PMIC_RG_RTC_DIG_TEST_MODE_SHIFT                     15
#define PMIC_FQMTR_TCKSEL_ADDR                              \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_TCKSEL_MASK                              0x7
#define PMIC_FQMTR_TCKSEL_SHIFT                             0
#define PMIC_FQMTR_BUSY_ADDR                                \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_BUSY_MASK                                0x1
#define PMIC_FQMTR_BUSY_SHIFT                               3
#define PMIC_FQMTR_DCXO26M_EN_ADDR                          \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_DCXO26M_EN_MASK                          0x1
#define PMIC_FQMTR_DCXO26M_EN_SHIFT                         4
#define PMIC_FQMTR_EN_ADDR                                  \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_EN_MASK                                  0x1
#define PMIC_FQMTR_EN_SHIFT                                 15
#define PMIC_FQMTR_WINSET_ADDR                              \
	MT6359_FQMTR_CON1
#define PMIC_FQMTR_WINSET_MASK                              0xFFFF
#define PMIC_FQMTR_WINSET_SHIFT                             0
#define PMIC_FQMTR_DATA_ADDR                                \
	MT6359_FQMTR_CON2
#define PMIC_FQMTR_DATA_MASK                                0xFFFF
#define PMIC_FQMTR_DATA_SHIFT                               0
#define PMIC_XO_SOC_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL0
#define PMIC_XO_SOC_VOTE_MASK                               0x7FF
#define PMIC_XO_SOC_VOTE_SHIFT                              0
#define PMIC_XO_WCN_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL1
#define PMIC_XO_WCN_VOTE_MASK                               0x7FF
#define PMIC_XO_WCN_VOTE_SHIFT                              0
#define PMIC_XO_NFC_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL2
#define PMIC_XO_NFC_VOTE_MASK                               0x7FF
#define PMIC_XO_NFC_VOTE_SHIFT                              0
#define PMIC_XO_CEL_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL3
#define PMIC_XO_CEL_VOTE_MASK                               0x7FF
#define PMIC_XO_CEL_VOTE_SHIFT                              0
#define PMIC_XO_EXT_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL4
#define PMIC_XO_EXT_VOTE_MASK                               0x7FF
#define PMIC_XO_EXT_VOTE_SHIFT                              0
#define PMIC_XO_MODE_CONN_BT_MASK_ADDR                      \
	MT6359_XO_CONN_BT0
#define PMIC_XO_MODE_CONN_BT_MASK_MASK                      0x1
#define PMIC_XO_MODE_CONN_BT_MASK_SHIFT                     0
#define PMIC_XO_BUF_CONN_BT_MASK_ADDR                       \
	MT6359_XO_CONN_BT0
#define PMIC_XO_BUF_CONN_BT_MASK_MASK                       0x1
#define PMIC_XO_BUF_CONN_BT_MASK_SHIFT                      1
#define PMIC_RTC_ANA_ID_ADDR                                \
	MT6359_RTC_DSN_ID
#define PMIC_RTC_ANA_ID_MASK                                0xFF
#define PMIC_RTC_ANA_ID_SHIFT                               0
#define PMIC_RTC_DIG_ID_ADDR                                \
	MT6359_RTC_DSN_ID
#define PMIC_RTC_DIG_ID_MASK                                0xFF
#define PMIC_RTC_DIG_ID_SHIFT                               8
#define PMIC_RTC_ANA_MINOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_ANA_MINOR_REV_MASK                         0xF
#define PMIC_RTC_ANA_MINOR_REV_SHIFT                        0
#define PMIC_RTC_ANA_MAJOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_ANA_MAJOR_REV_MASK                         0xF
#define PMIC_RTC_ANA_MAJOR_REV_SHIFT                        4
#define PMIC_RTC_DIG_MINOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_DIG_MINOR_REV_MASK                         0xF
#define PMIC_RTC_DIG_MINOR_REV_SHIFT                        8
#define PMIC_RTC_DIG_MAJOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_DIG_MAJOR_REV_MASK                         0xF
#define PMIC_RTC_DIG_MAJOR_REV_SHIFT                        12
#define PMIC_RTC_DSN_CBS_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_CBS_MASK                               0x3
#define PMIC_RTC_DSN_CBS_SHIFT                              0
#define PMIC_RTC_DSN_BIX_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_BIX_MASK                               0x3
#define PMIC_RTC_DSN_BIX_SHIFT                              2
#define PMIC_RTC_DSN_ESP_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_ESP_MASK                               0xFF
#define PMIC_RTC_DSN_ESP_SHIFT                              8
#define PMIC_RTC_DSN_FPI_ADDR                               \
	MT6359_RTC_DXI
#define PMIC_RTC_DSN_FPI_MASK                               0xFF
#define PMIC_RTC_DSN_FPI_SHIFT                              0
#define PMIC_BBPU_ADDR                                      \
	MT6359_RTC_BBPU
#define PMIC_BBPU_MASK                                      0xF
#define PMIC_BBPU_SHIFT                                     0
#define PMIC_CLRPKY_ADDR                                    \
	MT6359_RTC_BBPU
#define PMIC_CLRPKY_MASK                                    0x1
#define PMIC_CLRPKY_SHIFT                                   4
#define PMIC_RELOAD_ADDR                                    \
	MT6359_RTC_BBPU
#define PMIC_RELOAD_MASK                                    0x1
#define PMIC_RELOAD_SHIFT                                   5
#define PMIC_CBUSY_ADDR                                     \
	MT6359_RTC_BBPU
#define PMIC_CBUSY_MASK                                     0x1
#define PMIC_CBUSY_SHIFT                                    6
#define PMIC_ALARM_STATUS_ADDR                              \
	MT6359_RTC_BBPU
#define PMIC_ALARM_STATUS_MASK                              0x1
#define PMIC_ALARM_STATUS_SHIFT                             7
#define PMIC_KEY_BBPU_ADDR                                  \
	MT6359_RTC_BBPU
#define PMIC_KEY_BBPU_MASK                                  0xFF
#define PMIC_KEY_BBPU_SHIFT                                 8
#define PMIC_ALSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_ALSTA_MASK                                     0x1
#define PMIC_ALSTA_SHIFT                                    0
#define PMIC_TCSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_TCSTA_MASK                                     0x1
#define PMIC_TCSTA_SHIFT                                    1
#define PMIC_LPSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_LPSTA_MASK                                     0x1
#define PMIC_LPSTA_SHIFT                                    3
#define PMIC_AL_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_AL_EN_MASK                                     0x1
#define PMIC_AL_EN_SHIFT                                    0
#define PMIC_TC_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_TC_EN_MASK                                     0x1
#define PMIC_TC_EN_SHIFT                                    1
#define PMIC_ONESHOT_ADDR                                   \
	MT6359_RTC_IRQ_EN
#define PMIC_ONESHOT_MASK                                   0x1
#define PMIC_ONESHOT_SHIFT                                  2
#define PMIC_LP_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_LP_EN_MASK                                     0x1
#define PMIC_LP_EN_SHIFT                                    3
#define PMIC_SECCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_MASK                                    0x1
#define PMIC_SECCII_SHIFT                                   0
#define PMIC_MINCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_MINCII_MASK                                    0x1
#define PMIC_MINCII_SHIFT                                   1
#define PMIC_HOUCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_HOUCII_MASK                                    0x1
#define PMIC_HOUCII_SHIFT                                   2
#define PMIC_DOMCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_DOMCII_MASK                                    0x1
#define PMIC_DOMCII_SHIFT                                   3
#define PMIC_DOWCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_DOWCII_MASK                                    0x1
#define PMIC_DOWCII_SHIFT                                   4
#define PMIC_MTHCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_MTHCII_MASK                                    0x1
#define PMIC_MTHCII_SHIFT                                   5
#define PMIC_YEACII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_YEACII_MASK                                    0x1
#define PMIC_YEACII_SHIFT                                   6
#define PMIC_SECCII_1_2_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_2_MASK                                0x1
#define PMIC_SECCII_1_2_SHIFT                               7
#define PMIC_SECCII_1_4_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_4_MASK                                0x1
#define PMIC_SECCII_1_4_SHIFT                               8
#define PMIC_SECCII_1_8_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_8_MASK                                0x1
#define PMIC_SECCII_1_8_SHIFT                               9
#define PMIC_SEC_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_SEC_MSK_MASK                                   0x1
#define PMIC_SEC_MSK_SHIFT                                  0
#define PMIC_MIN_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_MIN_MSK_MASK                                   0x1
#define PMIC_MIN_MSK_SHIFT                                  1
#define PMIC_HOU_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_HOU_MSK_MASK                                   0x1
#define PMIC_HOU_MSK_SHIFT                                  2
#define PMIC_DOM_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_DOM_MSK_MASK                                   0x1
#define PMIC_DOM_MSK_SHIFT                                  3
#define PMIC_DOW_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_DOW_MSK_MASK                                   0x1
#define PMIC_DOW_MSK_SHIFT                                  4
#define PMIC_MTH_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_MTH_MSK_MASK                                   0x1
#define PMIC_MTH_MSK_SHIFT                                  5
#define PMIC_YEA_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_YEA_MSK_MASK                                   0x1
#define PMIC_YEA_MSK_SHIFT                                  6
#define PMIC_TC_SECOND_ADDR                                 \
	MT6359_RTC_TC_SEC
#define PMIC_TC_SECOND_MASK                                 0x3F
#define PMIC_TC_SECOND_SHIFT                                0
#define PMIC_TC_MINUTE_ADDR                                 \
	MT6359_RTC_TC_MIN
#define PMIC_TC_MINUTE_MASK                                 0x3F
#define PMIC_TC_MINUTE_SHIFT                                0
#define PMIC_TC_HOUR_ADDR                                   \
	MT6359_RTC_TC_HOU
#define PMIC_TC_HOUR_MASK                                   0x1F
#define PMIC_TC_HOUR_SHIFT                                  0
#define PMIC_TC_DOM_ADDR                                    \
	MT6359_RTC_TC_DOM
#define PMIC_TC_DOM_MASK                                    0x1F
#define PMIC_TC_DOM_SHIFT                                   0
#define PMIC_TC_DOW_ADDR                                    \
	MT6359_RTC_TC_DOW
#define PMIC_TC_DOW_MASK                                    0x7
#define PMIC_TC_DOW_SHIFT                                   0
#define PMIC_TC_MONTH_ADDR                                  \
	MT6359_RTC_TC_MTH
#define PMIC_TC_MONTH_MASK                                  0xF
#define PMIC_TC_MONTH_SHIFT                                 0
#define PMIC_RTC_MACRO_ID_ADDR                              \
	MT6359_RTC_TC_MTH
#define PMIC_RTC_MACRO_ID_MASK                              0xFFF
#define PMIC_RTC_MACRO_ID_SHIFT                             4
#define PMIC_TC_YEAR_ADDR                                   \
	MT6359_RTC_TC_YEA
#define PMIC_TC_YEAR_MASK                                   0x7F
#define PMIC_TC_YEAR_SHIFT                                  0
#define PMIC_AL_SECOND_ADDR                                 \
	MT6359_RTC_AL_SEC
#define PMIC_AL_SECOND_MASK                                 0x3F
#define PMIC_AL_SECOND_SHIFT                                0
#define PMIC_BBPU_AUTO_PDN_SEL_ADDR                         \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_AUTO_PDN_SEL_MASK                         0x1
#define PMIC_BBPU_AUTO_PDN_SEL_SHIFT                        6
#define PMIC_BBPU_2SEC_CK_SEL_ADDR                          \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_CK_SEL_MASK                          0x1
#define PMIC_BBPU_2SEC_CK_SEL_SHIFT                         7
#define PMIC_BBPU_2SEC_EN_ADDR                              \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_EN_MASK                              0x1
#define PMIC_BBPU_2SEC_EN_SHIFT                             8
#define PMIC_BBPU_2SEC_MODE_ADDR                            \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_MODE_MASK                            0x3
#define PMIC_BBPU_2SEC_MODE_SHIFT                           9
#define PMIC_BBPU_2SEC_STAT_CLEAR_ADDR                      \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_STAT_CLEAR_MASK                      0x1
#define PMIC_BBPU_2SEC_STAT_CLEAR_SHIFT                     11
#define PMIC_BBPU_2SEC_STAT_STA_ADDR                        \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_STAT_STA_MASK                        0x1
#define PMIC_BBPU_2SEC_STAT_STA_SHIFT                       12
#define PMIC_RTC_LPD_OPT_ADDR                               \
	MT6359_RTC_AL_SEC
#define PMIC_RTC_LPD_OPT_MASK                               0x3
#define PMIC_RTC_LPD_OPT_SHIFT                              13
#define PMIC_K_EOSC32_VTCXO_ON_SEL_ADDR                     \
	MT6359_RTC_AL_SEC
#define PMIC_K_EOSC32_VTCXO_ON_SEL_MASK                     0x1
#define PMIC_K_EOSC32_VTCXO_ON_SEL_SHIFT                    15
#define PMIC_AL_MINUTE_ADDR                                 \
	MT6359_RTC_AL_MIN
#define PMIC_AL_MINUTE_MASK                                 0x3F
#define PMIC_AL_MINUTE_SHIFT                                0
#define PMIC_AL_HOUR_ADDR                                   \
	MT6359_RTC_AL_HOU
#define PMIC_AL_HOUR_MASK                                   0x1F
#define PMIC_AL_HOUR_SHIFT                                  0
#define PMIC_NEW_SPARE0_ADDR                                \
	MT6359_RTC_AL_HOU
#define PMIC_NEW_SPARE0_MASK                                0xFF
#define PMIC_NEW_SPARE0_SHIFT                               8
#define PMIC_AL_DOM_ADDR                                    \
	MT6359_RTC_AL_DOM
#define PMIC_AL_DOM_MASK                                    0x1F
#define PMIC_AL_DOM_SHIFT                                   0
#define PMIC_NEW_SPARE1_ADDR                                \
	MT6359_RTC_AL_DOM
#define PMIC_NEW_SPARE1_MASK                                0xFF
#define PMIC_NEW_SPARE1_SHIFT                               8
#define PMIC_AL_DOW_ADDR                                    \
	MT6359_RTC_AL_DOW
#define PMIC_AL_DOW_MASK                                    0x7
#define PMIC_AL_DOW_SHIFT                                   0
#define PMIC_RG_EOSC_CALI_TD_ADDR                           \
	MT6359_RTC_AL_DOW
#define PMIC_RG_EOSC_CALI_TD_MASK                           0x7
#define PMIC_RG_EOSC_CALI_TD_SHIFT                          5
#define PMIC_NEW_SPARE2_ADDR                                \
	MT6359_RTC_AL_DOW
#define PMIC_NEW_SPARE2_MASK                                0xFF
#define PMIC_NEW_SPARE2_SHIFT                               8
#define PMIC_AL_MONTH_ADDR                                  \
	MT6359_RTC_AL_MTH
#define PMIC_AL_MONTH_MASK                                  0xF
#define PMIC_AL_MONTH_SHIFT                                 0
#define PMIC_NEW_SPARE3_ADDR                                \
	MT6359_RTC_AL_MTH
#define PMIC_NEW_SPARE3_MASK                                0xFF
#define PMIC_NEW_SPARE3_SHIFT                               8
#define PMIC_AL_YEAR_ADDR                                   \
	MT6359_RTC_AL_YEA
#define PMIC_AL_YEAR_MASK                                   0x7F
#define PMIC_AL_YEAR_SHIFT                                  0
#define PMIC_RTC_K_EOSC_RSV_ADDR                            \
	MT6359_RTC_AL_YEA
#define PMIC_RTC_K_EOSC_RSV_MASK                            0xFF
#define PMIC_RTC_K_EOSC_RSV_SHIFT                           8
#define PMIC_XOSCCALI_ADDR                                  \
	MT6359_RTC_OSC32CON
#define PMIC_XOSCCALI_MASK                                  0x1F
#define PMIC_XOSCCALI_SHIFT                                 0
#define PMIC_RTC_XOSC32_ENB_ADDR                            \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_XOSC32_ENB_MASK                            0x1
#define PMIC_RTC_XOSC32_ENB_SHIFT                           5
#define PMIC_RTC_EMBCK_SEL_MODE_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SEL_MODE_MASK                        0x3
#define PMIC_RTC_EMBCK_SEL_MODE_SHIFT                       6
#define PMIC_RTC_EMBCK_SRC_SEL_ADDR                         \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SRC_SEL_MASK                         0x1
#define PMIC_RTC_EMBCK_SRC_SEL_SHIFT                        8
#define PMIC_RTC_EMBCK_SEL_OPTION_ADDR                      \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SEL_OPTION_MASK                      0x1
#define PMIC_RTC_EMBCK_SEL_OPTION_SHIFT                     9
#define PMIC_RTC_GPS_CKOUT_EN_ADDR                          \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_GPS_CKOUT_EN_MASK                          0x1
#define PMIC_RTC_GPS_CKOUT_EN_SHIFT                         10
#define PMIC_RTC_EOSC32_VCT_EN_ADDR                         \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EOSC32_VCT_EN_MASK                         0x1
#define PMIC_RTC_EOSC32_VCT_EN_SHIFT                        11
#define PMIC_RTC_EOSC32_CHOP_EN_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EOSC32_CHOP_EN_MASK                        0x1
#define PMIC_RTC_EOSC32_CHOP_EN_SHIFT                       12
#define PMIC_RTC_GP_OSC32_CON_ADDR                          \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_GP_OSC32_CON_MASK                          0x3
#define PMIC_RTC_GP_OSC32_CON_SHIFT                         13
#define PMIC_RTC_REG_XOSC32_ENB_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_REG_XOSC32_ENB_MASK                        0x1
#define PMIC_RTC_REG_XOSC32_ENB_SHIFT                       15
#define PMIC_RTC_POWERKEY1_ADDR                             \
	MT6359_RTC_POWERKEY1
#define PMIC_RTC_POWERKEY1_MASK                             0xFFFF
#define PMIC_RTC_POWERKEY1_SHIFT                            0
#define PMIC_RTC_POWERKEY2_ADDR                             \
	MT6359_RTC_POWERKEY2
#define PMIC_RTC_POWERKEY2_MASK                             0xFFFF
#define PMIC_RTC_POWERKEY2_SHIFT                            0
#define PMIC_RTC_PDN1_ADDR                                  \
	MT6359_RTC_PDN1
#define PMIC_RTC_PDN1_MASK                                  0xFFFF
#define PMIC_RTC_PDN1_SHIFT                                 0
#define PMIC_RTC_PDN2_ADDR                                  \
	MT6359_RTC_PDN2
#define PMIC_RTC_PDN2_MASK                                  0xFFFF
#define PMIC_RTC_PDN2_SHIFT                                 0
#define PMIC_RTC_SPAR0_ADDR                                 \
	MT6359_RTC_SPAR0
#define PMIC_RTC_SPAR0_MASK                                 0xFFFF
#define PMIC_RTC_SPAR0_SHIFT                                0
#define PMIC_RTC_SPAR1_ADDR                                 \
	MT6359_RTC_SPAR1
#define PMIC_RTC_SPAR1_MASK                                 0xFFFF
#define PMIC_RTC_SPAR1_SHIFT                                0
#define PMIC_RTC_PROT_ADDR                                  \
	MT6359_RTC_PROT
#define PMIC_RTC_PROT_MASK                                  0xFFFF
#define PMIC_RTC_PROT_SHIFT                                 0
#define PMIC_RTC_DIFF_ADDR                                  \
	MT6359_RTC_DIFF
#define PMIC_RTC_DIFF_MASK                                  0xFFF
#define PMIC_RTC_DIFF_SHIFT                                 0
#define PMIC_POWER_DETECTED_ADDR                            \
	MT6359_RTC_DIFF
#define PMIC_POWER_DETECTED_MASK                            0x1
#define PMIC_POWER_DETECTED_SHIFT                           12
#define PMIC_K_EOSC32_RSV_ADDR                              \
	MT6359_RTC_DIFF
#define PMIC_K_EOSC32_RSV_MASK                              0x1
#define PMIC_K_EOSC32_RSV_SHIFT                             14
#define PMIC_CALI_RD_SEL_ADDR                               \
	MT6359_RTC_DIFF
#define PMIC_CALI_RD_SEL_MASK                               0x1
#define PMIC_CALI_RD_SEL_SHIFT                              15
#define PMIC_RTC_CALI_ADDR                                  \
	MT6359_RTC_CALI
#define PMIC_RTC_CALI_MASK                                  0x3FFF
#define PMIC_RTC_CALI_SHIFT                                 0
#define PMIC_CALI_WR_SEL_ADDR                               \
	MT6359_RTC_CALI
#define PMIC_CALI_WR_SEL_MASK                               0x1
#define PMIC_CALI_WR_SEL_SHIFT                              14
#define PMIC_K_EOSC32_OVERFLOW_ADDR                         \
	MT6359_RTC_CALI
#define PMIC_K_EOSC32_OVERFLOW_MASK                         0x1
#define PMIC_K_EOSC32_OVERFLOW_SHIFT                        15
#define PMIC_WRTGR_ADDR                                     \
	MT6359_RTC_WRTGR
#define PMIC_WRTGR_MASK                                     0x1
#define PMIC_WRTGR_SHIFT                                    0
#define PMIC_VBAT_LPSTA_RAW_ADDR                            \
	MT6359_RTC_CON
#define PMIC_VBAT_LPSTA_RAW_MASK                            0x1
#define PMIC_VBAT_LPSTA_RAW_SHIFT                           0
#define PMIC_EOSC32_LPEN_ADDR                               \
	MT6359_RTC_CON
#define PMIC_EOSC32_LPEN_MASK                               0x1
#define PMIC_EOSC32_LPEN_SHIFT                              1
#define PMIC_XOSC32_LPEN_ADDR                               \
	MT6359_RTC_CON
#define PMIC_XOSC32_LPEN_MASK                               0x1
#define PMIC_XOSC32_LPEN_SHIFT                              2
#define PMIC_LPRST_ADDR                                     \
	MT6359_RTC_CON
#define PMIC_LPRST_MASK                                     0x1
#define PMIC_LPRST_SHIFT                                    3
#define PMIC_CDBO_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_CDBO_MASK                                      0x1
#define PMIC_CDBO_SHIFT                                     4
#define PMIC_F32KOB_ADDR                                    \
	MT6359_RTC_CON
#define PMIC_F32KOB_MASK                                    0x1
#define PMIC_F32KOB_SHIFT                                   5
#define PMIC_GPO_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPO_MASK                                       0x1
#define PMIC_GPO_SHIFT                                      6
#define PMIC_GOE_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GOE_MASK                                       0x1
#define PMIC_GOE_SHIFT                                      7
#define PMIC_GSR_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GSR_MASK                                       0x1
#define PMIC_GSR_SHIFT                                      8
#define PMIC_GSMT_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_GSMT_MASK                                      0x1
#define PMIC_GSMT_SHIFT                                     9
#define PMIC_GPEN_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_GPEN_MASK                                      0x1
#define PMIC_GPEN_SHIFT                                     10
#define PMIC_GPU_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPU_MASK                                       0x1
#define PMIC_GPU_SHIFT                                      11
#define PMIC_GE4_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GE4_MASK                                       0x1
#define PMIC_GE4_SHIFT                                      12
#define PMIC_GE8_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GE8_MASK                                       0x1
#define PMIC_GE8_SHIFT                                      13
#define PMIC_GPI_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPI_MASK                                       0x1
#define PMIC_GPI_SHIFT                                      14
#define PMIC_LPSTA_RAW_ADDR                                 \
	MT6359_RTC_CON
#define PMIC_LPSTA_RAW_MASK                                 0x1
#define PMIC_LPSTA_RAW_SHIFT                                15
#define PMIC_DAT0_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT0_LOCK_MASK                                 0x1
#define PMIC_DAT0_LOCK_SHIFT                                0
#define PMIC_DAT1_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT1_LOCK_MASK                                 0x1
#define PMIC_DAT1_LOCK_SHIFT                                1
#define PMIC_DAT2_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT2_LOCK_MASK                                 0x1
#define PMIC_DAT2_LOCK_SHIFT                                2
#define PMIC_RTC_INT_CNT_ADDR                               \
	MT6359_RTC_INT_CNT
#define PMIC_RTC_INT_CNT_MASK                               0x7FFF
#define PMIC_RTC_INT_CNT_SHIFT                              0
#define PMIC_RTC_SEC_DAT0_ADDR                              \
	MT6359_RTC_SEC_DAT0
#define PMIC_RTC_SEC_DAT0_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT0_SHIFT                             0
#define PMIC_RTC_SEC_DAT1_ADDR                              \
	MT6359_RTC_SEC_DAT1
#define PMIC_RTC_SEC_DAT1_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT1_SHIFT                             0
#define PMIC_RTC_SEC_DAT2_ADDR                              \
	MT6359_RTC_SEC_DAT2
#define PMIC_RTC_SEC_DAT2_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT2_SHIFT                             0
#define PMIC_RTC_SEC_ANA_ID_ADDR                            \
	MT6359_RTC_SEC_DSN_ID
#define PMIC_RTC_SEC_ANA_ID_MASK                            0xFF
#define PMIC_RTC_SEC_ANA_ID_SHIFT                           0
#define PMIC_RTC_SEC_DIG_ID_ADDR                            \
	MT6359_RTC_SEC_DSN_ID
#define PMIC_RTC_SEC_DIG_ID_MASK                            0xFF
#define PMIC_RTC_SEC_DIG_ID_SHIFT                           8
#define PMIC_RTC_SEC_ANA_MINOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_ANA_MINOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_ANA_MINOR_REV_SHIFT                    0
#define PMIC_RTC_SEC_ANA_MAJOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_RTC_SEC_DIG_MINOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_DIG_MINOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_DIG_MINOR_REV_SHIFT                    8
#define PMIC_RTC_SEC_DIG_MAJOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_RTC_SEC_DSN_CBS_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_CBS_MASK                           0x3
#define PMIC_RTC_SEC_DSN_CBS_SHIFT                          0
#define PMIC_RTC_SEC_DSN_BIX_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_BIX_MASK                           0x3
#define PMIC_RTC_SEC_DSN_BIX_SHIFT                          2
#define PMIC_RTC_SEC_DSN_ESP_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_ESP_MASK                           0xFF
#define PMIC_RTC_SEC_DSN_ESP_SHIFT                          8
#define PMIC_RTC_SEC_DSN_FPI_ADDR                           \
	MT6359_RTC_SEC_DXI
#define PMIC_RTC_SEC_DSN_FPI_MASK                           0xFF
#define PMIC_RTC_SEC_DSN_FPI_SHIFT                          0
#define PMIC_TC_SECOND_SEC_ADDR                             \
	MT6359_RTC_TC_SEC_SEC
#define PMIC_TC_SECOND_SEC_MASK                             0x3F
#define PMIC_TC_SECOND_SEC_SHIFT                            0
#define PMIC_TC_MINUTE_SEC_ADDR                             \
	MT6359_RTC_TC_MIN_SEC
#define PMIC_TC_MINUTE_SEC_MASK                             0x3F
#define PMIC_TC_MINUTE_SEC_SHIFT                            0
#define PMIC_TC_HOUR_SEC_ADDR                               \
	MT6359_RTC_TC_HOU_SEC
#define PMIC_TC_HOUR_SEC_MASK                               0x1F
#define PMIC_TC_HOUR_SEC_SHIFT                              0
#define PMIC_TC_DOM_SEC_ADDR                                \
	MT6359_RTC_TC_DOM_SEC
#define PMIC_TC_DOM_SEC_MASK                                0x1F
#define PMIC_TC_DOM_SEC_SHIFT                               0
#define PMIC_TC_DOW_SEC_ADDR                                \
	MT6359_RTC_TC_DOW_SEC
#define PMIC_TC_DOW_SEC_MASK                                0x7
#define PMIC_TC_DOW_SEC_SHIFT                               0
#define PMIC_TC_MONTH_SEC_ADDR                              \
	MT6359_RTC_TC_MTH_SEC
#define PMIC_TC_MONTH_SEC_MASK                              0xF
#define PMIC_TC_MONTH_SEC_SHIFT                             0
#define PMIC_TC_YEAR_SEC_ADDR                               \
	MT6359_RTC_TC_YEA_SEC
#define PMIC_TC_YEAR_SEC_MASK                               0x7F
#define PMIC_TC_YEAR_SEC_SHIFT                              0
#define PMIC_RTC_SEC_CK_PDN_ADDR                            \
	MT6359_RTC_SEC_CK_PDN
#define PMIC_RTC_SEC_CK_PDN_MASK                            0x1
#define PMIC_RTC_SEC_CK_PDN_SHIFT                           0
#define PMIC_RTC_SEC_WRTGR_ADDR                             \
	MT6359_RTC_SEC_WRTGR
#define PMIC_RTC_SEC_WRTGR_MASK                             0x1
#define PMIC_RTC_SEC_WRTGR_SHIFT                            0
#define PMIC_DCXO_ANA_ID_ADDR                               \
	MT6359_DCXO_DSN_ID
#define PMIC_DCXO_ANA_ID_MASK                               0xFF
#define PMIC_DCXO_ANA_ID_SHIFT                              0
#define PMIC_DCXO_DIG_ID_ADDR                               \
	MT6359_DCXO_DSN_ID
#define PMIC_DCXO_DIG_ID_MASK                               0xFF
#define PMIC_DCXO_DIG_ID_SHIFT                              8
#define PMIC_DCXO_ANA_MINOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_ANA_MINOR_REV_MASK                        0xF
#define PMIC_DCXO_ANA_MINOR_REV_SHIFT                       0
#define PMIC_DCXO_ANA_MAJOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_DCXO_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_DCXO_DIG_MINOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_DIG_MINOR_REV_MASK                        0xF
#define PMIC_DCXO_DIG_MINOR_REV_SHIFT                       8
#define PMIC_DCXO_DIG_MAJOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_DCXO_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_DCXO_DSN_CBS_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_CBS_MASK                              0x3
#define PMIC_DCXO_DSN_CBS_SHIFT                             0
#define PMIC_DCXO_DSN_BIX_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_BIX_MASK                              0x3
#define PMIC_DCXO_DSN_BIX_SHIFT                             2
#define PMIC_DCXO_DSN_ESP_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_ESP_MASK                              0xFF
#define PMIC_DCXO_DSN_ESP_SHIFT                             8
#define PMIC_DCXO_DSN_FPI_ADDR                              \
	MT6359_DCXO_DSN_DXI
#define PMIC_DCXO_DSN_FPI_MASK                              0xFF
#define PMIC_DCXO_DSN_FPI_SHIFT                             0
#define PMIC_XO_EXTBUF1_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF1_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF1_MODE_SHIFT                          0
#define PMIC_XO_EXTBUF1_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF1_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF1_EN_M_SHIFT                          2
#define PMIC_XO_EXTBUF2_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF2_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF2_MODE_SHIFT                          3
#define PMIC_XO_EXTBUF2_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF2_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF2_EN_M_SHIFT                          5
#define PMIC_XO_EXTBUF3_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF3_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF3_MODE_SHIFT                          6
#define PMIC_XO_EXTBUF3_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF3_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF3_EN_M_SHIFT                          8
#define PMIC_XO_EXTBUF4_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF4_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF4_MODE_SHIFT                          9
#define PMIC_XO_EXTBUF4_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF4_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF4_EN_M_SHIFT                          11
#define PMIC_XO_BB_LPM_EN_M_ADDR                            \
	MT6359_DCXO_CW00
#define PMIC_XO_BB_LPM_EN_M_MASK                            0x1
#define PMIC_XO_BB_LPM_EN_M_SHIFT                           12
#define PMIC_XO_ENBB_MAN_ADDR                               \
	MT6359_DCXO_CW00
#define PMIC_XO_ENBB_MAN_MASK                               0x1
#define PMIC_XO_ENBB_MAN_SHIFT                              13
#define PMIC_XO_ENBB_EN_M_ADDR                              \
	MT6359_DCXO_CW00
#define PMIC_XO_ENBB_EN_M_MASK                              0x1
#define PMIC_XO_ENBB_EN_M_SHIFT                             14
#define PMIC_XO_CLKSEL_MAN_ADDR                             \
	MT6359_DCXO_CW00
#define PMIC_XO_CLKSEL_MAN_MASK                             0x1
#define PMIC_XO_CLKSEL_MAN_SHIFT                            15
#define PMIC_DCXO_CW00_SET_ADDR                             \
	MT6359_DCXO_CW00_SET
#define PMIC_DCXO_CW00_SET_MASK                             0xFFFF
#define PMIC_DCXO_CW00_SET_SHIFT                            0
#define PMIC_DCXO_CW00_CLR_ADDR                             \
	MT6359_DCXO_CW00_CLR
#define PMIC_DCXO_CW00_CLR_MASK                             0xFFFF
#define PMIC_DCXO_CW00_CLR_SHIFT                            0
#define PMIC_XO_CLKSEL_EN_M_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_CLKSEL_EN_M_MASK                            0x1
#define PMIC_XO_CLKSEL_EN_M_SHIFT                           0
#define PMIC_XO_EXTBUF1_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF1_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF1_CKG_MAN_SHIFT                       1
#define PMIC_XO_EXTBUF1_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF1_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF1_CKG_EN_M_SHIFT                      2
#define PMIC_XO_EXTBUF2_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF2_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF2_CKG_MAN_SHIFT                       3
#define PMIC_XO_EXTBUF2_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF2_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF2_CKG_EN_M_SHIFT                      4
#define PMIC_XO_EXTBUF3_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF3_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF3_CKG_MAN_SHIFT                       5
#define PMIC_XO_EXTBUF3_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF3_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF3_CKG_EN_M_SHIFT                      6
#define PMIC_XO_EXTBUF4_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF4_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF4_CKG_MAN_SHIFT                       7
#define PMIC_XO_EXTBUF4_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF4_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF4_CKG_EN_M_SHIFT                      8
#define PMIC_XO_HV_PBUF_MAN_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUF_MAN_MASK                            0x1
#define PMIC_XO_HV_PBUF_MAN_SHIFT                           9
#define PMIC_XO_HV_PBUF_EN_SYNC_M_ADDR                      \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUF_EN_SYNC_M_MASK                      0x1
#define PMIC_XO_HV_PBUF_EN_SYNC_M_SHIFT                     10
#define PMIC_XO_HV_PBUFBIAS_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUFBIAS_EN_M_MASK                       0x1
#define PMIC_XO_HV_PBUFBIAS_EN_M_SHIFT                      11
#define PMIC_XO_LV_PBUF_MAN_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUF_MAN_MASK                            0x1
#define PMIC_XO_LV_PBUF_MAN_SHIFT                           12
#define PMIC_XO_LV_PBUFBIAS_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUFBIAS_EN_M_MASK                       0x1
#define PMIC_XO_LV_PBUFBIAS_EN_M_SHIFT                      13
#define PMIC_XO_LV_PBUF_EN_M_ADDR                           \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUF_EN_M_MASK                           0x1
#define PMIC_XO_LV_PBUF_EN_M_SHIFT                          14
#define PMIC_XO_BBLPM_CKSEL_M_ADDR                          \
	MT6359_DCXO_CW01
#define PMIC_XO_BBLPM_CKSEL_M_MASK                          0x1
#define PMIC_XO_BBLPM_CKSEL_M_SHIFT                         15
#define PMIC_XO_EN32K_MAN_ADDR                              \
	MT6359_DCXO_CW02
#define PMIC_XO_EN32K_MAN_MASK                              0x1
#define PMIC_XO_EN32K_MAN_SHIFT                             0
#define PMIC_XO_EN32K_M_ADDR                                \
	MT6359_DCXO_CW02
#define PMIC_XO_EN32K_M_MASK                                0x1
#define PMIC_XO_EN32K_M_SHIFT                               1
#define PMIC_RG_XO_CBANK_POL_ADDR                           \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_CBANK_POL_MASK                           0x1
#define PMIC_RG_XO_CBANK_POL_SHIFT                          2
#define PMIC_XO_XMODE_M_ADDR                                \
	MT6359_DCXO_CW02
#define PMIC_XO_XMODE_M_MASK                                0x1
#define PMIC_XO_XMODE_M_SHIFT                               3
#define PMIC_XO_STRUP_MODE_ADDR                             \
	MT6359_DCXO_CW02
#define PMIC_XO_STRUP_MODE_MASK                             0x1
#define PMIC_XO_STRUP_MODE_SHIFT                            4
#define PMIC_RG_XO_PCTAT_CCOMP_ADDR                         \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_PCTAT_CCOMP_MASK                         0x3
#define PMIC_RG_XO_PCTAT_CCOMP_SHIFT                        5
#define PMIC_RG_XO_VTEST_SEL_MUX_ADDR                       \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_VTEST_SEL_MUX_MASK                       0x1F
#define PMIC_RG_XO_VTEST_SEL_MUX_SHIFT                      7
#define PMIC_XO_SWRST_ADDR                                  \
	MT6359_DCXO_CW02
#define PMIC_XO_SWRST_MASK                                  0x1
#define PMIC_XO_SWRST_SHIFT                                 12
#define PMIC_XO_CBANK_SYNC_DYN_ADDR                         \
	MT6359_DCXO_CW02
#define PMIC_XO_CBANK_SYNC_DYN_MASK                         0x1
#define PMIC_XO_CBANK_SYNC_DYN_SHIFT                        13
#define PMIC_XO_PCTAT_EN_MAN_ADDR                           \
	MT6359_DCXO_CW02
#define PMIC_XO_PCTAT_EN_MAN_MASK                           0x1
#define PMIC_XO_PCTAT_EN_MAN_SHIFT                          14
#define PMIC_XO_PCTAT_EN_M_ADDR                             \
	MT6359_DCXO_CW02
#define PMIC_XO_PCTAT_EN_M_MASK                             0x1
#define PMIC_XO_PCTAT_EN_M_SHIFT                            15
#define PMIC_XO_PMU_CKEN_M_ADDR                             \
	MT6359_DCXO_CW03
#define PMIC_XO_PMU_CKEN_M_MASK                             0x1
#define PMIC_XO_PMU_CKEN_M_SHIFT                            0
#define PMIC_XO_PMU_CKEN_MAN_ADDR                           \
	MT6359_DCXO_CW03
#define PMIC_XO_PMU_CKEN_MAN_MASK                           0x1
#define PMIC_XO_PMU_CKEN_MAN_SHIFT                          1
#define PMIC_XO_EXTBUF6_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF6_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF6_CKG_MAN_SHIFT                       2
#define PMIC_XO_EXTBUF6_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF6_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF6_CKG_EN_M_SHIFT                      3
#define PMIC_XO_EXTBUF7_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF7_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF7_CKG_MAN_SHIFT                       4
#define PMIC_XO_EXTBUF7_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF7_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF7_CKG_EN_M_SHIFT                      5
#define PMIC_RG_XO_CORE_LPM_ISEL_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_RG_XO_CORE_LPM_ISEL_MASK                       0x1F
#define PMIC_RG_XO_CORE_LPM_ISEL_SHIFT                      6
#define PMIC_XO_FPM_ISEL_M_ADDR                             \
	MT6359_DCXO_CW03
#define PMIC_XO_FPM_ISEL_M_MASK                             0x1F
#define PMIC_XO_FPM_ISEL_M_SHIFT                            11
#define PMIC_XO_CDAC_FPM_ADDR                               \
	MT6359_DCXO_CW04
#define PMIC_XO_CDAC_FPM_MASK                               0xFF
#define PMIC_XO_CDAC_FPM_SHIFT                              0
#define PMIC_XO_CDAC_LPM_ADDR                               \
	MT6359_DCXO_CW04
#define PMIC_XO_CDAC_LPM_MASK                               0xFF
#define PMIC_XO_CDAC_LPM_SHIFT                              8
#define PMIC_XO_32KDIV_NFRAC_FPM_ADDR                       \
	MT6359_DCXO_CW05
#define PMIC_XO_32KDIV_NFRAC_FPM_MASK                       0x3FFF
#define PMIC_XO_32KDIV_NFRAC_FPM_SHIFT                      0
#define PMIC_XO_COFST_FPM_ADDR                              \
	MT6359_DCXO_CW05
#define PMIC_XO_COFST_FPM_MASK                              0x3
#define PMIC_XO_COFST_FPM_SHIFT                             14
#define PMIC_XO_32KDIV_NFRAC_LPM_ADDR                       \
	MT6359_DCXO_CW06
#define PMIC_XO_32KDIV_NFRAC_LPM_MASK                       0x3FFF
#define PMIC_XO_32KDIV_NFRAC_LPM_SHIFT                      0
#define PMIC_XO_COFST_LPM_ADDR                              \
	MT6359_DCXO_CW06
#define PMIC_XO_COFST_LPM_MASK                              0x3
#define PMIC_XO_COFST_LPM_SHIFT                             14
#define PMIC_XO_CORE_MAN_ADDR                               \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_MAN_MASK                               0x1
#define PMIC_XO_CORE_MAN_SHIFT                              0
#define PMIC_XO_CORE_EN_M_ADDR                              \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_EN_M_MASK                              0x1
#define PMIC_XO_CORE_EN_M_SHIFT                             1
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_ADDR                   \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_MASK                   0x1
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_SHIFT                  2
#define PMIC_RG_XO_PCTAT_IS_EN_ADDR                         \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_PCTAT_IS_EN_MASK                         0x1
#define PMIC_RG_XO_PCTAT_IS_EN_SHIFT                        3
#define PMIC_XO_STARTUP_EN_M_ADDR                           \
	MT6359_DCXO_CW07
#define PMIC_XO_STARTUP_EN_M_MASK                           0x1
#define PMIC_XO_STARTUP_EN_M_SHIFT                          4
#define PMIC_RG_XO_CMP_GSEL_ADDR                            \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CMP_GSEL_MASK                            0x3
#define PMIC_RG_XO_CMP_GSEL_SHIFT                           5
#define PMIC_XO_CORE_VBSEL_SYNC_M_ADDR                      \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_VBSEL_SYNC_M_MASK                      0x1
#define PMIC_XO_CORE_VBSEL_SYNC_M_SHIFT                     7
#define PMIC_XO_CORE_FPMBIAS_EN_M_ADDR                      \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_FPMBIAS_EN_M_MASK                      0x1
#define PMIC_XO_CORE_FPMBIAS_EN_M_SHIFT                     8
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_ADDR                    \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_MASK                    0x1
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_SHIFT                   9
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_ADDR                    \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_MASK                    0x1
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_SHIFT                   10
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_ADDR                   \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_MASK                   0x1
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_SHIFT                  11
#define PMIC_RG_XO_CORE_LPM_IDAC_ADDR                       \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CORE_LPM_IDAC_MASK                       0xF
#define PMIC_RG_XO_CORE_LPM_IDAC_SHIFT                      12
#define PMIC_XO_AAC_CMP_MAN_ADDR                            \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_CMP_MAN_MASK                            0x1
#define PMIC_XO_AAC_CMP_MAN_SHIFT                           0
#define PMIC_XO_AAC_EN_M_ADDR                               \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_EN_M_MASK                               0x1
#define PMIC_XO_AAC_EN_M_SHIFT                              1
#define PMIC_XO_PMIC_TOP_DIG_SW_ADDR                        \
	MT6359_DCXO_CW08
#define PMIC_XO_PMIC_TOP_DIG_SW_MASK                        0x1
#define PMIC_XO_PMIC_TOP_DIG_SW_SHIFT                       2
#define PMIC_XO_CMP_EN_M_ADDR                               \
	MT6359_DCXO_CW08
#define PMIC_XO_CMP_EN_M_MASK                               0x1
#define PMIC_XO_CMP_EN_M_SHIFT                              3
#define PMIC_XO_AAC_VSEL_M_ADDR                             \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_VSEL_M_MASK                             0xF
#define PMIC_XO_AAC_VSEL_M_SHIFT                            4
#define PMIC_RG_XO_AAC_X1EN_ADDR                            \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_AAC_X1EN_MASK                            0x1
#define PMIC_RG_XO_AAC_X1EN_SHIFT                           8
#define PMIC_RG_XO_LVBUF_CKSEL_ADDR                         \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_LVBUF_CKSEL_MASK                         0x1
#define PMIC_RG_XO_LVBUF_CKSEL_SHIFT                        9
#define PMIC_RG_XO_RFCK_EXTBUF_LP_ADDR                      \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_RFCK_EXTBUF_LP_MASK                      0x1
#define PMIC_RG_XO_RFCK_EXTBUF_LP_SHIFT                     10
#define PMIC_RG_XO_BBCK_EXTBUF_LP_ADDR                      \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_BBCK_EXTBUF_LP_MASK                      0x1
#define PMIC_RG_XO_BBCK_EXTBUF_LP_SHIFT                     11
#define PMIC_XO_AAC_FPM_TIME_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_FPM_TIME_MASK                           0x3
#define PMIC_XO_AAC_FPM_TIME_SHIFT                          12
#define PMIC_XO_AAC_ISEL_MAN_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_ISEL_MAN_MASK                           0x1
#define PMIC_XO_AAC_ISEL_MAN_SHIFT                          14
#define PMIC_XO_AAC_FPM_SWEN_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_FPM_SWEN_MASK                           0x1
#define PMIC_XO_AAC_FPM_SWEN_SHIFT                          15
#define PMIC_XO_32KDIV_SWRST_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_SWRST_MASK                           0x1
#define PMIC_XO_32KDIV_SWRST_SHIFT                          0
#define PMIC_XO_32KDIV_RATIO_MAN_ADDR                       \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_RATIO_MAN_MASK                       0x1
#define PMIC_XO_32KDIV_RATIO_MAN_SHIFT                      1
#define PMIC_XO_32KDIV_TEST_EN_ADDR                         \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_TEST_EN_MASK                         0x1
#define PMIC_XO_32KDIV_TEST_EN_SHIFT                        2
#define PMIC_XO_CTL_SYNC_BUF_MAN_ADDR                       \
	MT6359_DCXO_CW09
#define PMIC_XO_CTL_SYNC_BUF_MAN_MASK                       0x1
#define PMIC_XO_CTL_SYNC_BUF_MAN_SHIFT                      3
#define PMIC_XO_CTL_SYNC_BUF_EN_M_ADDR                      \
	MT6359_DCXO_CW09
#define PMIC_XO_CTL_SYNC_BUF_EN_M_MASK                      0x1
#define PMIC_XO_CTL_SYNC_BUF_EN_M_SHIFT                     4
#define PMIC_RG_XO_HV_PBUF_VSET_ADDR                        \
	MT6359_DCXO_CW09
#define PMIC_RG_XO_HV_PBUF_VSET_MASK                        0xF
#define PMIC_RG_XO_HV_PBUF_VSET_SHIFT                       5
#define PMIC_XO_EXTBUF6_MODE_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF6_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF6_MODE_SHIFT                          9
#define PMIC_XO_EXTBUF6_EN_M_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF6_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF6_EN_M_SHIFT                          11
#define PMIC_XO_EXTBUF7_MODE_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF7_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF7_MODE_SHIFT                          12
#define PMIC_XO_EXTBUF7_EN_M_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF7_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF7_EN_M_SHIFT                          14
#define PMIC_DCXO_CW09_SET_ADDR                             \
	MT6359_DCXO_CW09_SET
#define PMIC_DCXO_CW09_SET_MASK                             0xFFFF
#define PMIC_DCXO_CW09_SET_SHIFT                            0
#define PMIC_DCXO_CW09_CLR_ADDR                             \
	MT6359_DCXO_CW09_CLR
#define PMIC_DCXO_CW09_CLR_MASK                             0xFFFF
#define PMIC_DCXO_CW09_CLR_SHIFT                            0
#define PMIC_XO_MDB_TBO_EN_SEL_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_XO_MDB_TBO_EN_SEL_MASK                         0x1
#define PMIC_XO_MDB_TBO_EN_SEL_SHIFT                        0
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_ADDR                     \
	MT6359_DCXO_CW10
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_MASK                     0x1
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_SHIFT                    1
#define PMIC_XO_VIO18PG_BUFEN_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_XO_VIO18PG_BUFEN_MASK                          0x1
#define PMIC_XO_VIO18PG_BUFEN_SHIFT                         2
#define PMIC_XO_CAL_EN_MAN_ADDR                             \
	MT6359_DCXO_CW10
#define PMIC_XO_CAL_EN_MAN_MASK                             0x1
#define PMIC_XO_CAL_EN_MAN_SHIFT                            3
#define PMIC_XO_CAL_EN_M_ADDR                               \
	MT6359_DCXO_CW10
#define PMIC_XO_CAL_EN_M_MASK                               0x1
#define PMIC_XO_CAL_EN_M_SHIFT                              4
#define PMIC_RG_XO_CORE_OSCTD_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CORE_OSCTD_MASK                          0x3
#define PMIC_RG_XO_CORE_OSCTD_SHIFT                         5
#define PMIC_XO_THADC_EN_ADDR                               \
	MT6359_DCXO_CW10
#define PMIC_XO_THADC_EN_MASK                               0x1
#define PMIC_XO_THADC_EN_SHIFT                              7
#define PMIC_RG_XO_SYNC_CKPOL_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_SYNC_CKPOL_MASK                          0x1
#define PMIC_RG_XO_SYNC_CKPOL_SHIFT                         8
#define PMIC_RG_XO_CORE_FPM_IDAC_ADDR                       \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CORE_FPM_IDAC_MASK                       0x3
#define PMIC_RG_XO_CORE_FPM_IDAC_SHIFT                      9
#define PMIC_RG_XO_CTL_POL_ADDR                             \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CTL_POL_MASK                             0x1
#define PMIC_RG_XO_CTL_POL_SHIFT                            11
#define PMIC_RG_XO_CTL_SYNC_BYP_ADDR                        \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CTL_SYNC_BYP_MASK                        0x1
#define PMIC_RG_XO_CTL_SYNC_BYP_SHIFT                       12
#define PMIC_RG_XO_VXO22PG_MAN_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_VXO22PG_MAN_MASK                         0x1
#define PMIC_RG_XO_VXO22PG_MAN_SHIFT                        13
#define PMIC_RG_XO_HV_PBUF_BYP_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_HV_PBUF_BYP_MASK                         0x1
#define PMIC_RG_XO_HV_PBUF_BYP_SHIFT                        14
#define PMIC_RG_XO_HV_PBUF_ENCL_ADDR                        \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_HV_PBUF_ENCL_MASK                        0x1
#define PMIC_RG_XO_HV_PBUF_ENCL_SHIFT                       15
#define PMIC_RG_XO_CORE_VGBIAS_VSET_ADDR                    \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_CORE_VGBIAS_VSET_MASK                    0x7
#define PMIC_RG_XO_CORE_VGBIAS_VSET_SHIFT                   0
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_ADDR                 \
	MT6359_DCXO_CW11
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_MASK                 0x1
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_SHIFT                3
#define PMIC_RG_XO_HV_PBUF_ISET_ADDR                        \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_HV_PBUF_ISET_MASK                        0x3
#define PMIC_RG_XO_HV_PBUF_ISET_SHIFT                       4
#define PMIC_RG_XO_HEATER_SEL_ADDR                          \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_HEATER_SEL_MASK                          0x3
#define PMIC_RG_XO_HEATER_SEL_SHIFT                         6
#define PMIC_RG_XO_RESERVED6_ADDR                           \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_RESERVED6_MASK                           0x1
#define PMIC_RG_XO_RESERVED6_SHIFT                          8
#define PMIC_RG_XO_VOW_EN_ADDR                              \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_VOW_EN_MASK                              0x1
#define PMIC_RG_XO_VOW_EN_SHIFT                             9
#define PMIC_RG_XO_LV_PBUF_ISET_ADDR                        \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_LV_PBUF_ISET_MASK                        0x7
#define PMIC_RG_XO_LV_PBUF_ISET_SHIFT                       10
#define PMIC_RG_XO_LV_PBUF_FPMISET_ADDR                     \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_LV_PBUF_FPMISET_MASK                     0x7
#define PMIC_RG_XO_LV_PBUF_FPMISET_SHIFT                    13
#define PMIC_XO_BB_LPM_EN_SEL_ADDR                          \
	MT6359_DCXO_CW12
#define PMIC_XO_BB_LPM_EN_SEL_MASK                          0x1
#define PMIC_XO_BB_LPM_EN_SEL_SHIFT                         0
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_SHIFT                 1
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_SHIFT                 2
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_SHIFT                 3
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_SHIFT                 4
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_SHIFT                 5
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_SHIFT                 6
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_MASK                  0x1
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_SHIFT                 7
#define PMIC_RG_XO_BBLPM_FREQ_FPM_ADDR                      \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_BBLPM_FREQ_FPM_MASK                      0x1
#define PMIC_RG_XO_BBLPM_FREQ_FPM_SHIFT                     8
#define PMIC_RG_XO_EXTBUF2_INV_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_EXTBUF2_INV_MASK                         0x1
#define PMIC_RG_XO_EXTBUF2_INV_SHIFT                        9
#define PMIC_RG_XO_EXTBUF3_INV_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_EXTBUF3_INV_MASK                         0x1
#define PMIC_RG_XO_EXTBUF3_INV_SHIFT                        10
#define PMIC_XO_THADC_EN_MAN_ADDR                           \
	MT6359_DCXO_CW12
#define PMIC_XO_THADC_EN_MAN_MASK                           0x1
#define PMIC_XO_THADC_EN_MAN_SHIFT                          11
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_ADDR                     \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_MASK                     0x1
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_SHIFT                    12
#define PMIC_RG_XO_AUDIO_EN_ADDR                            \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_AUDIO_EN_MASK                            0x1
#define PMIC_RG_XO_AUDIO_EN_SHIFT                           13
#define PMIC_RG_XO_AUDIO_ATTEN_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_AUDIO_ATTEN_MASK                         0x3
#define PMIC_RG_XO_AUDIO_ATTEN_SHIFT                        14
#define PMIC_RG_XO_EXTBUF2_SRSEL_ADDR                       \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF2_SRSEL_MASK                       0x7
#define PMIC_RG_XO_EXTBUF2_SRSEL_SHIFT                      0
#define PMIC_RG_XO_DIG26M_DEGLITCH_ADDR                     \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_DIG26M_DEGLITCH_MASK                     0x1
#define PMIC_RG_XO_DIG26M_DEGLITCH_SHIFT                    3
#define PMIC_RG_XO_EXTBUF4_SRSEL_ADDR                       \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF4_SRSEL_MASK                       0x7
#define PMIC_RG_XO_EXTBUF4_SRSEL_SHIFT                      4
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_ADDR                  \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_MASK                  0x1
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_SHIFT                 7
#define PMIC_RG_XO_EXTBUF1_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF1_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF1_HD_SHIFT                         8
#define PMIC_RG_XO_EXTBUF3_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF3_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF3_HD_SHIFT                         10
#define PMIC_RG_XO_EXTBUF6_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF6_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF6_HD_SHIFT                         12
#define PMIC_RG_XO_EXTBUF7_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF7_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF7_HD_SHIFT                         14
#define PMIC_XO_STA_CTL_MAN_ADDR                            \
	MT6359_DCXO_CW14
#define PMIC_XO_STA_CTL_MAN_MASK                            0x1
#define PMIC_XO_STA_CTL_MAN_SHIFT                           0
#define PMIC_XO_STA_CTL_M_ADDR                              \
	MT6359_DCXO_CW14
#define PMIC_XO_STA_CTL_M_MASK                              0x7
#define PMIC_XO_STA_CTL_M_SHIFT                             1
#define PMIC_XO_VBBCK_EN_MAN_ADDR                           \
	MT6359_DCXO_CW14
#define PMIC_XO_VBBCK_EN_MAN_MASK                           0x1
#define PMIC_XO_VBBCK_EN_MAN_SHIFT                          4
#define PMIC_XO_VBBCK_EN_M_ADDR                             \
	MT6359_DCXO_CW14
#define PMIC_XO_VBBCK_EN_M_MASK                             0x1
#define PMIC_XO_VBBCK_EN_M_SHIFT                            5
#define PMIC_XO_VRFCK_EN_MAN_ADDR                           \
	MT6359_DCXO_CW14
#define PMIC_XO_VRFCK_EN_MAN_MASK                           0x1
#define PMIC_XO_VRFCK_EN_MAN_SHIFT                          6
#define PMIC_XO_VRFCK_EN_M_ADDR                             \
	MT6359_DCXO_CW14
#define PMIC_XO_VRFCK_EN_M_MASK                             0x1
#define PMIC_XO_VRFCK_EN_M_SHIFT                            7
#define PMIC_XO_RESERVED2_ADDR                              \
	MT6359_DCXO_CW14
#define PMIC_XO_RESERVED2_MASK                              0xFF
#define PMIC_XO_RESERVED2_SHIFT                             8
#define PMIC_RG_XO_RESERVED1_ADDR                           \
	MT6359_DCXO_CW15
#define PMIC_RG_XO_RESERVED1_MASK                           0xFF
#define PMIC_RG_XO_RESERVED1_SHIFT                          0
#define PMIC_RG_XO_RESERVED2_ADDR                           \
	MT6359_DCXO_CW15
#define PMIC_RG_XO_RESERVED2_MASK                           0xFF
#define PMIC_RG_XO_RESERVED2_SHIFT                          8
#define PMIC_XO_STATIC_AUXOUT_SEL_ADDR                      \
	MT6359_DCXO_CW16
#define PMIC_XO_STATIC_AUXOUT_SEL_MASK                      0x3F
#define PMIC_XO_STATIC_AUXOUT_SEL_SHIFT                     0
#define PMIC_XO_AUXOUT_SEL_ADDR                             \
	MT6359_DCXO_CW16
#define PMIC_XO_AUXOUT_SEL_MASK                             0x3FF
#define PMIC_XO_AUXOUT_SEL_SHIFT                            6
#define PMIC_XO_STATIC_AUXOUT_ADDR                          \
	MT6359_DCXO_CW17
#define PMIC_XO_STATIC_AUXOUT_MASK                          0xFFFF
#define PMIC_XO_STATIC_AUXOUT_SHIFT                         0
#define PMIC_RG_XO_PCTAT_BG_EN_ADDR                         \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_BG_EN_MASK                         0x1
#define PMIC_RG_XO_PCTAT_BG_EN_SHIFT                        0
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_MASK                     0x7
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_SHIFT                    1
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_MASK                     0x3
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_SHIFT                    4
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_MASK                     0x7
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_SHIFT                    6
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_MASK                     0x3
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_SHIFT                    9
#define PMIC_RG_XO_CBANK_SYNC_BYP_ADDR                      \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_CBANK_SYNC_BYP_MASK                      0x1
#define PMIC_RG_XO_CBANK_SYNC_BYP_SHIFT                     11
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_MASK                     0x1
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_SHIFT                    12
#define PMIC_RG_XO_PCTAT_VTEMP_ADDR                         \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_VTEMP_MASK                         0x7
#define PMIC_RG_XO_PCTAT_VTEMP_SHIFT                        13
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_ADDR                   \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_MASK                   0x1
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_SHIFT                  0
#define PMIC_RG_XO_EXTBUF1_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF1_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF1_RSEL_SHIFT                       1
#define PMIC_RG_XO_EXTBUF2_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF2_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF2_RSEL_SHIFT                       4
#define PMIC_RG_XO_EXTBUF3_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF3_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF3_RSEL_SHIFT                       7
#define PMIC_RG_XO_EXTBUF4_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF4_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF4_RSEL_SHIFT                       10
#define PMIC_RG_XO_EXTBUF7_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF7_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF7_RSEL_SHIFT                       13
#define PMIC_DCXO_ELR_LEN_ADDR                              \
	MT6359_DCXO_ELR_NUM
#define PMIC_DCXO_ELR_LEN_MASK                              0xFF
#define PMIC_DCXO_ELR_LEN_SHIFT                             0
#define PMIC_RG_XO_DIG26M_DIV2_ADDR                         \
	MT6359_DCXO_ELR0
#define PMIC_RG_XO_DIG26M_DIV2_MASK                         0x1
#define PMIC_RG_XO_DIG26M_DIV2_SHIFT                        0
#define PMIC_XO_PWRKEY_RSTB_SEL_ADDR                        \
	MT6359_DCXO_ELR0
#define PMIC_XO_PWRKEY_RSTB_SEL_MASK                        0x1
#define PMIC_XO_PWRKEY_RSTB_SEL_SHIFT                       1
#define PMIC_XO_ELR_RESERVED_ADDR                           \
	MT6359_DCXO_ELR0
#define PMIC_XO_ELR_RESERVED_MASK                           0x3F
#define PMIC_XO_ELR_RESERVED_SHIFT                          2
#define PMIC_PSC_TOP_ANA_ID_ADDR                            \
	MT6359_PSC_TOP_ID
#define PMIC_PSC_TOP_ANA_ID_MASK                            0xFF
#define PMIC_PSC_TOP_ANA_ID_SHIFT                           0
#define PMIC_PSC_TOP_DIG_ID_ADDR                            \
	MT6359_PSC_TOP_ID
#define PMIC_PSC_TOP_DIG_ID_MASK                            0xFF
#define PMIC_PSC_TOP_DIG_ID_SHIFT                           8
#define PMIC_PSC_TOP_ANA_MINOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_PSC_TOP_ANA_MAJOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_PSC_TOP_DIG_MINOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_DIG_MINOR_REV_SHIFT                    8
#define PMIC_PSC_TOP_DIG_MAJOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_PSC_TOP_CBS_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_CBS_MASK                               0x3
#define PMIC_PSC_TOP_CBS_SHIFT                              0
#define PMIC_PSC_TOP_BIX_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_BIX_MASK                               0x3
#define PMIC_PSC_TOP_BIX_SHIFT                              2
#define PMIC_PSC_TOP_ESP_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_ESP_MASK                               0xFF
#define PMIC_PSC_TOP_ESP_SHIFT                              8
#define PMIC_PSC_TOP_FPI_ADDR                               \
	MT6359_PSC_TOP_DXI
#define PMIC_PSC_TOP_FPI_MASK                               0xFF
#define PMIC_PSC_TOP_FPI_SHIFT                              0
#define PMIC_PSC_TOP_CLK_OFFSET_ADDR                        \
	MT6359_PSC_TPM0
#define PMIC_PSC_TOP_CLK_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_CLK_OFFSET_SHIFT                       0
#define PMIC_PSC_TOP_RST_OFFSET_ADDR                        \
	MT6359_PSC_TPM0
#define PMIC_PSC_TOP_RST_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_RST_OFFSET_SHIFT                       8
#define PMIC_PSC_TOP_INT_OFFSET_ADDR                        \
	MT6359_PSC_TPM1
#define PMIC_PSC_TOP_INT_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_INT_OFFSET_SHIFT                       0
#define PMIC_PSC_TOP_INT_LEN_ADDR                           \
	MT6359_PSC_TPM1
#define PMIC_PSC_TOP_INT_LEN_MASK                           0xFF
#define PMIC_PSC_TOP_INT_LEN_SHIFT                          8
#define PMIC_RG_CHRDET_32K_CK_PDN_ADDR                      \
	MT6359_PSC_TOP_CLKCTL_0
#define PMIC_RG_CHRDET_32K_CK_PDN_MASK                      0x1
#define PMIC_RG_CHRDET_32K_CK_PDN_SHIFT                     0
#define PMIC_RG_STRUP_LONG_PRESS_RST_ADDR                   \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_STRUP_LONG_PRESS_RST_MASK                   0x1
#define PMIC_RG_STRUP_LONG_PRESS_RST_SHIFT                  0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_ADDR                    \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_MASK                    0x1
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_SHIFT                   4
#define PMIC_BANK_STRUP_SWRST_ADDR                          \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_STRUP_SWRST_MASK                          0x1
#define PMIC_BANK_STRUP_SWRST_SHIFT                         8
#define PMIC_BANK_PSEQ_SWRST_ADDR                           \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_PSEQ_SWRST_MASK                           0x1
#define PMIC_BANK_PSEQ_SWRST_SHIFT                          9
#define PMIC_BANK_CHRDET_SWRST_ADDR                         \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_CHRDET_SWRST_MASK                         0x1
#define PMIC_BANK_CHRDET_SWRST_SHIFT                        12
#define PMIC_RG_CHRDET_RST_ADDR                             \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_CHRDET_RST_MASK                             0x1
#define PMIC_RG_CHRDET_RST_SHIFT                            13
#define PMIC_RG_INT_EN_PWRKEY_ADDR                          \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_MASK                          0x1
#define PMIC_RG_INT_EN_PWRKEY_SHIFT                         0
#define PMIC_RG_INT_EN_HOMEKEY_ADDR                         \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_MASK                         0x1
#define PMIC_RG_INT_EN_HOMEKEY_SHIFT                        1
#define PMIC_RG_INT_EN_PWRKEY_R_ADDR                        \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_R_MASK                        0x1
#define PMIC_RG_INT_EN_PWRKEY_R_SHIFT                       2
#define PMIC_RG_INT_EN_HOMEKEY_R_ADDR                       \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_R_MASK                       0x1
#define PMIC_RG_INT_EN_HOMEKEY_R_SHIFT                      3
#define PMIC_RG_INT_EN_NI_LBAT_INT_ADDR                     \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_NI_LBAT_INT_MASK                     0x1
#define PMIC_RG_INT_EN_NI_LBAT_INT_SHIFT                    4
#define PMIC_RG_INT_EN_CHRDET_EDGE_ADDR                     \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_CHRDET_EDGE_MASK                     0x1
#define PMIC_RG_INT_EN_CHRDET_EDGE_SHIFT                    5
#define PMIC_PSC_INT_CON0_SET_ADDR                          \
	MT6359_PSC_TOP_INT_CON0_SET
#define PMIC_PSC_INT_CON0_SET_MASK                          0xFFFF
#define PMIC_PSC_INT_CON0_SET_SHIFT                         0
#define PMIC_PSC_INT_CON0_CLR_ADDR                          \
	MT6359_PSC_TOP_INT_CON0_CLR
#define PMIC_PSC_INT_CON0_CLR_MASK                          0xFFFF
#define PMIC_PSC_INT_CON0_CLR_SHIFT                         0
#define PMIC_RG_INT_MASK_PWRKEY_ADDR                        \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_MASK                        0x1
#define PMIC_RG_INT_MASK_PWRKEY_SHIFT                       0
#define PMIC_RG_INT_MASK_HOMEKEY_ADDR                       \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_MASK                       0x1
#define PMIC_RG_INT_MASK_HOMEKEY_SHIFT                      1
#define PMIC_RG_INT_MASK_PWRKEY_R_ADDR                      \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_R_MASK                      0x1
#define PMIC_RG_INT_MASK_PWRKEY_R_SHIFT                     2
#define PMIC_RG_INT_MASK_HOMEKEY_R_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_R_MASK                     0x1
#define PMIC_RG_INT_MASK_HOMEKEY_R_SHIFT                    3
#define PMIC_RG_INT_MASK_NI_LBAT_INT_ADDR                   \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NI_LBAT_INT_MASK                   0x1
#define PMIC_RG_INT_MASK_NI_LBAT_INT_SHIFT                  4
#define PMIC_RG_INT_MASK_CHRDET_EDGE_ADDR                   \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_CHRDET_EDGE_MASK                   0x1
#define PMIC_RG_INT_MASK_CHRDET_EDGE_SHIFT                  5
#define PMIC_PSC_INT_MASK_CON0_SET_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0_SET
#define PMIC_PSC_INT_MASK_CON0_SET_MASK                     0xFFFF
#define PMIC_PSC_INT_MASK_CON0_SET_SHIFT                    0
#define PMIC_PSC_INT_MASK_CON0_CLR_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0_CLR
#define PMIC_PSC_INT_MASK_CON0_CLR_MASK                     0xFFFF
#define PMIC_PSC_INT_MASK_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_STATUS_PWRKEY_ADDR                      \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_MASK                      0x1
#define PMIC_RG_INT_STATUS_PWRKEY_SHIFT                     0
#define PMIC_RG_INT_STATUS_HOMEKEY_ADDR                     \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_MASK                     0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_SHIFT                    1
#define PMIC_RG_INT_STATUS_PWRKEY_R_ADDR                    \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_R_MASK                    0x1
#define PMIC_RG_INT_STATUS_PWRKEY_R_SHIFT                   2
#define PMIC_RG_INT_STATUS_HOMEKEY_R_ADDR                   \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_R_MASK                   0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_R_SHIFT                  3
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_ADDR                 \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_MASK                 0x1
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_SHIFT                4
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_ADDR                 \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_MASK                 0x1
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_SHIFT                5
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_ADDR                  \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_SHIFT                 0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_ADDR                 \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_SHIFT                1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_ADDR                \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_ADDR               \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_SHIFT              3
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_ADDR             \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_SHIFT            4
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_ADDR             \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_SHIFT            5
#define PMIC_RG_PSC_INT_POLARITY_ADDR                       \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PSC_INT_POLARITY_MASK                       0x1
#define PMIC_RG_PSC_INT_POLARITY_SHIFT                      0
#define PMIC_RG_HOMEKEY_INT_SEL_ADDR                        \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_HOMEKEY_INT_SEL_MASK                        0x1
#define PMIC_RG_HOMEKEY_INT_SEL_SHIFT                       1
#define PMIC_RG_PWRKEY_INT_SEL_ADDR                         \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PWRKEY_INT_SEL_MASK                         0x1
#define PMIC_RG_PWRKEY_INT_SEL_SHIFT                        2
#define PMIC_INT_MISC_CON_SET_ADDR                          \
	MT6359_PSC_TOP_INT_MISC_CON_SET
#define PMIC_INT_MISC_CON_SET_MASK                          0xFFFF
#define PMIC_INT_MISC_CON_SET_SHIFT                         0
#define PMIC_INT_MISC_CON_CLR_ADDR                          \
	MT6359_PSC_TOP_INT_MISC_CON_CLR
#define PMIC_INT_MISC_CON_CLR_MASK                          0xFFFF
#define PMIC_INT_MISC_CON_CLR_SHIFT                         0
#define PMIC_RG_PSC_MON_GRP_SEL_ADDR                        \
	MT6359_PSC_TOP_MON_CTL
#define PMIC_RG_PSC_MON_GRP_SEL_MASK                        0x7
#define PMIC_RG_PSC_MON_GRP_SEL_SHIFT                       0
#define PMIC_STRUP_ANA_ID_ADDR                              \
	MT6359_STRUP_ID
#define PMIC_STRUP_ANA_ID_MASK                              0xFF
#define PMIC_STRUP_ANA_ID_SHIFT                             0
#define PMIC_STRUP_DIG_ID_ADDR                              \
	MT6359_STRUP_ID
#define PMIC_STRUP_DIG_ID_MASK                              0xFF
#define PMIC_STRUP_DIG_ID_SHIFT                             8
#define PMIC_STRUP_ANA_MINOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_ANA_MINOR_REV_MASK                       0xF
#define PMIC_STRUP_ANA_MINOR_REV_SHIFT                      0
#define PMIC_STRUP_ANA_MAJOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_ANA_MAJOR_REV_MASK                       0xF
#define PMIC_STRUP_ANA_MAJOR_REV_SHIFT                      4
#define PMIC_STRUP_DIG_MINOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_DIG_MINOR_REV_MASK                       0xF
#define PMIC_STRUP_DIG_MINOR_REV_SHIFT                      8
#define PMIC_STRUP_DIG_MAJOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_DIG_MAJOR_REV_MASK                       0xF
#define PMIC_STRUP_DIG_MAJOR_REV_SHIFT                      12
#define PMIC_STRUP_CBS_ADDR                                 \
	MT6359_STRUP_DBI
#define PMIC_STRUP_CBS_MASK                                 0x3
#define PMIC_STRUP_CBS_SHIFT                                0
#define PMIC_STRUP_BIX_ADDR                                 \
	MT6359_STRUP_DBI
#define PMIC_STRUP_BIX_MASK                                 0x3
#define PMIC_STRUP_BIX_SHIFT                                2
#define PMIC_STRUP_DSN_ESP_ADDR                             \
	MT6359_STRUP_DBI
#define PMIC_STRUP_DSN_ESP_MASK                             0xFF
#define PMIC_STRUP_DSN_ESP_SHIFT                            8
#define PMIC_STRUP_DSN_FPI_ADDR                             \
	MT6359_STRUP_DSN_FPI
#define PMIC_STRUP_DSN_FPI_MASK                             0xFF
#define PMIC_STRUP_DSN_FPI_SHIFT                            0
#define PMIC_RG_TM_OUT_ADDR                                 \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_TM_OUT_MASK                                 0xF
#define PMIC_RG_TM_OUT_SHIFT                                0
#define PMIC_RG_THRDET_SEL_ADDR                             \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_THRDET_SEL_MASK                             0x1
#define PMIC_RG_THRDET_SEL_SHIFT                            8
#define PMIC_RG_STRUP_THR_SEL_ADDR                          \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_STRUP_THR_SEL_MASK                          0x3
#define PMIC_RG_STRUP_THR_SEL_SHIFT                         9
#define PMIC_RG_THR_TMODE_ADDR                              \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_THR_TMODE_MASK                              0x1
#define PMIC_RG_THR_TMODE_SHIFT                             11
#define PMIC_RG_VREF_BG_ADDR                                \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_VREF_BG_MASK                                0x7
#define PMIC_RG_VREF_BG_SHIFT                               12
#define PMIC_RGS_ANA_CHIP_ID_ADDR                           \
	MT6359_STRUP_ANA_CON1
#define PMIC_RGS_ANA_CHIP_ID_MASK                           0x7
#define PMIC_RGS_ANA_CHIP_ID_SHIFT                          0
#define PMIC_RG_PMU_RSV_ADDR                                \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_PMU_RSV_MASK                                0xF
#define PMIC_RG_PMU_RSV_SHIFT                               3
#define PMIC_RG_RST_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_RST_DRVSEL_MASK                             0x1
#define PMIC_RG_RST_DRVSEL_SHIFT                            7
#define PMIC_RG_EN1_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_EN1_DRVSEL_MASK                             0x1
#define PMIC_RG_EN1_DRVSEL_SHIFT                            8
#define PMIC_RG_EN2_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_EN2_DRVSEL_MASK                             0x1
#define PMIC_RG_EN2_DRVSEL_SHIFT                            9
#define PMIC_RGS_VUSB_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VUSB_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VUSB_PG_STATUS_SHIFT                       0
#define PMIC_RGS_VAUX18_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VAUX18_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VAUX18_PG_STATUS_SHIFT                     1
#define PMIC_RGS_VAUD18_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VAUD18_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VAUD18_PG_STATUS_SHIFT                     2
#define PMIC_RGS_VXO22_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VXO22_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VXO22_PG_STATUS_SHIFT                      3
#define PMIC_RGS_VEMC_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VEMC_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VEMC_PG_STATUS_SHIFT                       4
#define PMIC_RGS_VIO18_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VIO18_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VIO18_PG_STATUS_SHIFT                      5
#define PMIC_RGS_VUFS_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VUFS_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VUFS_PG_STATUS_SHIFT                       6
#define PMIC_RGS_VSRAM_MD_PG_STATUS_ADDR                    \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_MD_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VSRAM_MD_PG_STATUS_SHIFT                   7
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_ADDR                \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_SHIFT               8
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_ADDR                 \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_SHIFT                9
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_ADDR                 \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_SHIFT                10
#define PMIC_RGS_VA12_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VA12_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VA12_PG_STATUS_SHIFT                       11
#define PMIC_RGS_VA09_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VA09_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VA09_PG_STATUS_SHIFT                       12
#define PMIC_RGS_VM18_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VM18_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VM18_PG_STATUS_SHIFT                       13
#define PMIC_RGS_VRFCK_1_PG_STATUS_ADDR                     \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VRFCK_1_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VRFCK_1_PG_STATUS_SHIFT                    14
#define PMIC_RGS_VRFCK_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VRFCK_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRFCK_PG_STATUS_SHIFT                      15
#define PMIC_RGS_VBBCK_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VBBCK_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VBBCK_PG_STATUS_SHIFT                      0
#define PMIC_RGS_VRF18_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VRF18_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRF18_PG_STATUS_SHIFT                      1
#define PMIC_RGS_VS1_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VS1_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VS1_PG_STATUS_SHIFT                        2
#define PMIC_RGS_VMODEM_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VMODEM_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VMODEM_PG_STATUS_SHIFT                     3
#define PMIC_RGS_VPROC1_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPROC1_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC1_PG_STATUS_SHIFT                     4
#define PMIC_RGS_VPROC2_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPROC2_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC2_PG_STATUS_SHIFT                     5
#define PMIC_RGS_VCORE_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VCORE_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VCORE_PG_STATUS_SHIFT                      6
#define PMIC_RGS_VPU_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPU_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VPU_PG_STATUS_SHIFT                        7
#define PMIC_RGS_VGPU11_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VGPU11_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU11_PG_STATUS_SHIFT                     8
#define PMIC_RGS_VGPU12_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VGPU12_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU12_PG_STATUS_SHIFT                     9
#define PMIC_RGS_VS2_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VS2_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VS2_PG_STATUS_SHIFT                        10
#define PMIC_RGS_VRF12_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VRF12_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRF12_PG_STATUS_SHIFT                      11
#define PMIC_STRUP_ELR_LEN_ADDR                             \
	MT6359_STRUP_ELR_NUM
#define PMIC_STRUP_ELR_LEN_MASK                             0xFF
#define PMIC_STRUP_ELR_LEN_SHIFT                            0
#define PMIC_RG_STRUP_IREF_TRIM_ADDR                        \
	MT6359_STRUP_ELR_0
#define PMIC_RG_STRUP_IREF_TRIM_MASK                        0x3F
#define PMIC_RG_STRUP_IREF_TRIM_SHIFT                       0
#define PMIC_RG_THR_LOC_SEL_ADDR                            \
	MT6359_STRUP_ELR_0
#define PMIC_RG_THR_LOC_SEL_MASK                            0xF
#define PMIC_RG_THR_LOC_SEL_SHIFT                           8
#define PMIC_PSEQ_ANA_ID_ADDR                               \
	MT6359_PSEQ_ID
#define PMIC_PSEQ_ANA_ID_MASK                               0xFF
#define PMIC_PSEQ_ANA_ID_SHIFT                              0
#define PMIC_PSEQ_DIG_ID_ADDR                               \
	MT6359_PSEQ_ID
#define PMIC_PSEQ_DIG_ID_MASK                               0xFF
#define PMIC_PSEQ_DIG_ID_SHIFT                              8
#define PMIC_PSEQ_ANA_MINOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_ANA_MINOR_REV_MASK                        0xF
#define PMIC_PSEQ_ANA_MINOR_REV_SHIFT                       0
#define PMIC_PSEQ_ANA_MAJOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_PSEQ_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_PSEQ_DIG_MINOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_DIG_MINOR_REV_MASK                        0xF
#define PMIC_PSEQ_DIG_MINOR_REV_SHIFT                       8
#define PMIC_PSEQ_DIG_MAJOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_PSEQ_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_PSEQ_CBS_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_CBS_MASK                                  0x3
#define PMIC_PSEQ_CBS_SHIFT                                 0
#define PMIC_PSEQ_BIX_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_BIX_MASK                                  0x3
#define PMIC_PSEQ_BIX_SHIFT                                 2
#define PMIC_PSEQ_ESP_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_ESP_MASK                                  0xFF
#define PMIC_PSEQ_ESP_SHIFT                                 8
#define PMIC_PSEQ_FPI_ADDR                                  \
	MT6359_PSEQ_DXI
#define PMIC_PSEQ_FPI_MASK                                  0xFF
#define PMIC_PSEQ_FPI_SHIFT                                 0
#define PMIC_RG_PWRHOLD_ADDR                                \
	MT6359_PPCCTL0
#define PMIC_RG_PWRHOLD_MASK                                0x1
#define PMIC_RG_PWRHOLD_SHIFT                               0
#define PMIC_RG_USBDL_MODE_ADDR                             \
	MT6359_PPCCTL0
#define PMIC_RG_USBDL_MODE_MASK                             0x1
#define PMIC_RG_USBDL_MODE_SHIFT                            4
#define PMIC_RG_WDTRST_ACT_ADDR                             \
	MT6359_PPCCTL0
#define PMIC_RG_WDTRST_ACT_MASK                             0x3
#define PMIC_RG_WDTRST_ACT_SHIFT                            5
#define PMIC_RG_CRST_ADDR                                   \
	MT6359_PPCCTL1
#define PMIC_RG_CRST_MASK                                   0x1
#define PMIC_RG_CRST_SHIFT                                  0
#define PMIC_RG_WRST_ADDR                                   \
	MT6359_PPCCTL1
#define PMIC_RG_WRST_MASK                                   0x1
#define PMIC_RG_WRST_SHIFT                                  1
#define PMIC_RG_CRST_INTV_ADDR                              \
	MT6359_PPCCTL1
#define PMIC_RG_CRST_INTV_MASK                              0x3
#define PMIC_RG_CRST_INTV_SHIFT                             8
#define PMIC_RG_WRST_INTV_ADDR                              \
	MT6359_PPCCTL1
#define PMIC_RG_WRST_INTV_MASK                              0x3
#define PMIC_RG_WRST_INTV_SHIFT                             10
#define PMIC_RG_WDTRST_EN_ADDR                              \
	MT6359_PPCCFG0
#define PMIC_RG_WDTRST_EN_MASK                              0x1
#define PMIC_RG_WDTRST_EN_SHIFT                             0
#define PMIC_RG_KEYPWR_VCORE_OPT_ADDR                       \
	MT6359_PPCCFG0
#define PMIC_RG_KEYPWR_VCORE_OPT_MASK                       0x1
#define PMIC_RG_KEYPWR_VCORE_OPT_SHIFT                      8
#define PMIC_RG_KEYPWR_VCORE_SEL_ADDR                       \
	MT6359_PPCCFG0
#define PMIC_RG_KEYPWR_VCORE_SEL_MASK                       0x1
#define PMIC_RG_KEYPWR_VCORE_SEL_SHIFT                      9
#define PMIC_RG_RSV_SWREG_ADDR                              \
	MT6359_STRUP_CON9
#define PMIC_RG_RSV_SWREG_MASK                              0xFFFF
#define PMIC_RG_RSV_SWREG_SHIFT                             0
#define PMIC_RG_STRUP_THR_CLR_ADDR                          \
	MT6359_STRUP_CON11
#define PMIC_RG_STRUP_THR_CLR_MASK                          0x1
#define PMIC_RG_STRUP_THR_CLR_SHIFT                         0
#define PMIC_RG_UVLO_DEC_EN_ADDR                            \
	MT6359_STRUP_CON11
#define PMIC_RG_UVLO_DEC_EN_MASK                            0x1
#define PMIC_RG_UVLO_DEC_EN_SHIFT                           14
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_ADDR               \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_MASK               0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_SHIFT              0
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_ADDR                \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_MASK                0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_SHIFT               2
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_ADDR                \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_MASK                0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_SHIFT               4
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_ADDR          \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK          0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT         5
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_ADDR       \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_MASK       0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_SHIFT      6
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_ADDR         \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_MASK         0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_SHIFT        7
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_ADDR         \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_MASK         0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_SHIFT        8
#define PMIC_RG_SMART_RST_SDN_EN_ADDR                       \
	MT6359_STRUP_CON12
#define PMIC_RG_SMART_RST_SDN_EN_MASK                       0x1
#define PMIC_RG_SMART_RST_SDN_EN_SHIFT                      9
#define PMIC_RG_SMART_RST_MODE_ADDR                         \
	MT6359_STRUP_CON12
#define PMIC_RG_SMART_RST_MODE_MASK                         0x1
#define PMIC_RG_SMART_RST_MODE_SHIFT                        10
#define PMIC_RG_PWRRST_TMR_DIS_ADDR                         \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRRST_TMR_DIS_MASK                         0x1
#define PMIC_RG_PWRRST_TMR_DIS_SHIFT                        11
#define PMIC_RG_PWRKEY_KEY_MODE_ADDR                        \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_KEY_MODE_MASK                        0x1
#define PMIC_RG_PWRKEY_KEY_MODE_SHIFT                       12
#define PMIC_RG_PWRKEY_RST_EN_ADDR                          \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_RST_EN_MASK                          0x1
#define PMIC_RG_PWRKEY_RST_EN_SHIFT                         13
#define PMIC_RG_PWRKEY_RST_TD_ADDR                          \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_RST_TD_MASK                          0x3
#define PMIC_RG_PWRKEY_RST_TD_SHIFT                         14
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_ADDR               \
	MT6359_STRUP_CON13
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_MASK               0x1
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_SHIFT              0
#define PMIC_PUP_PKEY_RELEASE_ADDR                          \
	MT6359_PWRKEY_PRESS_STS
#define PMIC_PUP_PKEY_RELEASE_MASK                          0x1
#define PMIC_PUP_PKEY_RELEASE_SHIFT                         0
#define PMIC_PWRKEY_LONG_PRESS_COUNT_ADDR                   \
	MT6359_PWRKEY_PRESS_STS
#define PMIC_PWRKEY_LONG_PRESS_COUNT_MASK                   0x3FF
#define PMIC_PWRKEY_LONG_PRESS_COUNT_SHIFT                  5
#define PMIC_RG_POR_FLAG_ADDR                               \
	MT6359_PORFLAG
#define PMIC_RG_POR_FLAG_MASK                               0x1
#define PMIC_RG_POR_FLAG_SHIFT                              0
#define PMIC_USBDL_ADDR                                     \
	MT6359_STRUP_CON4
#define PMIC_USBDL_MASK                                     0x1
#define PMIC_USBDL_SHIFT                                    0
#define PMIC_JUST_SMART_RST_ADDR                            \
	MT6359_STRUP_CON4
#define PMIC_JUST_SMART_RST_MASK                            0x1
#define PMIC_JUST_SMART_RST_SHIFT                           1
#define PMIC_JUST_PWRKEY_RST_ADDR                           \
	MT6359_STRUP_CON4
#define PMIC_JUST_PWRKEY_RST_MASK                           0x1
#define PMIC_JUST_PWRKEY_RST_SHIFT                          2
#define PMIC_RG_CLR_JUST_SMART_RST_ADDR                     \
	MT6359_STRUP_CON4
#define PMIC_RG_CLR_JUST_SMART_RST_MASK                     0x1
#define PMIC_RG_CLR_JUST_SMART_RST_SHIFT                    3
#define PMIC_CLR_JUST_RST_ADDR                              \
	MT6359_STRUP_CON4
#define PMIC_CLR_JUST_RST_MASK                              0x1
#define PMIC_CLR_JUST_RST_SHIFT                             4
#define PMIC_RG_STRUP_THER_DEB_RTD_ADDR                     \
	MT6359_STRUP_CON1
#define PMIC_RG_STRUP_THER_DEB_RTD_MASK                     0x3
#define PMIC_RG_STRUP_THER_DEB_RTD_SHIFT                    0
#define PMIC_RG_STRUP_THER_DEB_FTD_ADDR                     \
	MT6359_STRUP_CON2
#define PMIC_RG_STRUP_THER_DEB_FTD_MASK                     0x3
#define PMIC_RG_STRUP_THER_DEB_FTD_SHIFT                    0
#define PMIC_RG_STRUP_EXT_PMIC_EN_ADDR                      \
	MT6359_STRUP_CON5
#define PMIC_RG_STRUP_EXT_PMIC_EN_MASK                      0x3
#define PMIC_RG_STRUP_EXT_PMIC_EN_SHIFT                     0
#define PMIC_RG_STRUP_EXT_PMIC_SEL_ADDR                     \
	MT6359_STRUP_CON5
#define PMIC_RG_STRUP_EXT_PMIC_SEL_MASK                     0x3
#define PMIC_RG_STRUP_EXT_PMIC_SEL_SHIFT                    4
#define PMIC_RGS_EXT_PMIC_PG_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_RGS_EXT_PMIC_PG_MASK                           0x1
#define PMIC_RGS_EXT_PMIC_PG_SHIFT                          6
#define PMIC_DA_EXT_PMIC_EN1_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN1_MASK                           0x1
#define PMIC_DA_EXT_PMIC_EN1_SHIFT                          8
#define PMIC_DA_EXT_PMIC_EN2_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN2_MASK                           0x1
#define PMIC_DA_EXT_PMIC_EN2_SHIFT                          9
#define PMIC_RG_EXT_PMIC_PG_DEBTD_ADDR                      \
	MT6359_STRUP_CON5
#define PMIC_RG_EXT_PMIC_PG_DEBTD_MASK                      0x1
#define PMIC_RG_EXT_PMIC_PG_DEBTD_SHIFT                     10
#define PMIC_RG_RTC_SPAR_DEB_EN_ADDR                        \
	MT6359_STRUP_CON19
#define PMIC_RG_RTC_SPAR_DEB_EN_MASK                        0x1
#define PMIC_RG_RTC_SPAR_DEB_EN_SHIFT                       8
#define PMIC_RG_RTC_ALARM_DEB_EN_ADDR                       \
	MT6359_STRUP_CON19
#define PMIC_RG_RTC_ALARM_DEB_EN_MASK                       0x1
#define PMIC_RG_RTC_ALARM_DEB_EN_SHIFT                      9
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_ADDR               \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_SHIFT              0
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_SHIFT                  1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_SHIFT                 2
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_SHIFT                  3
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_SHIFT                 4
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_SHIFT                 5
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_SHIFT                   6
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_SHIFT                  7
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_SHIFT                  8
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_SHIFT                   9
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_SHIFT                10
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_SHIFT                   11
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_SHIFT                12
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_SHIFT                13
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_SHIFT                 14
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_SHIFT                15
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_SHIFT                   4
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_SHIFT                 5
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_SHIFT                 6
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_SHIFT                  7
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_SHIFT                8
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_ADDR            \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_MASK            0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_SHIFT           9
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_SHIFT                10
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_ADDR            \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_MASK            0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_SHIFT           11
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_SHIFT                12
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_ADDR               \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_SHIFT              13
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_ADDR           \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_MASK           0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_SHIFT          14
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_SHIFT                  15
#define PMIC_RG_STRUP_VM18_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VM18_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VM18_PG_ENB_SHIFT                     0
#define PMIC_RG_STRUP_VIO18_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VIO18_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VIO18_PG_ENB_SHIFT                    1
#define PMIC_RG_STRUP_VUFS_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VUFS_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUFS_PG_ENB_SHIFT                     2
#define PMIC_RG_STRUP_VBBCK_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VBBCK_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VBBCK_PG_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VRFCK_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VRFCK_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRFCK_PG_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VS1_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VS1_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS1_PG_ENB_SHIFT                      5
#define PMIC_RG_STRUP_VA12_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VA12_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA12_PG_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VA09_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VA09_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA09_PG_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VS2_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VS2_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS2_PG_ENB_SHIFT                      8
#define PMIC_RG_STRUP_VMODEM_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VMODEM_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VMODEM_PG_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VPU_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VPU_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VPU_PG_ENB_SHIFT                      10
#define PMIC_RG_STRUP_VGPU12_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VGPU12_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU12_PG_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VGPU11_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VGPU11_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU11_PG_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VCORE_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VCORE_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VCORE_PG_ENB_SHIFT                    13
#define PMIC_RG_STRUP_VAUX18_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VAUX18_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUX18_PG_ENB_SHIFT                   14
#define PMIC_RG_STRUP_VXO22_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VXO22_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VXO22_PG_ENB_SHIFT                    15
#define PMIC_RG_STRUP_RSV_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_RSV_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_RSV_PG_ENB_SHIFT                      3
#define PMIC_RG_STRUP_VRF12_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VRF12_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF12_PG_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VRF18_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VRF18_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF18_PG_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VUSB_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VUSB_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUSB_PG_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VAUD18_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VAUD18_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUD18_PG_ENB_SHIFT                   7
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_ADDR               \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_SHIFT              8
#define PMIC_RG_STRUP_VPROC1_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VPROC1_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC1_PG_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_ADDR               \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_SHIFT              10
#define PMIC_RG_STRUP_VPROC2_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VPROC2_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC2_PG_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_ADDR                  \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_SHIFT                 12
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_ADDR              \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_SHIFT             13
#define PMIC_RG_STRUP_VEMC_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VEMC_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VEMC_PG_ENB_SHIFT                     14
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_ADDR              \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_MASK              0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_SHIFT             15
#define PMIC_RG_STRUP_VM18_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VM18_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VM18_OC_ENB_SHIFT                     0
#define PMIC_RG_STRUP_VIO18_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VIO18_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VIO18_OC_ENB_SHIFT                    1
#define PMIC_RG_STRUP_VUFS_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VUFS_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUFS_OC_ENB_SHIFT                     2
#define PMIC_RG_STRUP_VBBCK_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VBBCK_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VBBCK_OC_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VRFCK_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VRFCK_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRFCK_OC_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VS1_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VS1_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS1_OC_ENB_SHIFT                      5
#define PMIC_RG_STRUP_VA12_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VA12_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA12_OC_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VA09_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VA09_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA09_OC_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VS2_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VS2_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS2_OC_ENB_SHIFT                      8
#define PMIC_RG_STRUP_VMODEM_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VMODEM_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VMODEM_OC_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VPU_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VPU_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VPU_OC_ENB_SHIFT                      10
#define PMIC_RG_STRUP_VGPU12_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VGPU12_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU12_OC_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VGPU11_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VGPU11_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU11_OC_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VCORE_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VCORE_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VCORE_OC_ENB_SHIFT                    13
#define PMIC_RG_STRUP_VAUX18_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VAUX18_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUX18_OC_ENB_SHIFT                   14
#define PMIC_RG_STRUP_VXO22_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VXO22_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VXO22_OC_ENB_SHIFT                    15
#define PMIC_RG_STRUP_RSV_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_RSV_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_RSV_OC_ENB_SHIFT                      4
#define PMIC_RG_STRUP_VRF12_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VRF12_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF12_OC_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VRF18_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VRF18_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF18_OC_ENB_SHIFT                    6
#define PMIC_RG_STRUP_VUSB_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VUSB_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUSB_OC_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VAUD18_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VAUD18_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUD18_OC_ENB_SHIFT                   8
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_ADDR               \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_SHIFT              9
#define PMIC_RG_STRUP_VPROC1_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VPROC1_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC1_OC_ENB_SHIFT                   10
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_ADDR               \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_SHIFT              11
#define PMIC_RG_STRUP_VPROC2_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VPROC2_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC2_OC_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_ADDR                  \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_SHIFT                 13
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_ADDR              \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_SHIFT             14
#define PMIC_RG_STRUP_VEMC_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VEMC_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VEMC_OC_ENB_SHIFT                     15
#define PMIC_RG_PSEQ_FORCE_ON_ADDR                          \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ON_MASK                          0x1
#define PMIC_RG_PSEQ_FORCE_ON_SHIFT                         0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_ADDR                     \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_MASK                     0x1
#define PMIC_RG_PSEQ_FORCE_TEST_EN_SHIFT                    1
#define PMIC_RG_PSEQ_BYPASS_DEB_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_DEB_MASK                        0x1
#define PMIC_RG_PSEQ_BYPASS_DEB_SHIFT                       4
#define PMIC_RG_PSEQ_BYPASS_SEQ_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_SEQ_MASK                        0x1
#define PMIC_RG_PSEQ_BYPASS_SEQ_SHIFT                       5
#define PMIC_RG_PSEQ_LPBWDT_ACC_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_LPBWDT_ACC_MASK                        0x1
#define PMIC_RG_PSEQ_LPBWDT_ACC_SHIFT                       6
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_ADDR                    \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_MASK                    0x1
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_SHIFT                   8
#define PMIC_RG_PSEQ_PG_CK_SEL_ADDR                         \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_PG_CK_SEL_MASK                         0x1
#define PMIC_RG_PSEQ_PG_CK_SEL_SHIFT                        0
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_ADDR                    \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_MASK                    0x1
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_SHIFT                   4
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_ADDR                    \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_MASK                    0x1
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_SHIFT                   5
#define PMIC_RG_THM_SHDN_EN_ADDR                            \
	MT6359_PPCCTL2
#define PMIC_RG_THM_SHDN_EN_MASK                            0x1
#define PMIC_RG_THM_SHDN_EN_SHIFT                           8
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_ADDR                    \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_MASK                    0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SHIFT                   0
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_ADDR             \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_MASK             0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_SHIFT            1
#define PMIC_RG_OVLO_RDB_TD_ADDR                            \
	MT6359_STRUP_CON10
#define PMIC_RG_OVLO_RDB_TD_MASK                            0x1
#define PMIC_RG_OVLO_RDB_TD_SHIFT                           4
#define PMIC_RG_OVLO_RDB_EN_ADDR                            \
	MT6359_STRUP_CON10
#define PMIC_RG_OVLO_RDB_EN_MASK                            0x1
#define PMIC_RG_OVLO_RDB_EN_SHIFT                           5
#define PMIC_RG_THR_TEST_ADDR                               \
	MT6359_STRUP_CON10
#define PMIC_RG_THR_TEST_MASK                               0x3
#define PMIC_RG_THR_TEST_SHIFT                              12
#define PMIC_RG_STRUP_ENVTEM_ADDR                           \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_MASK                           0x1
#define PMIC_RG_STRUP_ENVTEM_SHIFT                          14
#define PMIC_RG_STRUP_ENVTEM_CTRL_ADDR                      \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_CTRL_MASK                      0x1
#define PMIC_RG_STRUP_ENVTEM_CTRL_SHIFT                     15
#define PMIC_DDUVLO_DEB_EN_ADDR                             \
	MT6359_STRUP_CON3
#define PMIC_DDUVLO_DEB_EN_MASK                             0x1
#define PMIC_DDUVLO_DEB_EN_SHIFT                            4
#define PMIC_RG_STRUP_FT_CTRL_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_FT_CTRL_MASK                          0x3
#define PMIC_RG_STRUP_FT_CTRL_SHIFT                         5
#define PMIC_RG_BIASGEN_FORCE_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_FORCE_MASK                          0x1
#define PMIC_RG_BIASGEN_FORCE_SHIFT                         8
#define PMIC_RG_STRUP_PWRON_ADDR                            \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_MASK                            0x1
#define PMIC_RG_STRUP_PWRON_SHIFT                           9
#define PMIC_RG_STRUP_PWRON_SEL_ADDR                        \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_SEL_MASK                        0x1
#define PMIC_RG_STRUP_PWRON_SEL_SHIFT                       10
#define PMIC_RG_BIASGEN_ADDR                                \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_MASK                                0x1
#define PMIC_RG_BIASGEN_SHIFT                               11
#define PMIC_RG_BIASGEN_SEL_ADDR                            \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_SEL_MASK                            0x1
#define PMIC_RG_BIASGEN_SEL_SHIFT                           12
#define PMIC_RG_DCXO_PMU_CKEN_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_MASK                          0x1
#define PMIC_RG_DCXO_PMU_CKEN_SHIFT                         13
#define PMIC_RG_DCXO_PMU_CKEN_SEL_ADDR                      \
	MT6359_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_SEL_MASK                      0x1
#define PMIC_RG_DCXO_PMU_CKEN_SEL_SHIFT                     14
#define PMIC_STRUP_DIG_IO_PG_FORCE_ADDR                     \
	MT6359_STRUP_CON3
#define PMIC_STRUP_DIG_IO_PG_FORCE_MASK                     0x1
#define PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT                    15
#define PMIC_RG_ATST_PG_CHK_ADDR                            \
	MT6359_STRUP_CON6
#define PMIC_RG_ATST_PG_CHK_MASK                            0x1
#define PMIC_RG_ATST_PG_CHK_SHIFT                           0
#define PMIC_RG_STRUP_PG_DEB_MODE_ADDR                      \
	MT6359_STRUP_CON6
#define PMIC_RG_STRUP_PG_DEB_MODE_MASK                      0x1
#define PMIC_RG_STRUP_PG_DEB_MODE_SHIFT                     1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_ADDR                      \
	MT6359_STRUP_CON6
#define PMIC_RG_OVLO_FCMPL_SW_SEL_MASK                      0x1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_SHIFT                     2
#define PMIC_RG_OVLO_FCMPL_SW_ADDR                          \
	MT6359_STRUP_CON6
#define PMIC_RG_OVLO_FCMPL_SW_MASK                          0x1
#define PMIC_RG_OVLO_FCMPL_SW_SHIFT                         3
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_ADDR                   \
	MT6359_STRUP_CON6
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_MASK                   0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_SHIFT                  4
#define PMIC_RG_UVLO_VSYS_VTH_SW_ADDR                       \
	MT6359_STRUP_CON6
#define PMIC_RG_UVLO_VSYS_VTH_SW_MASK                       0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SHIFT                      5
#define PMIC_RG_CPS_W_KEY_ADDR                              \
	MT6359_CPSWKEY
#define PMIC_RG_CPS_W_KEY_MASK                              0xFFFF
#define PMIC_RG_CPS_W_KEY_SHIFT                             0
#define PMIC_RG_SLOT_INTV_DOWN_ADDR                         \
	MT6359_CPSCFG0
#define PMIC_RG_SLOT_INTV_DOWN_MASK                         0x3
#define PMIC_RG_SLOT_INTV_DOWN_SHIFT                        0
#define PMIC_RG_DSEQ_LEN_ADDR                               \
	MT6359_CPSCFG0
#define PMIC_RG_DSEQ_LEN_MASK                               0x1F
#define PMIC_RG_DSEQ_LEN_SHIFT                              8
#define PMIC_RG_VXO22_DSA_ADDR                              \
	MT6359_CPSDSA0
#define PMIC_RG_VXO22_DSA_MASK                              0x1F
#define PMIC_RG_VXO22_DSA_SHIFT                             0
#define PMIC_RG_VAUX18_DSA_ADDR                             \
	MT6359_CPSDSA0
#define PMIC_RG_VAUX18_DSA_MASK                             0x1F
#define PMIC_RG_VAUX18_DSA_SHIFT                            5
#define PMIC_RG_VCORE_DSA_ADDR                              \
	MT6359_CPSDSA0
#define PMIC_RG_VCORE_DSA_MASK                              0x1F
#define PMIC_RG_VCORE_DSA_SHIFT                             10
#define PMIC_RG_VGPU11_DSA_ADDR                             \
	MT6359_CPSDSA1
#define PMIC_RG_VGPU11_DSA_MASK                             0x1F
#define PMIC_RG_VGPU11_DSA_SHIFT                            0
#define PMIC_RG_VGPU12_DSA_ADDR                             \
	MT6359_CPSDSA1
#define PMIC_RG_VGPU12_DSA_MASK                             0x1F
#define PMIC_RG_VGPU12_DSA_SHIFT                            5
#define PMIC_RG_VPU_DSA_ADDR                                \
	MT6359_CPSDSA1
#define PMIC_RG_VPU_DSA_MASK                                0x1F
#define PMIC_RG_VPU_DSA_SHIFT                               10
#define PMIC_RG_EXT_PMIC_EN2_DSA_ADDR                       \
	MT6359_CPSDSA2
#define PMIC_RG_EXT_PMIC_EN2_DSA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN2_DSA_SHIFT                      0
#define PMIC_RG_VMODEM_DSA_ADDR                             \
	MT6359_CPSDSA2
#define PMIC_RG_VMODEM_DSA_MASK                             0x1F
#define PMIC_RG_VMODEM_DSA_SHIFT                            5
#define PMIC_RG_VS2_DSA_ADDR                                \
	MT6359_CPSDSA2
#define PMIC_RG_VS2_DSA_MASK                                0x1F
#define PMIC_RG_VS2_DSA_SHIFT                               10
#define PMIC_RG_VA09_DSA_ADDR                               \
	MT6359_CPSDSA3
#define PMIC_RG_VA09_DSA_MASK                               0x1F
#define PMIC_RG_VA09_DSA_SHIFT                              0
#define PMIC_RG_VA12_DSA_ADDR                               \
	MT6359_CPSDSA3
#define PMIC_RG_VA12_DSA_MASK                               0x1F
#define PMIC_RG_VA12_DSA_SHIFT                              5
#define PMIC_RG_VS1_DSA_ADDR                                \
	MT6359_CPSDSA3
#define PMIC_RG_VS1_DSA_MASK                                0x1F
#define PMIC_RG_VS1_DSA_SHIFT                               10
#define PMIC_RG_VRFCK_DSA_ADDR                              \
	MT6359_CPSDSA4
#define PMIC_RG_VRFCK_DSA_MASK                              0x1F
#define PMIC_RG_VRFCK_DSA_SHIFT                             0
#define PMIC_RG_VBBCK_DSA_ADDR                              \
	MT6359_CPSDSA4
#define PMIC_RG_VBBCK_DSA_MASK                              0x1F
#define PMIC_RG_VBBCK_DSA_SHIFT                             5
#define PMIC_RG_VUFS_DSA_ADDR                               \
	MT6359_CPSDSA4
#define PMIC_RG_VUFS_DSA_MASK                               0x1F
#define PMIC_RG_VUFS_DSA_SHIFT                              10
#define PMIC_RG_VIO18_DSA_ADDR                              \
	MT6359_CPSDSA5
#define PMIC_RG_VIO18_DSA_MASK                              0x1F
#define PMIC_RG_VIO18_DSA_SHIFT                             0
#define PMIC_RG_VM18_DSA_ADDR                               \
	MT6359_CPSDSA5
#define PMIC_RG_VM18_DSA_MASK                               0x1F
#define PMIC_RG_VM18_DSA_SHIFT                              5
#define PMIC_RG_EXT_PMIC_EN1_DSA_ADDR                       \
	MT6359_CPSDSA5
#define PMIC_RG_EXT_PMIC_EN1_DSA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN1_DSA_SHIFT                      10
#define PMIC_RG_VEMC_DSA_ADDR                               \
	MT6359_CPSDSA6
#define PMIC_RG_VEMC_DSA_MASK                               0x1F
#define PMIC_RG_VEMC_DSA_SHIFT                              0
#define PMIC_RG_VSRAM_OTHERS_DSA_ADDR                       \
	MT6359_CPSDSA6
#define PMIC_RG_VSRAM_OTHERS_DSA_MASK                       0x1F
#define PMIC_RG_VSRAM_OTHERS_DSA_SHIFT                      5
#define PMIC_RG_VSRAM_MD_DSA_ADDR                           \
	MT6359_CPSDSA6
#define PMIC_RG_VSRAM_MD_DSA_MASK                           0x1F
#define PMIC_RG_VSRAM_MD_DSA_SHIFT                          10
#define PMIC_RG_VPROC2_DSA_ADDR                             \
	MT6359_CPSDSA7
#define PMIC_RG_VPROC2_DSA_MASK                             0x1F
#define PMIC_RG_VPROC2_DSA_SHIFT                            0
#define PMIC_RG_VSRAM_PROC2_DSA_ADDR                        \
	MT6359_CPSDSA7
#define PMIC_RG_VSRAM_PROC2_DSA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC2_DSA_SHIFT                       5
#define PMIC_RG_VPROC1_DSA_ADDR                             \
	MT6359_CPSDSA7
#define PMIC_RG_VPROC1_DSA_MASK                             0x1F
#define PMIC_RG_VPROC1_DSA_SHIFT                            10
#define PMIC_RG_VSRAM_PROC1_DSA_ADDR                        \
	MT6359_CPSDSA8
#define PMIC_RG_VSRAM_PROC1_DSA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC1_DSA_SHIFT                       0
#define PMIC_RG_VAUD18_DSA_ADDR                             \
	MT6359_CPSDSA8
#define PMIC_RG_VAUD18_DSA_MASK                             0x1F
#define PMIC_RG_VAUD18_DSA_SHIFT                            5
#define PMIC_RG_VUSB_DSA_ADDR                               \
	MT6359_CPSDSA8
#define PMIC_RG_VUSB_DSA_MASK                               0x1F
#define PMIC_RG_VUSB_DSA_SHIFT                              10
#define PMIC_RG_VRF18_DSA_ADDR                              \
	MT6359_CPSDSA9
#define PMIC_RG_VRF18_DSA_MASK                              0x1F
#define PMIC_RG_VRF18_DSA_SHIFT                             0
#define PMIC_RG_VRF12_DSA_ADDR                              \
	MT6359_CPSDSA9
#define PMIC_RG_VRF12_DSA_MASK                              0x1F
#define PMIC_RG_VRF12_DSA_SHIFT                             5
#define PMIC_RG_RSV_DSA_ADDR                                \
	MT6359_CPSDSA9
#define PMIC_RG_RSV_DSA_MASK                                0x1F
#define PMIC_RG_RSV_DSA_SHIFT                               10
#define PMIC_PSEQ_ELR_LEN_ADDR                              \
	MT6359_PSEQ_ELR_NUM
#define PMIC_PSEQ_ELR_LEN_MASK                              0xFF
#define PMIC_PSEQ_ELR_LEN_SHIFT                             0
#define PMIC_RG_BWDT_EN_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_EN_MASK                                0x1
#define PMIC_RG_BWDT_EN_SHIFT                               0
#define PMIC_RG_BWDT_TSEL_ADDR                              \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_TSEL_MASK                              0x1
#define PMIC_RG_BWDT_TSEL_SHIFT                             1
#define PMIC_RG_BWDT_CSEL_ADDR                              \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_CSEL_MASK                              0x1
#define PMIC_RG_BWDT_CSEL_SHIFT                             2
#define PMIC_RG_BWDT_TD_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_TD_MASK                                0x3
#define PMIC_RG_BWDT_TD_SHIFT                               3
#define PMIC_RG_BWDT_CHRTD_ADDR                             \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_CHRTD_MASK                             0x1
#define PMIC_RG_BWDT_CHRTD_SHIFT                            5
#define PMIC_RG_BWDT_DDLO_TD_ADDR                           \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_DDLO_TD_MASK                           0x3
#define PMIC_RG_BWDT_DDLO_TD_SHIFT                          6
#define PMIC_RG_SLOT_INTV_UP_ADDR                           \
	MT6359_PSEQ_ELR0
#define PMIC_RG_SLOT_INTV_UP_MASK                           0x3
#define PMIC_RG_SLOT_INTV_UP_SHIFT                          8
#define PMIC_RG_SEQ_LEN_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_SEQ_LEN_MASK                                0x1F
#define PMIC_RG_SEQ_LEN_SHIFT                               10
#define PMIC_RG_PSEQ_ELR_RSV0_ADDR                          \
	MT6359_PSEQ_ELR0
#define PMIC_RG_PSEQ_ELR_RSV0_MASK                          0x1
#define PMIC_RG_PSEQ_ELR_RSV0_SHIFT                         15
#define PMIC_RG_PSPG_SHDN_ENB_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSPG_SHDN_ENB_MASK                          0x3
#define PMIC_RG_PSPG_SHDN_ENB_SHIFT                         0
#define PMIC_RG_PSEQ_F32K_FORCE_ADDR                        \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSEQ_F32K_FORCE_MASK                        0x1
#define PMIC_RG_PSEQ_F32K_FORCE_SHIFT                       2
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_ADDR                    \
	MT6359_PSEQ_ELR1
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_MASK                    0x3
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_SHIFT                   3
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_ADDR          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_MASK          0x1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_SHIFT         5
#define PMIC_RG_CPS_S0EXT_ENB_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CPS_S0EXT_ENB_MASK                          0x1
#define PMIC_RG_CPS_S0EXT_ENB_SHIFT                         6
#define PMIC_RG_CPS_S0EXT_TD_ADDR                           \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CPS_S0EXT_TD_MASK                           0x1
#define PMIC_RG_CPS_S0EXT_TD_SHIFT                          7
#define PMIC_RG_SDN_DLY_ENB_ADDR                            \
	MT6359_PSEQ_ELR1
#define PMIC_RG_SDN_DLY_ENB_MASK                            0x1
#define PMIC_RG_SDN_DLY_ENB_SHIFT                           8
#define PMIC_RG_CHRDET_DEB_TD_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CHRDET_DEB_TD_MASK                          0x1
#define PMIC_RG_CHRDET_DEB_TD_SHIFT                         9
#define PMIC_RG_PWRKEY_EVENT_MODE_ADDR                      \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PWRKEY_EVENT_MODE_MASK                      0x1
#define PMIC_RG_PWRKEY_EVENT_MODE_SHIFT                     10
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_ADDR                   \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_MASK                   0x1
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_SHIFT                  11
#define PMIC_RG_LDO_PG_STB_MODE_ADDR                        \
	MT6359_PSEQ_ELR1
#define PMIC_RG_LDO_PG_STB_MODE_MASK                        0x1
#define PMIC_RG_LDO_PG_STB_MODE_SHIFT                       12
#define PMIC_RG_BUCK_PG_STB_MODE_ADDR                       \
	MT6359_PSEQ_ELR1
#define PMIC_RG_BUCK_PG_STB_MODE_MASK                       0x1
#define PMIC_RG_BUCK_PG_STB_MODE_SHIFT                      13
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_ADDR                  \
	MT6359_PSEQ_ELR1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_SHIFT                 14
#define PMIC_RG_PSC_ELR1_RSV1_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSC_ELR1_RSV1_MASK                          0x1
#define PMIC_RG_PSC_ELR1_RSV1_SHIFT                         15
#define PMIC_RG_PSC_ELR_RSV0_ADDR                           \
	MT6359_PSEQ_ELR2
#define PMIC_RG_PSC_ELR_RSV0_MASK                           0xFFFF
#define PMIC_RG_PSC_ELR_RSV0_SHIFT                          0
#define PMIC_RG_PSC_ELR_RSV1_ADDR                           \
	MT6359_PSEQ_ELR3
#define PMIC_RG_PSC_ELR_RSV1_MASK                           0xFFFF
#define PMIC_RG_PSC_ELR_RSV1_SHIFT                          0
#define PMIC_RG_VXO22_USA_ADDR                              \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VXO22_USA_MASK                              0x1F
#define PMIC_RG_VXO22_USA_SHIFT                             0
#define PMIC_RG_VAUX18_USA_ADDR                             \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VAUX18_USA_MASK                             0x1F
#define PMIC_RG_VAUX18_USA_SHIFT                            5
#define PMIC_RG_VCORE_USA_ADDR                              \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VCORE_USA_MASK                              0x1F
#define PMIC_RG_VCORE_USA_SHIFT                             10
#define PMIC_RG_VGPU11_USA_ADDR                             \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VGPU11_USA_MASK                             0x1F
#define PMIC_RG_VGPU11_USA_SHIFT                            0
#define PMIC_RG_VGPU12_USA_ADDR                             \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VGPU12_USA_MASK                             0x1F
#define PMIC_RG_VGPU12_USA_SHIFT                            5
#define PMIC_RG_VPU_USA_ADDR                                \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VPU_USA_MASK                                0x1F
#define PMIC_RG_VPU_USA_SHIFT                               10
#define PMIC_RG_EXT_PMIC_EN2_USA_ADDR                       \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_EXT_PMIC_EN2_USA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN2_USA_SHIFT                      0
#define PMIC_RG_VMODEM_USA_ADDR                             \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_VMODEM_USA_MASK                             0x1F
#define PMIC_RG_VMODEM_USA_SHIFT                            5
#define PMIC_RG_VS2_USA_ADDR                                \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_VS2_USA_MASK                                0x1F
#define PMIC_RG_VS2_USA_SHIFT                               10
#define PMIC_RG_VA09_USA_ADDR                               \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VA09_USA_MASK                               0x1F
#define PMIC_RG_VA09_USA_SHIFT                              0
#define PMIC_RG_VA12_USA_ADDR                               \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VA12_USA_MASK                               0x1F
#define PMIC_RG_VA12_USA_SHIFT                              5
#define PMIC_RG_VS1_USA_ADDR                                \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VS1_USA_MASK                                0x1F
#define PMIC_RG_VS1_USA_SHIFT                               10
#define PMIC_RG_VRFCK_USA_ADDR                              \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VRFCK_USA_MASK                              0x1F
#define PMIC_RG_VRFCK_USA_SHIFT                             0
#define PMIC_RG_VBBCK_USA_ADDR                              \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VBBCK_USA_MASK                              0x1F
#define PMIC_RG_VBBCK_USA_SHIFT                             5
#define PMIC_RG_VUFS_USA_ADDR                               \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VUFS_USA_MASK                               0x1F
#define PMIC_RG_VUFS_USA_SHIFT                              10
#define PMIC_RG_VIO18_USA_ADDR                              \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_VIO18_USA_MASK                              0x1F
#define PMIC_RG_VIO18_USA_SHIFT                             0
#define PMIC_RG_VM18_USA_ADDR                               \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_VM18_USA_MASK                               0x1F
#define PMIC_RG_VM18_USA_SHIFT                              5
#define PMIC_RG_EXT_PMIC_EN1_USA_ADDR                       \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_EXT_PMIC_EN1_USA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN1_USA_SHIFT                      10
#define PMIC_RG_VEMC_USA_ADDR                               \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VEMC_USA_MASK                               0x1F
#define PMIC_RG_VEMC_USA_SHIFT                              0
#define PMIC_RG_VSRAM_OTHERS_USA_ADDR                       \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VSRAM_OTHERS_USA_MASK                       0x1F
#define PMIC_RG_VSRAM_OTHERS_USA_SHIFT                      5
#define PMIC_RG_VSRAM_MD_USA_ADDR                           \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VSRAM_MD_USA_MASK                           0x1F
#define PMIC_RG_VSRAM_MD_USA_SHIFT                          10
#define PMIC_RG_VPROC2_USA_ADDR                             \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VPROC2_USA_MASK                             0x1F
#define PMIC_RG_VPROC2_USA_SHIFT                            0
#define PMIC_RG_VSRAM_PROC2_USA_ADDR                        \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VSRAM_PROC2_USA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC2_USA_SHIFT                       5
#define PMIC_RG_VPROC1_USA_ADDR                             \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VPROC1_USA_MASK                             0x1F
#define PMIC_RG_VPROC1_USA_SHIFT                            10
#define PMIC_RG_VSRAM_PROC1_USA_ADDR                        \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VSRAM_PROC1_USA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC1_USA_SHIFT                       0
#define PMIC_RG_VAUD18_USA_ADDR                             \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VAUD18_USA_MASK                             0x1F
#define PMIC_RG_VAUD18_USA_SHIFT                            5
#define PMIC_RG_VUSB_USA_ADDR                               \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VUSB_USA_MASK                               0x1F
#define PMIC_RG_VUSB_USA_SHIFT                              10
#define PMIC_RG_VRF18_USA_ADDR                              \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_VRF18_USA_MASK                              0x1F
#define PMIC_RG_VRF18_USA_SHIFT                             0
#define PMIC_RG_VRF12_USA_ADDR                              \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_VRF12_USA_MASK                              0x1F
#define PMIC_RG_VRF12_USA_SHIFT                             5
#define PMIC_RG_RSV_USA_ADDR                                \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_RSV_USA_MASK                                0x1F
#define PMIC_RG_RSV_USA_SHIFT                               10
#define PMIC_CHRDET_ANA_ID_ADDR                             \
	MT6359_CHRDET_ID
#define PMIC_CHRDET_ANA_ID_MASK                             0xFF
#define PMIC_CHRDET_ANA_ID_SHIFT                            0
#define PMIC_CHRDET_DIG_ID_ADDR                             \
	MT6359_CHRDET_ID
#define PMIC_CHRDET_DIG_ID_MASK                             0xFF
#define PMIC_CHRDET_DIG_ID_SHIFT                            8
#define PMIC_CHRDET_ANA_MINOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_ANA_MINOR_REV_MASK                      0xF
#define PMIC_CHRDET_ANA_MINOR_REV_SHIFT                     0
#define PMIC_CHRDET_ANA_MAJOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_CHRDET_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_CHRDET_DIG_MINOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_DIG_MINOR_REV_MASK                      0xF
#define PMIC_CHRDET_DIG_MINOR_REV_SHIFT                     8
#define PMIC_CHRDET_DIG_MAJOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_CHRDET_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_CHRDET_CBS_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_CBS_MASK                                0x3
#define PMIC_CHRDET_CBS_SHIFT                               0
#define PMIC_CHRDET_BIX_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_BIX_MASK                                0x3
#define PMIC_CHRDET_BIX_SHIFT                               2
#define PMIC_CHRDET_ESP_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_ESP_MASK                                0xFF
#define PMIC_CHRDET_ESP_SHIFT                               8
#define PMIC_CHRDET_FPI_ADDR                                \
	MT6359_CHRDET_DXI
#define PMIC_CHRDET_FPI_MASK                                0xFF
#define PMIC_CHRDET_FPI_SHIFT                               0
#define PMIC_RGS_CHRDET_ADDR                                \
	MT6359_CHR_CON0
#define PMIC_RGS_CHRDET_MASK                                0x1
#define PMIC_RGS_CHRDET_SHIFT                               0
#define PMIC_AD_CHRDETB_ADDR                                \
	MT6359_CHR_CON0
#define PMIC_AD_CHRDETB_MASK                                0x1
#define PMIC_AD_CHRDETB_SHIFT                               1
#define PMIC_RG_CHRDET_DEB_BYPASS_ADDR                      \
	MT6359_CHR_CON1
#define PMIC_RG_CHRDET_DEB_BYPASS_MASK                      0x1
#define PMIC_RG_CHRDET_DEB_BYPASS_SHIFT                     0
#define PMIC_RG_ENVTEM_D_ADDR                               \
	MT6359_CHR_CON2
#define PMIC_RG_ENVTEM_D_MASK                               0x1
#define PMIC_RG_ENVTEM_D_SHIFT                              0
#define PMIC_RG_ENVTEM_EN_ADDR                              \
	MT6359_CHR_CON2
#define PMIC_RG_ENVTEM_EN_MASK                              0x1
#define PMIC_RG_ENVTEM_EN_SHIFT                             1
#define PMIC_DA_QI_BGR_EXT_BUF_EN_ADDR                      \
	MT6359_PCHR_VREF_ANA_DA0
#define PMIC_DA_QI_BGR_EXT_BUF_EN_MASK                      0x1
#define PMIC_DA_QI_BGR_EXT_BUF_EN_SHIFT                     1
#define PMIC_RG_BGR_TEST_RSTB_ADDR                          \
	MT6359_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_RSTB_MASK                          0x1
#define PMIC_RG_BGR_TEST_RSTB_SHIFT                         1
#define PMIC_RG_BGR_TEST_EN_ADDR                            \
	MT6359_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_EN_MASK                            0x1
#define PMIC_RG_BGR_TEST_EN_SHIFT                           2
#define PMIC_RG_BGR_UNCHOP_ADDR                             \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_BGR_UNCHOP_MASK                             0x1
#define PMIC_RG_BGR_UNCHOP_SHIFT                            0
#define PMIC_RG_BGR_UNCHOP_PH_ADDR                          \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_BGR_UNCHOP_PH_MASK                          0x1
#define PMIC_RG_BGR_UNCHOP_PH_SHIFT                         1
#define PMIC_RG_UVLO_VTHL_ADDR                              \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_UVLO_VTHL_MASK                              0x1F
#define PMIC_RG_UVLO_VTHL_SHIFT                             2
#define PMIC_RG_LBAT_INT_VTH_ADDR                           \
	MT6359_PCHR_VREF_ANA_CON2
#define PMIC_RG_LBAT_INT_VTH_MASK                           0x1F
#define PMIC_RG_LBAT_INT_VTH_SHIFT                          0
#define PMIC_RG_OVLO_VTH_SEL_ADDR                           \
	MT6359_PCHR_VREF_ANA_CON3
#define PMIC_RG_OVLO_VTH_SEL_MASK                           0x7
#define PMIC_RG_OVLO_VTH_SEL_SHIFT                          0
#define PMIC_RG_PCHR_RV_ADDR                                \
	MT6359_PCHR_VREF_ANA_CON4
#define PMIC_RG_PCHR_RV_MASK                                0xF
#define PMIC_RG_PCHR_RV_SHIFT                               3
#define PMIC_CHRDET_ELR_LEN_ADDR                            \
	MT6359_PCHR_VREF_ELR_NUM
#define PMIC_CHRDET_ELR_LEN_MASK                            0xFF
#define PMIC_CHRDET_ELR_LEN_SHIFT                           0
#define PMIC_RG_BGR_TRIM_ADDR                               \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_MASK                               0x3F
#define PMIC_RG_BGR_TRIM_SHIFT                              0
#define PMIC_RG_BGR_TRIM_EN_ADDR                            \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_EN_MASK                            0x1
#define PMIC_RG_BGR_TRIM_EN_SHIFT                           8
#define PMIC_RG_BGR_RSEL_ADDR                               \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_RSEL_MASK                               0x1F
#define PMIC_RG_BGR_RSEL_SHIFT                              9
#define PMIC_RG_OVLO_EN_ADDR                                \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_OVLO_EN_MASK                                0x1
#define PMIC_RG_OVLO_EN_SHIFT                               14
#define PMIC_RG_FGD_BGR_PCAS_EN_ADDR                        \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_PCAS_EN_MASK                        0x1
#define PMIC_RG_FGD_BGR_PCAS_EN_SHIFT                       0
#define PMIC_RG_FGD_BGR_NCAS_EN_ADDR                        \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_NCAS_EN_MASK                        0x1
#define PMIC_RG_FGD_BGR_NCAS_EN_SHIFT                       1
#define PMIC_RG_FGD_BGR_EN_ADDR                             \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_EN_MASK                             0x1
#define PMIC_RG_FGD_BGR_EN_SHIFT                            2
#define PMIC_RG_FGD_BGR_BIAS_SELECT_ADDR                    \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_BIAS_SELECT_MASK                    0x1
#define PMIC_RG_FGD_BGR_BIAS_SELECT_SHIFT                   3
#define PMIC_RG_FGD_BGR_SIZE_SELECT_ADDR                    \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_SIZE_SELECT_MASK                    0x1
#define PMIC_RG_FGD_BGR_SIZE_SELECT_SHIFT                   4
#define PMIC_RG_FGD_BGR_RSV_ADDR                            \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_RSV_MASK                            0x7
#define PMIC_RG_FGD_BGR_RSV_SHIFT                           5
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_ADDR                   \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_MASK                   0xFF
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_SHIFT                  8
#define PMIC_BM_TOP_ANA_ID_ADDR                             \
	MT6359_BM_TOP_DSN_ID
#define PMIC_BM_TOP_ANA_ID_MASK                             0xFF
#define PMIC_BM_TOP_ANA_ID_SHIFT                            0
#define PMIC_BM_TOP_DIG_ID_ADDR                             \
	MT6359_BM_TOP_DSN_ID
#define PMIC_BM_TOP_DIG_ID_MASK                             0xFF
#define PMIC_BM_TOP_DIG_ID_SHIFT                            8
#define PMIC_BM_TOP_ANA_MINOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MINOR_REV_MASK                      0xF
#define PMIC_BM_TOP_ANA_MINOR_REV_SHIFT                     0
#define PMIC_BM_TOP_ANA_MAJOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_BM_TOP_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_BM_TOP_DIG_MINOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_DIG_MINOR_REV_MASK                      0xF
#define PMIC_BM_TOP_DIG_MINOR_REV_SHIFT                     8
#define PMIC_BM_TOP_DIG_MAJOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_BM_TOP_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_BM_TOP_CBS_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_CBS_MASK                                0x3
#define PMIC_BM_TOP_CBS_SHIFT                               0
#define PMIC_BM_TOP_BIX_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_BIX_MASK                                0x3
#define PMIC_BM_TOP_BIX_SHIFT                               2
#define PMIC_BM_TOP_ESP_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_ESP_MASK                                0xFF
#define PMIC_BM_TOP_ESP_SHIFT                               8
#define PMIC_BM_TOP_FPI_ADDR                                \
	MT6359_BM_TOP_DXI
#define PMIC_BM_TOP_FPI_MASK                                0xFF
#define PMIC_BM_TOP_FPI_SHIFT                               0
#define PMIC_BM_TOP_CLK_OFFSET_ADDR                         \
	MT6359_BM_TPM0
#define PMIC_BM_TOP_CLK_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_CLK_OFFSET_SHIFT                        0
#define PMIC_BM_TOP_RST_OFFSET_ADDR                         \
	MT6359_BM_TPM0
#define PMIC_BM_TOP_RST_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_RST_OFFSET_SHIFT                        8
#define PMIC_BM_TOP_INT_OFFSET_ADDR                         \
	MT6359_BM_TPM1
#define PMIC_BM_TOP_INT_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_INT_OFFSET_SHIFT                        0
#define PMIC_BM_TOP_INT_LEN_ADDR                            \
	MT6359_BM_TPM1
#define PMIC_BM_TOP_INT_LEN_MASK                            0xFF
#define PMIC_BM_TOP_INT_LEN_SHIFT                           8
#define PMIC_RG_BATON_32K_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BATON_32K_CK_PDN_MASK                       0x1
#define PMIC_RG_BATON_32K_CK_PDN_SHIFT                      0
#define PMIC_RG_FGADC_FT_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_FT_CK_PDN_MASK                        0x1
#define PMIC_RG_FGADC_FT_CK_PDN_SHIFT                       2
#define PMIC_RG_FGADC_DIG_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_DIG_CK_PDN_MASK                       0x1
#define PMIC_RG_FGADC_DIG_CK_PDN_SHIFT                      3
#define PMIC_RG_FGADC_ANA_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_ANA_CK_PDN_MASK                       0x1
#define PMIC_RG_FGADC_ANA_CK_PDN_SHIFT                      4
#define PMIC_RG_G_BIF_1M_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_G_BIF_1M_CK_PDN_MASK                        0x1
#define PMIC_RG_G_BIF_1M_CK_PDN_SHIFT                       5
#define PMIC_RG_BIF_X1_CK_PDN_ADDR                          \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X1_CK_PDN_MASK                          0x1
#define PMIC_RG_BIF_X1_CK_PDN_SHIFT                         6
#define PMIC_RG_BIF_X4_CK_PDN_ADDR                          \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X4_CK_PDN_MASK                          0x1
#define PMIC_RG_BIF_X4_CK_PDN_SHIFT                         7
#define PMIC_RG_BIF_X104_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X104_CK_PDN_MASK                        0x1
#define PMIC_RG_BIF_X104_CK_PDN_SHIFT                       8
#define PMIC_RG_BM_INTRP_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_INTRP_CK_PDN_MASK                        0x1
#define PMIC_RG_BM_INTRP_CK_PDN_SHIFT                       10
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_ADDR                  \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_MASK                  0x3
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_SHIFT                 12
#define PMIC_BM_TOP_CKPDN_CON0_SET_ADDR                     \
	MT6359_BM_TOP_CKPDN_CON0_SET
#define PMIC_BM_TOP_CKPDN_CON0_SET_MASK                     0xFFFF
#define PMIC_BM_TOP_CKPDN_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_CKPDN_CON0_CLR_ADDR                     \
	MT6359_BM_TOP_CKPDN_CON0_CLR
#define PMIC_BM_TOP_CKPDN_CON0_CLR_MASK                     0xFFFF
#define PMIC_BM_TOP_CKPDN_CON0_CLR_SHIFT                    0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_MASK                     0x1
#define PMIC_RG_FGADC_ANA_CK_CKSEL_SHIFT                    0
#define PMIC_BM_TOP_CKSEL_CON0_SET_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0_SET
#define PMIC_BM_TOP_CKSEL_CON0_SET_MASK                     0xFFFF
#define PMIC_BM_TOP_CKSEL_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_CKSEL_CON0_CLR_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0_CLR
#define PMIC_BM_TOP_CKSEL_CON0_CLR_MASK                     0xFFFF
#define PMIC_BM_TOP_CKSEL_CON0_CLR_SHIFT                    0
#define PMIC_RG_BIF_X4_CK_DIVSEL_ADDR                       \
	MT6359_BM_TOP_CKDIVSEL_CON0
#define PMIC_RG_BIF_X4_CK_DIVSEL_MASK                       0x7
#define PMIC_RG_BIF_X4_CK_DIVSEL_SHIFT                      0
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_MASK                  0x3
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_SHIFT                 3
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0_SET
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_SHIFT                 0
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0_CLR
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_SHIFT                 0
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_ADDR                     \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_SHIFT                    0
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_ADDR                   \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_SHIFT                  1
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_MASK                    0x3
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_SHIFT                   2
#define PMIC_BM_TOP_CKHWEN_CON0_SET_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0_SET
#define PMIC_BM_TOP_CKHWEN_CON0_SET_MASK                    0xFFFF
#define PMIC_BM_TOP_CKHWEN_CON0_SET_SHIFT                   0
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0_CLR
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_MASK                    0xFFFF
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_SHIFT                   0
#define PMIC_RG_FG_CK_TSTSEL_ADDR                           \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TSTSEL_MASK                           0x1
#define PMIC_RG_FG_CK_TSTSEL_SHIFT                          0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_ADDR                    \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_SHIFT                   1
#define PMIC_RG_FG_CK_TST_DIS_ADDR                          \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TST_DIS_MASK                          0x1
#define PMIC_RG_FG_CK_TST_DIS_SHIFT                         2
#define PMIC_RG_FGADC_SWRST_ADDR                            \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_FGADC_SWRST_MASK                            0x1
#define PMIC_RG_FGADC_SWRST_SHIFT                           0
#define PMIC_RG_BATON_SWRST_ADDR                            \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BATON_SWRST_MASK                            0x1
#define PMIC_RG_BATON_SWRST_SHIFT                           1
#define PMIC_RG_BIF_SWRST_ADDR                              \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BIF_SWRST_MASK                              0x1
#define PMIC_RG_BIF_SWRST_SHIFT                             2
#define PMIC_RG_BATON_BATDEB_SWRST_ADDR                     \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BATON_BATDEB_SWRST_MASK                     0x1
#define PMIC_RG_BATON_BATDEB_SWRST_SHIFT                    3
#define PMIC_RG_BANK_FGADC_ANA_SWRST_ADDR                   \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC_ANA_SWRST_MASK                   0x1
#define PMIC_RG_BANK_FGADC_ANA_SWRST_SHIFT                  4
#define PMIC_RG_BANK_FGADC0_SWRST_ADDR                      \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC0_SWRST_MASK                      0x1
#define PMIC_RG_BANK_FGADC0_SWRST_SHIFT                     5
#define PMIC_RG_BANK_FGADC1_SWRST_ADDR                      \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC1_SWRST_MASK                      0x1
#define PMIC_RG_BANK_FGADC1_SWRST_SHIFT                     6
#define PMIC_RG_BANK_BATON_ANA_SWRST_ADDR                   \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BATON_ANA_SWRST_MASK                   0x1
#define PMIC_RG_BANK_BATON_ANA_SWRST_SHIFT                  7
#define PMIC_RG_BANK_BATON_SWRST_ADDR                       \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BATON_SWRST_MASK                       0x1
#define PMIC_RG_BANK_BATON_SWRST_SHIFT                      8
#define PMIC_RG_BANK_BIF_SWRST_ADDR                         \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BIF_SWRST_MASK                         0x1
#define PMIC_RG_BANK_BIF_SWRST_SHIFT                        9
#define PMIC_BM_TOP_RST_CON0_SET_ADDR                       \
	MT6359_BM_TOP_RST_CON0_SET
#define PMIC_BM_TOP_RST_CON0_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON0_SET_SHIFT                      0
#define PMIC_BM_TOP_RST_CON0_CLR_ADDR                       \
	MT6359_BM_TOP_RST_CON0_CLR
#define PMIC_BM_TOP_RST_CON0_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON0_CLR_SHIFT                      0
#define PMIC_RG_FGADC_RST_SRC_SEL_ADDR                      \
	MT6359_BM_TOP_RST_CON1
#define PMIC_RG_FGADC_RST_SRC_SEL_MASK                      0x1
#define PMIC_RG_FGADC_RST_SRC_SEL_SHIFT                     0
#define PMIC_BM_TOP_RST_CON1_RSV_ADDR                       \
	MT6359_BM_TOP_RST_CON1
#define PMIC_BM_TOP_RST_CON1_RSV_MASK                       0x1
#define PMIC_BM_TOP_RST_CON1_RSV_SHIFT                      1
#define PMIC_BM_TOP_RST_CON1_SET_ADDR                       \
	MT6359_BM_TOP_RST_CON1_SET
#define PMIC_BM_TOP_RST_CON1_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON1_SET_SHIFT                      0
#define PMIC_BM_TOP_RST_CON1_CLR_ADDR                       \
	MT6359_BM_TOP_RST_CON1_CLR
#define PMIC_BM_TOP_RST_CON1_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON1_CLR_SHIFT                      0
#define PMIC_RG_INT_EN_FG_BAT_H_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_H_MASK                        0x1
#define PMIC_RG_INT_EN_FG_BAT_H_SHIFT                       0
#define PMIC_RG_INT_EN_FG_BAT_L_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_L_MASK                        0x1
#define PMIC_RG_INT_EN_FG_BAT_L_SHIFT                       1
#define PMIC_RG_INT_EN_FG_CUR_H_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_H_MASK                        0x1
#define PMIC_RG_INT_EN_FG_CUR_H_SHIFT                       2
#define PMIC_RG_INT_EN_FG_CUR_L_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_L_MASK                        0x1
#define PMIC_RG_INT_EN_FG_CUR_L_SHIFT                       3
#define PMIC_RG_INT_EN_FG_ZCV_ADDR                          \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_ZCV_MASK                          0x1
#define PMIC_RG_INT_EN_FG_ZCV_SHIFT                         4
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_ADDR                   \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_MASK                   0x1
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_SHIFT                  7
#define PMIC_RG_INT_EN_FG_IAVG_H_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_IAVG_H_MASK                       0x1
#define PMIC_RG_INT_EN_FG_IAVG_H_SHIFT                      8
#define PMIC_RG_INT_EN_FG_IAVG_L_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_IAVG_L_MASK                       0x1
#define PMIC_RG_INT_EN_FG_IAVG_L_SHIFT                      9
#define PMIC_RG_INT_EN_FG_DISCHARGE_ADDR                    \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_DISCHARGE_MASK                    0x1
#define PMIC_RG_INT_EN_FG_DISCHARGE_SHIFT                   11
#define PMIC_RG_INT_EN_FG_CHARGE_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CHARGE_MASK                       0x1
#define PMIC_RG_INT_EN_FG_CHARGE_SHIFT                      12
#define PMIC_RG_BM_INT_EN_CON0_RSV_ADDR                     \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_BM_INT_EN_CON0_RSV_MASK                     0x1
#define PMIC_RG_BM_INT_EN_CON0_RSV_SHIFT                    13
#define PMIC_BM_TOP_INT_CON0_SET_ADDR                       \
	MT6359_BM_TOP_INT_CON0_SET
#define PMIC_BM_TOP_INT_CON0_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON0_SET_SHIFT                      0
#define PMIC_BM_TOP_INT_CON0_CLR_ADDR                       \
	MT6359_BM_TOP_INT_CON0_CLR
#define PMIC_BM_TOP_INT_CON0_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON0_CLR_SHIFT                      0
#define PMIC_RG_INT_EN_BATON_LV_ADDR                        \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_LV_MASK                        0x1
#define PMIC_RG_INT_EN_BATON_LV_SHIFT                       0
#define PMIC_RG_INT_EN_BATON_BAT_IN_ADDR                    \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_BAT_IN_MASK                    0x1
#define PMIC_RG_INT_EN_BATON_BAT_IN_SHIFT                   2
#define PMIC_RG_INT_EN_BATON_BAT_OUT_ADDR                   \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_BAT_OUT_MASK                   0x1
#define PMIC_RG_INT_EN_BATON_BAT_OUT_SHIFT                  3
#define PMIC_RG_INT_EN_BIF_ADDR                             \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BIF_MASK                             0x1
#define PMIC_RG_INT_EN_BIF_SHIFT                            4
#define PMIC_BM_TOP_INT_CON1_SET_ADDR                       \
	MT6359_BM_TOP_INT_CON1_SET
#define PMIC_BM_TOP_INT_CON1_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON1_SET_SHIFT                      0
#define PMIC_BM_TOP_INT_CON1_CLR_ADDR                       \
	MT6359_BM_TOP_INT_CON1_CLR
#define PMIC_BM_TOP_INT_CON1_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON1_CLR_SHIFT                      0
#define PMIC_RG_INT_MASK_FG_BAT_H_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_H_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_BAT_H_SHIFT                     0
#define PMIC_RG_INT_MASK_FG_BAT_L_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_L_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_BAT_L_SHIFT                     1
#define PMIC_RG_INT_MASK_FG_CUR_H_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_H_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_CUR_H_SHIFT                     2
#define PMIC_RG_INT_MASK_FG_CUR_L_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_L_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_CUR_L_SHIFT                     3
#define PMIC_RG_INT_MASK_FG_ZCV_ADDR                        \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_ZCV_MASK                        0x1
#define PMIC_RG_INT_MASK_FG_ZCV_SHIFT                       4
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_ADDR                 \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_MASK                 0x1
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_SHIFT                7
#define PMIC_RG_INT_MASK_FG_IAVG_H_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_IAVG_H_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_IAVG_H_SHIFT                    8
#define PMIC_RG_INT_MASK_FG_IAVG_L_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_IAVG_L_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_IAVG_L_SHIFT                    9
#define PMIC_RG_INT_MASK_FG_DISCHARGE_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_DISCHARGE_MASK                  0x1
#define PMIC_RG_INT_MASK_FG_DISCHARGE_SHIFT                 11
#define PMIC_RG_INT_MASK_FG_CHARGE_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CHARGE_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_CHARGE_SHIFT                    12
#define PMIC_RG_BM_INT_MASK_CON0_RSV_ADDR                   \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_BM_INT_MASK_CON0_RSV_MASK                   0x1
#define PMIC_RG_BM_INT_MASK_CON0_RSV_SHIFT                  13
#define PMIC_BM_TOP_INT_MASK_CON0_SET_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0_SET
#define PMIC_BM_TOP_INT_MASK_CON0_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON0_SET_SHIFT                 0
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0_CLR
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_SHIFT                 0
#define PMIC_RG_INT_MASK_BATON_LV_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_LV_MASK                      0x1
#define PMIC_RG_INT_MASK_BATON_LV_SHIFT                     0
#define PMIC_RG_INT_MASK_BATON_BAT_IN_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_BAT_IN_MASK                  0x1
#define PMIC_RG_INT_MASK_BATON_BAT_IN_SHIFT                 2
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_ADDR                 \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_MASK                 0x1
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_SHIFT                3
#define PMIC_RG_INT_MASK_BIF_ADDR                           \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BIF_MASK                           0x1
#define PMIC_RG_INT_MASK_BIF_SHIFT                          4
#define PMIC_BM_TOP_INT_MASK_CON1_SET_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1_SET
#define PMIC_BM_TOP_INT_MASK_CON1_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON1_SET_SHIFT                 0
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1_CLR
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_SHIFT                 0
#define PMIC_RG_INT_STATUS_FG_BAT_H_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_H_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT                   0
#define PMIC_RG_INT_STATUS_FG_BAT_L_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_L_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT                   1
#define PMIC_RG_INT_STATUS_FG_CUR_H_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_H_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_CUR_H_SHIFT                   2
#define PMIC_RG_INT_STATUS_FG_CUR_L_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_L_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_CUR_L_SHIFT                   3
#define PMIC_RG_INT_STATUS_FG_ZCV_ADDR                      \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_ZCV_MASK                      0x1
#define PMIC_RG_INT_STATUS_FG_ZCV_SHIFT                     4
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_ADDR               \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_MASK               0x1
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_SHIFT              7
#define PMIC_RG_INT_STATUS_FG_IAVG_H_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_IAVG_H_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_H_SHIFT                  8
#define PMIC_RG_INT_STATUS_FG_IAVG_L_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_IAVG_L_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_L_SHIFT                  9
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_ADDR                \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_MASK                0x1
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_SHIFT               11
#define PMIC_RG_INT_STATUS_FG_CHARGE_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CHARGE_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_CHARGE_SHIFT                  12
#define PMIC_RG_BM_INT_STATUS0_RSV_ADDR                     \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_BM_INT_STATUS0_RSV_MASK                     0x1
#define PMIC_RG_BM_INT_STATUS0_RSV_SHIFT                    13
#define PMIC_RG_INT_STATUS_BATON_LV_ADDR                    \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_LV_MASK                    0x1
#define PMIC_RG_INT_STATUS_BATON_LV_SHIFT                   0
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_ADDR                \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_MASK                0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_SHIFT               2
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_ADDR               \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_MASK               0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_SHIFT              3
#define PMIC_RG_INT_STATUS_BIF_ADDR                         \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BIF_MASK                         0x1
#define PMIC_RG_INT_STATUS_BIF_SHIFT                        4
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_SHIFT               1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_SHIFT               3
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_ADDR                  \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_SHIFT                 4
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_ADDR           \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_SHIFT          7
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_SHIFT              8
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_SHIFT              9
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_ADDR            \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_SHIFT           11
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_SHIFT              12
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_ADDR                  \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_MASK                  0x1
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_SHIFT                 13
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_ADDR            \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_SHIFT           2
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_ADDR           \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_SHIFT          3
#define PMIC_RG_INT_RAW_STATUS_BIF_ADDR                     \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BIF_MASK                     0x1
#define PMIC_RG_INT_RAW_STATUS_BIF_SHIFT                    4
#define PMIC_POLARITY_ADDR                                  \
	MT6359_BM_TOP_INT_MISC_CON
#define PMIC_POLARITY_MASK                                  0x1
#define PMIC_POLARITY_SHIFT                                 0
#define PMIC_RG_BM_MON_FLAG_SEL_ADDR                        \
	MT6359_BM_TOP_DBG_CON
#define PMIC_RG_BM_MON_FLAG_SEL_MASK                        0xFF
#define PMIC_RG_BM_MON_FLAG_SEL_SHIFT                       0
#define PMIC_RG_BM_MON_GRP_SEL_ADDR                         \
	MT6359_BM_TOP_DBG_CON
#define PMIC_RG_BM_MON_GRP_SEL_MASK                         0x7
#define PMIC_RG_BM_MON_GRP_SEL_SHIFT                        8
#define PMIC_RG_BM_TOP_RSV0_ADDR                            \
	MT6359_BM_TOP_RSV0
#define PMIC_RG_BM_TOP_RSV0_MASK                            0x3
#define PMIC_RG_BM_TOP_RSV0_SHIFT                           0
#define PMIC_BM_FGADC_KEY_ADDR                              \
	MT6359_BM_WKEY0
#define PMIC_BM_FGADC_KEY_MASK                              0xFFFF
#define PMIC_BM_FGADC_KEY_SHIFT                             0
#define PMIC_BM_BATON_KEY_ADDR                              \
	MT6359_BM_WKEY1
#define PMIC_BM_BATON_KEY_MASK                              0xFFFF
#define PMIC_BM_BATON_KEY_SHIFT                             0
#define PMIC_BM_BIF_KEY_ADDR                                \
	MT6359_BM_WKEY2
#define PMIC_BM_BIF_KEY_MASK                                0xFFFF
#define PMIC_BM_BIF_KEY_SHIFT                               0
#define PMIC_FGADC_ANA_ANA_ID_ADDR                          \
	MT6359_FGADC_ANA_DSN_ID
#define PMIC_FGADC_ANA_ANA_ID_MASK                          0xFF
#define PMIC_FGADC_ANA_ANA_ID_SHIFT                         0
#define PMIC_FGADC_ANA_DIG_ID_ADDR                          \
	MT6359_FGADC_ANA_DSN_ID
#define PMIC_FGADC_ANA_DIG_ID_MASK                          0xFF
#define PMIC_FGADC_ANA_DIG_ID_SHIFT                         8
#define PMIC_FGADC_ANA_ANA_MINOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MINOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_ANA_MINOR_REV_SHIFT                  0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_FGADC_ANA_DIG_MINOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_DIG_MINOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_DIG_MINOR_REV_SHIFT                  8
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_FGADC_ANA_DSN_CBS_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_CBS_MASK                         0x3
#define PMIC_FGADC_ANA_DSN_CBS_SHIFT                        0
#define PMIC_FGADC_ANA_DSN_BIX_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_BIX_MASK                         0x3
#define PMIC_FGADC_ANA_DSN_BIX_SHIFT                        2
#define PMIC_FGADC_ANA_DSN_ESP_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_ESP_MASK                         0xFF
#define PMIC_FGADC_ANA_DSN_ESP_SHIFT                        8
#define PMIC_FGADC_ANA_DSN_FPI_ADDR                         \
	MT6359_FGADC_ANA_DSN_DXI
#define PMIC_FGADC_ANA_DSN_FPI_MASK                         0xFF
#define PMIC_FGADC_ANA_DSN_FPI_SHIFT                        0
#define PMIC_RG_FGANALOGTEST_ADDR                           \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_FGANALOGTEST_MASK                           0x7
#define PMIC_RG_FGANALOGTEST_SHIFT                          0
#define PMIC_RG_FGINTMODE_ADDR                              \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_FGINTMODE_MASK                              0x1
#define PMIC_RG_FGINTMODE_SHIFT                             3
#define PMIC_RG_SPARE_ADDR                                  \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_SPARE_MASK                                  0xFF
#define PMIC_RG_SPARE_SHIFT                                 4
#define PMIC_RG_CHOP_EN_ADDR                                \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_CHOP_EN_MASK                                0x1
#define PMIC_RG_CHOP_EN_SHIFT                               12
#define PMIC_FG_RNG_BIT_MODE_ADDR                           \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_BIT_MODE_MASK                           0x1
#define PMIC_FG_RNG_BIT_MODE_SHIFT                          0
#define PMIC_FG_RNG_BIT_SW_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_BIT_SW_MASK                             0x1
#define PMIC_FG_RNG_BIT_SW_SHIFT                            1
#define PMIC_FG_RNG_EN_MODE_ADDR                            \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_EN_MODE_MASK                            0x1
#define PMIC_FG_RNG_EN_MODE_SHIFT                           2
#define PMIC_FG_RNG_EN_SW_ADDR                              \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_EN_SW_MASK                              0x1
#define PMIC_FG_RNG_EN_SW_SHIFT                             3
#define PMIC_DA_FG_RNG_EN_ADDR                              \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RNG_EN_MASK                              0x1
#define PMIC_DA_FG_RNG_EN_SHIFT                             4
#define PMIC_DA_FG_RNG_BIT_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RNG_BIT_MASK                             0x1
#define PMIC_DA_FG_RNG_BIT_SHIFT                            5
#define PMIC_DA_FGCAL_EN_ADDR                               \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FGCAL_EN_MASK                               0x1
#define PMIC_DA_FGCAL_EN_SHIFT                              6
#define PMIC_DA_FGADC_EN_ADDR                               \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FGADC_EN_MASK                               0x1
#define PMIC_DA_FGADC_EN_SHIFT                              7
#define PMIC_FG_DWA_T0_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T0_MASK                                 0x3
#define PMIC_FG_DWA_T0_SHIFT                                8
#define PMIC_FG_DWA_T1_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T1_MASK                                 0x3
#define PMIC_FG_DWA_T1_SHIFT                                10
#define PMIC_FG_DWA_RST_MODE_ADDR                           \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_MODE_MASK                           0x1
#define PMIC_FG_DWA_RST_MODE_SHIFT                          12
#define PMIC_FG_DWA_RST_SW_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_SW_MASK                             0x1
#define PMIC_FG_DWA_RST_SW_SHIFT                            13
#define PMIC_DA_DWA_RST_ADDR                                \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_DWA_RST_MASK                                0x1
#define PMIC_DA_DWA_RST_SHIFT                               14
#define PMIC_DA_FG_RST_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RST_MASK                                 0x1
#define PMIC_DA_FG_RST_SHIFT                                15
#define PMIC_FGADC_ANA_ELR_LEN_ADDR                         \
	MT6359_FGADC_ANA_ELR_NUM
#define PMIC_FGADC_ANA_ELR_LEN_MASK                         0xFF
#define PMIC_FGADC_ANA_ELR_LEN_SHIFT                        0
#define PMIC_RG_FGADC_GAINERR_CAL_ADDR                      \
	MT6359_FGADC_ANA_ELR0
#define PMIC_RG_FGADC_GAINERR_CAL_MASK                      0x1FFF
#define PMIC_RG_FGADC_GAINERR_CAL_SHIFT                     0
#define PMIC_RG_FG_OFFSET_SWAP_ADDR                         \
	MT6359_FGADC_ANA_ELR0
#define PMIC_RG_FG_OFFSET_SWAP_MASK                         0x7
#define PMIC_RG_FG_OFFSET_SWAP_SHIFT                        13
#define PMIC_FGADC0_ANA_ID_ADDR                             \
	MT6359_FGADC0_DSN_ID
#define PMIC_FGADC0_ANA_ID_MASK                             0xFF
#define PMIC_FGADC0_ANA_ID_SHIFT                            0
#define PMIC_FGADC0_DIG_ID_ADDR                             \
	MT6359_FGADC0_DSN_ID
#define PMIC_FGADC0_DIG_ID_MASK                             0xFF
#define PMIC_FGADC0_DIG_ID_SHIFT                            8
#define PMIC_FGADC0_ANA_MINOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MINOR_REV_MASK                      0xF
#define PMIC_FGADC0_ANA_MINOR_REV_SHIFT                     0
#define PMIC_FGADC0_ANA_MAJOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC0_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_FGADC0_DIG_MINOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_DIG_MINOR_REV_MASK                      0xF
#define PMIC_FGADC0_DIG_MINOR_REV_SHIFT                     8
#define PMIC_FGADC0_DIG_MAJOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC0_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_FGADC0_DSN_CBS_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_CBS_MASK                            0x3
#define PMIC_FGADC0_DSN_CBS_SHIFT                           0
#define PMIC_FGADC0_DSN_BIX_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_BIX_MASK                            0x3
#define PMIC_FGADC0_DSN_BIX_SHIFT                           2
#define PMIC_FGADC0_DSN_ESP_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_ESP_MASK                            0xFF
#define PMIC_FGADC0_DSN_ESP_SHIFT                           8
#define PMIC_FGADC0_DSN_FPI_ADDR                            \
	MT6359_FGADC0_DSN_DXI
#define PMIC_FGADC0_DSN_FPI_MASK                            0xFF
#define PMIC_FGADC0_DSN_FPI_SHIFT                           0
#define PMIC_FG_ON_ADDR                                     \
	MT6359_FGADC_CON0
#define PMIC_FG_ON_MASK                                     0x1
#define PMIC_FG_ON_SHIFT                                    0
#define PMIC_FG_CAL_ADDR                                    \
	MT6359_FGADC_CON0
#define PMIC_FG_CAL_MASK                                    0x3
#define PMIC_FG_CAL_SHIFT                                   2
#define PMIC_FG_AUTOCALRATE_ADDR                            \
	MT6359_FGADC_CON0
#define PMIC_FG_AUTOCALRATE_MASK                            0x7
#define PMIC_FG_AUTOCALRATE_SHIFT                           4
#define PMIC_FG_SON_SLP_EN_ADDR                             \
	MT6359_FGADC_CON0
#define PMIC_FG_SON_SLP_EN_MASK                             0x1
#define PMIC_FG_SON_SLP_EN_SHIFT                            8
#define PMIC_FG_SOFF_SLP_EN_ADDR                            \
	MT6359_FGADC_CON0
#define PMIC_FG_SOFF_SLP_EN_MASK                            0x1
#define PMIC_FG_SOFF_SLP_EN_SHIFT                           9
#define PMIC_FG_ZCV_DET_EN_ADDR                             \
	MT6359_FGADC_CON0
#define PMIC_FG_ZCV_DET_EN_MASK                             0x1
#define PMIC_FG_ZCV_DET_EN_SHIFT                            10
#define PMIC_FG_AUXADC_R_ADDR                               \
	MT6359_FGADC_CON0
#define PMIC_FG_AUXADC_R_MASK                               0x1
#define PMIC_FG_AUXADC_R_SHIFT                              11
#define PMIC_FG_IAVG_MODE_ADDR                              \
	MT6359_FGADC_CON0
#define PMIC_FG_IAVG_MODE_MASK                              0xF
#define PMIC_FG_IAVG_MODE_SHIFT                             12
#define PMIC_FG_SW_READ_PRE_ADDR                            \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_READ_PRE_MASK                            0x1
#define PMIC_FG_SW_READ_PRE_SHIFT                           0
#define PMIC_FG_SW_RSTCLR_ADDR                              \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_RSTCLR_MASK                              0x1
#define PMIC_FG_SW_RSTCLR_SHIFT                             1
#define PMIC_FG_SW_CR_ADDR                                  \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_CR_MASK                                  0x1
#define PMIC_FG_SW_CR_SHIFT                                 2
#define PMIC_FG_SW_CLEAR_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_CLEAR_MASK                               0x1
#define PMIC_FG_SW_CLEAR_SHIFT                              3
#define PMIC_FG_SON_FP_EN_ADDR                              \
	MT6359_FGADC_CON1
#define PMIC_FG_SON_FP_EN_MASK                              0x1
#define PMIC_FG_SON_FP_EN_SHIFT                             4
#define PMIC_FG_SON_SLP_HS_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_SON_SLP_HS_MASK                             0x1
#define PMIC_FG_SON_SLP_HS_SHIFT                            5
#define PMIC_FG_OFFSET_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_OFFSET_RST_MASK                             0x1
#define PMIC_FG_OFFSET_RST_SHIFT                            8
#define PMIC_FG_TIME_RST_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_TIME_RST_MASK                               0x1
#define PMIC_FG_TIME_RST_SHIFT                              9
#define PMIC_FG_CHARGE_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_CHARGE_RST_MASK                             0x1
#define PMIC_FG_CHARGE_RST_SHIFT                            10
#define PMIC_FG_N_CHARGE_RST_ADDR                           \
	MT6359_FGADC_CON1
#define PMIC_FG_N_CHARGE_RST_MASK                           0x1
#define PMIC_FG_N_CHARGE_RST_SHIFT                          11
#define PMIC_FG_SOFF_RST_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_SOFF_RST_MASK                               0x1
#define PMIC_FG_SOFF_RST_SHIFT                              12
#define PMIC_FG_VA_ERR_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_VA_ERR_RST_MASK                             0x1
#define PMIC_FG_VA_ERR_RST_SHIFT                            13
#define PMIC_FG_LATCHDATA_ST_ADDR                           \
	MT6359_FGADC_CON1
#define PMIC_FG_LATCHDATA_ST_MASK                           0x1
#define PMIC_FG_LATCHDATA_ST_SHIFT                          15
#define PMIC_EVENT_FG_BAT_H_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_BAT_H_MASK                            0x1
#define PMIC_EVENT_FG_BAT_H_SHIFT                           0
#define PMIC_EVENT_FG_BAT_L_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_BAT_L_MASK                            0x1
#define PMIC_EVENT_FG_BAT_L_SHIFT                           1
#define PMIC_EVENT_FG_CUR_H_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CUR_H_MASK                            0x1
#define PMIC_EVENT_FG_CUR_H_SHIFT                           2
#define PMIC_EVENT_FG_CUR_L_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CUR_L_MASK                            0x1
#define PMIC_EVENT_FG_CUR_L_SHIFT                           3
#define PMIC_EVENT_FG_ZCV_ADDR                              \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_ZCV_MASK                              0x1
#define PMIC_EVENT_FG_ZCV_SHIFT                             4
#define PMIC_EVENT_FG_N_CHARGE_L_ADDR                       \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_N_CHARGE_L_MASK                       0x1
#define PMIC_EVENT_FG_N_CHARGE_L_SHIFT                      9
#define PMIC_EVENT_FG_IAVG_H_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_IAVG_H_MASK                           0x1
#define PMIC_EVENT_FG_IAVG_H_SHIFT                          10
#define PMIC_EVENT_FG_IAVG_L_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_IAVG_L_MASK                           0x1
#define PMIC_EVENT_FG_IAVG_L_SHIFT                          11
#define PMIC_EVENT_FG_DISCHARGE_ADDR                        \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_DISCHARGE_MASK                        0x1
#define PMIC_EVENT_FG_DISCHARGE_SHIFT                       14
#define PMIC_EVENT_FG_CHARGE_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CHARGE_MASK                           0x1
#define PMIC_EVENT_FG_CHARGE_SHIFT                          15
#define PMIC_FG_OSR1_ADDR                                   \
	MT6359_FGADC_CON3
#define PMIC_FG_OSR1_MASK                                   0xF
#define PMIC_FG_OSR1_SHIFT                                  0
#define PMIC_FG_OSR2_ADDR                                   \
	MT6359_FGADC_CON3
#define PMIC_FG_OSR2_MASK                                   0x7
#define PMIC_FG_OSR2_SHIFT                                  8
#define PMIC_FG_FP_RECAL_EN_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_FP_RECAL_EN_MASK                            0x1
#define PMIC_FG_FP_RECAL_EN_SHIFT                           0
#define PMIC_FG_CUR_OV_MULT_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_CUR_OV_MULT_MASK                            0x1
#define PMIC_FG_CUR_OV_MULT_SHIFT                           1
#define PMIC_FG_ADJ_OFFSET_EN_ADDR                          \
	MT6359_FGADC_CON4
#define PMIC_FG_ADJ_OFFSET_EN_MASK                          0x1
#define PMIC_FG_ADJ_OFFSET_EN_SHIFT                         2
#define PMIC_FG_ADC_AUTORST_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_ADC_AUTORST_MASK                            0x1
#define PMIC_FG_ADC_AUTORST_SHIFT                           3
#define PMIC_FG_ADC_RSTDETECT_ADDR                          \
	MT6359_FGADC_CON4
#define PMIC_FG_ADC_RSTDETECT_MASK                          0x1
#define PMIC_FG_ADC_RSTDETECT_SHIFT                         4
#define PMIC_FG_VA_ERR_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ERR_MASK                                 0x1
#define PMIC_FG_VA_ERR_SHIFT                                5
#define PMIC_FG_VA_AON_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_AON_MASK                                 0x1
#define PMIC_FG_VA_AON_SHIFT                                6
#define PMIC_FG_VA_AOFF_ADDR                                \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_AOFF_MASK                                0x1
#define PMIC_FG_VA_AOFF_SHIFT                               7
#define PMIC_FG_SON_SW_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_SON_SW_MASK                                 0x1
#define PMIC_FG_SON_SW_SHIFT                                8
#define PMIC_FG_SON_SW_MODE_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_SON_SW_MODE_MASK                            0x1
#define PMIC_FG_SON_SW_MODE_SHIFT                           9
#define PMIC_PWR_FG_VA_ACK_ADDR                             \
	MT6359_FGADC_CON4
#define PMIC_PWR_FG_VA_ACK_MASK                             0x1
#define PMIC_PWR_FG_VA_ACK_SHIFT                            10
#define PMIC_PWR_FG_VA_REQ_ADDR                             \
	MT6359_FGADC_CON4
#define PMIC_PWR_FG_VA_REQ_MASK                             0x1
#define PMIC_PWR_FG_VA_REQ_SHIFT                            11
#define PMIC_FG_VA_ACK_SW_ADDR                              \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ACK_SW_MASK                              0x1
#define PMIC_FG_VA_ACK_SW_SHIFT                             12
#define PMIC_FG_VA_ACK_SW_MODE_ADDR                         \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ACK_SW_MODE_MASK                         0x1
#define PMIC_FG_VA_ACK_SW_MODE_SHIFT                        13
#define PMIC_FG_VA_REQ_SW_ADDR                              \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_REQ_SW_MASK                              0x1
#define PMIC_FG_VA_REQ_SW_SHIFT                             14
#define PMIC_FG_VA_REQ_SW_MODE_ADDR                         \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_REQ_SW_MODE_MASK                         0x1
#define PMIC_FG_VA_REQ_SW_MODE_SHIFT                        15
#define PMIC_FGADC_CON5_RSV_ADDR                            \
	MT6359_FGADC_CON5
#define PMIC_FGADC_CON5_RSV_MASK                            0xF
#define PMIC_FGADC_CON5_RSV_SHIFT                           0
#define PMIC_FG_RSTB_STATUS_ADDR                            \
	MT6359_FGADC_RST_CON0
#define PMIC_FG_RSTB_STATUS_MASK                            0x1
#define PMIC_FG_RSTB_STATUS_SHIFT                           0
#define PMIC_FG_CAR_15_00_ADDR                              \
	MT6359_FGADC_CAR_CON0
#define PMIC_FG_CAR_15_00_MASK                              0xFFFF
#define PMIC_FG_CAR_15_00_SHIFT                             0
#define PMIC_FG_CAR_31_16_ADDR                              \
	MT6359_FGADC_CAR_CON1
#define PMIC_FG_CAR_31_16_MASK                              0xFFFF
#define PMIC_FG_CAR_31_16_SHIFT                             0
#define PMIC_FG_BAT_LTH_15_00_ADDR                          \
	MT6359_FGADC_CARTH_CON0
#define PMIC_FG_BAT_LTH_15_00_MASK                          0xFFFF
#define PMIC_FG_BAT_LTH_15_00_SHIFT                         0
#define PMIC_FG_BAT_LTH_31_16_ADDR                          \
	MT6359_FGADC_CARTH_CON1
#define PMIC_FG_BAT_LTH_31_16_MASK                          0xFFFF
#define PMIC_FG_BAT_LTH_31_16_SHIFT                         0
#define PMIC_FG_BAT_HTH_15_00_ADDR                          \
	MT6359_FGADC_CARTH_CON2
#define PMIC_FG_BAT_HTH_15_00_MASK                          0xFFFF
#define PMIC_FG_BAT_HTH_15_00_SHIFT                         0
#define PMIC_FG_BAT_HTH_31_16_ADDR                          \
	MT6359_FGADC_CARTH_CON3
#define PMIC_FG_BAT_HTH_31_16_MASK                          0xFFFF
#define PMIC_FG_BAT_HTH_31_16_SHIFT                         0
#define PMIC_FG_NCAR_15_00_ADDR                             \
	MT6359_FGADC_NCAR_CON0
#define PMIC_FG_NCAR_15_00_MASK                             0xFFFF
#define PMIC_FG_NCAR_15_00_SHIFT                            0
#define PMIC_FG_NCAR_31_16_ADDR                             \
	MT6359_FGADC_NCAR_CON1
#define PMIC_FG_NCAR_31_16_MASK                             0xFFFF
#define PMIC_FG_NCAR_31_16_SHIFT                            0
#define PMIC_FG_N_CHARGE_LTH_15_00_ADDR                     \
	MT6359_FGADC_NCAR_CON2
#define PMIC_FG_N_CHARGE_LTH_15_00_MASK                     0xFFFF
#define PMIC_FG_N_CHARGE_LTH_15_00_SHIFT                    0
#define PMIC_FG_N_CHARGE_LTH_31_16_ADDR                     \
	MT6359_FGADC_NCAR_CON3
#define PMIC_FG_N_CHARGE_LTH_31_16_MASK                     0xFFFF
#define PMIC_FG_N_CHARGE_LTH_31_16_SHIFT                    0
#define PMIC_FG_IAVG_15_00_ADDR                             \
	MT6359_FGADC_IAVG_CON0
#define PMIC_FG_IAVG_15_00_MASK                             0xFFFF
#define PMIC_FG_IAVG_15_00_SHIFT                            0
#define PMIC_FG_IAVG_27_16_ADDR                             \
	MT6359_FGADC_IAVG_CON1
#define PMIC_FG_IAVG_27_16_MASK                             0xFFF
#define PMIC_FG_IAVG_27_16_SHIFT                            0
#define PMIC_FG_IAVG_VLD_ADDR                               \
	MT6359_FGADC_IAVG_CON1
#define PMIC_FG_IAVG_VLD_MASK                               0x1
#define PMIC_FG_IAVG_VLD_SHIFT                              15
#define PMIC_FG_IAVG_LTH_15_00_ADDR                         \
	MT6359_FGADC_IAVG_CON2
#define PMIC_FG_IAVG_LTH_15_00_MASK                         0xFFFF
#define PMIC_FG_IAVG_LTH_15_00_SHIFT                        0
#define PMIC_FG_IAVG_LTH_28_16_ADDR                         \
	MT6359_FGADC_IAVG_CON3
#define PMIC_FG_IAVG_LTH_28_16_MASK                         0x1FFF
#define PMIC_FG_IAVG_LTH_28_16_SHIFT                        0
#define PMIC_FG_IAVG_HTH_15_00_ADDR                         \
	MT6359_FGADC_IAVG_CON4
#define PMIC_FG_IAVG_HTH_15_00_MASK                         0xFFFF
#define PMIC_FG_IAVG_HTH_15_00_SHIFT                        0
#define PMIC_FG_IAVG_HTH_28_16_ADDR                         \
	MT6359_FGADC_IAVG_CON5
#define PMIC_FG_IAVG_HTH_28_16_MASK                         0x1FFF
#define PMIC_FG_IAVG_HTH_28_16_SHIFT                        0
#define PMIC_FG_NTER_15_00_ADDR                             \
	MT6359_FGADC_NTER_CON0
#define PMIC_FG_NTER_15_00_MASK                             0xFFFF
#define PMIC_FG_NTER_15_00_SHIFT                            0
#define PMIC_FG_NTER_29_16_ADDR                             \
	MT6359_FGADC_NTER_CON1
#define PMIC_FG_NTER_29_16_MASK                             0x3FFF
#define PMIC_FG_NTER_29_16_SHIFT                            0
#define PMIC_FG_SON_SLP_CUR_TH_ADDR                         \
	MT6359_FGADC_SON_CON0
#define PMIC_FG_SON_SLP_CUR_TH_MASK                         0xFFFF
#define PMIC_FG_SON_SLP_CUR_TH_SHIFT                        0
#define PMIC_FG_SON_SLP_TIME_ADDR                           \
	MT6359_FGADC_SON_CON1
#define PMIC_FG_SON_SLP_TIME_MASK                           0x3FF
#define PMIC_FG_SON_SLP_TIME_SHIFT                          0
#define PMIC_FG_SON_DET_TIME_ADDR                           \
	MT6359_FGADC_SON_CON2
#define PMIC_FG_SON_DET_TIME_MASK                           0x3FF
#define PMIC_FG_SON_DET_TIME_SHIFT                          0
#define PMIC_FG_SOFF_SLP_CUR_TH_ADDR                        \
	MT6359_FGADC_SOFF_CON0
#define PMIC_FG_SOFF_SLP_CUR_TH_MASK                        0xFFFF
#define PMIC_FG_SOFF_SLP_CUR_TH_SHIFT                       0
#define PMIC_FG_SOFF_SLP_TIME_ADDR                          \
	MT6359_FGADC_SOFF_CON1
#define PMIC_FG_SOFF_SLP_TIME_MASK                          0x3FF
#define PMIC_FG_SOFF_SLP_TIME_SHIFT                         0
#define PMIC_FG_SOFF_DET_TIME_ADDR                          \
	MT6359_FGADC_SOFF_CON2
#define PMIC_FG_SOFF_DET_TIME_MASK                          0x3FF
#define PMIC_FG_SOFF_DET_TIME_SHIFT                         0
#define PMIC_FG_SOFF_TIME_15_00_ADDR                        \
	MT6359_FGADC_SOFF_CON3
#define PMIC_FG_SOFF_TIME_15_00_MASK                        0xFFFF
#define PMIC_FG_SOFF_TIME_15_00_SHIFT                       0
#define PMIC_FG_SOFF_TIME_29_16_ADDR                        \
	MT6359_FGADC_SOFF_CON4
#define PMIC_FG_SOFF_TIME_29_16_MASK                        0x3FFF
#define PMIC_FG_SOFF_TIME_29_16_SHIFT                       0
#define PMIC_FG_SOFF_ADDR                                   \
	MT6359_FGADC_SOFF_CON4
#define PMIC_FG_SOFF_MASK                                   0x1
#define PMIC_FG_SOFF_SHIFT                                  15
#define PMIC_FG_ZCV_DET_IV_ADDR                             \
	MT6359_FGADC_ZCV_CON0
#define PMIC_FG_ZCV_DET_IV_MASK                             0xF
#define PMIC_FG_ZCV_DET_IV_SHIFT                            0
#define PMIC_FGADC_ZCV_CON0_RSV_ADDR                        \
	MT6359_FGADC_ZCV_CON0
#define PMIC_FGADC_ZCV_CON0_RSV_MASK                        0x1
#define PMIC_FGADC_ZCV_CON0_RSV_SHIFT                       15
#define PMIC_FG_ZCV_CURR_ADDR                               \
	MT6359_FGADC_ZCV_CON1
#define PMIC_FG_ZCV_CURR_MASK                               0xFFFF
#define PMIC_FG_ZCV_CURR_SHIFT                              0
#define PMIC_FG_ZCV_CAR_15_00_ADDR                          \
	MT6359_FGADC_ZCV_CON2
#define PMIC_FG_ZCV_CAR_15_00_MASK                          0xFFFF
#define PMIC_FG_ZCV_CAR_15_00_SHIFT                         0
#define PMIC_FG_ZCV_CAR_31_16_ADDR                          \
	MT6359_FGADC_ZCV_CON3
#define PMIC_FG_ZCV_CAR_31_16_MASK                          0xFFFF
#define PMIC_FG_ZCV_CAR_31_16_SHIFT                         0
#define PMIC_FG_ZCV_CAR_TH_15_00_ADDR                       \
	MT6359_FGADC_ZCVTH_CON0
#define PMIC_FG_ZCV_CAR_TH_15_00_MASK                       0xFFFF
#define PMIC_FG_ZCV_CAR_TH_15_00_SHIFT                      0
#define PMIC_FG_ZCV_CAR_TH_30_16_ADDR                       \
	MT6359_FGADC_ZCVTH_CON1
#define PMIC_FG_ZCV_CAR_TH_30_16_MASK                       0x7FFF
#define PMIC_FG_ZCV_CAR_TH_30_16_SHIFT                      0
#define PMIC_FGADC1_ANA_ID_ADDR                             \
	MT6359_FGADC1_DSN_ID
#define PMIC_FGADC1_ANA_ID_MASK                             0xFF
#define PMIC_FGADC1_ANA_ID_SHIFT                            0
#define PMIC_FGADC1_DIG_ID_ADDR                             \
	MT6359_FGADC1_DSN_ID
#define PMIC_FGADC1_DIG_ID_MASK                             0xFF
#define PMIC_FGADC1_DIG_ID_SHIFT                            8
#define PMIC_FGADC1_ANA_MINOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MINOR_REV_MASK                      0xF
#define PMIC_FGADC1_ANA_MINOR_REV_SHIFT                     0
#define PMIC_FGADC1_ANA_MAJOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC1_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_FGADC1_DIG_MINOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_DIG_MINOR_REV_MASK                      0xF
#define PMIC_FGADC1_DIG_MINOR_REV_SHIFT                     8
#define PMIC_FGADC1_DIG_MAJOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC1_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_FGADC1_DSN_CBS_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_CBS_MASK                            0x3
#define PMIC_FGADC1_DSN_CBS_SHIFT                           0
#define PMIC_FGADC1_DSN_BIX_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_BIX_MASK                            0x3
#define PMIC_FGADC1_DSN_BIX_SHIFT                           2
#define PMIC_FGADC1_DSN_ESP_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_ESP_MASK                            0xFF
#define PMIC_FGADC1_DSN_ESP_SHIFT                           8
#define PMIC_FGADC1_DSN_FPI_ADDR                            \
	MT6359_FGADC1_DSN_DXI
#define PMIC_FGADC1_DSN_FPI_MASK                            0xFF
#define PMIC_FGADC1_DSN_FPI_SHIFT                           0
#define PMIC_FG_R_CURR_ADDR                                 \
	MT6359_FGADC_R_CON0
#define PMIC_FG_R_CURR_MASK                                 0xFFFF
#define PMIC_FG_R_CURR_SHIFT                                0
#define PMIC_FG_CURRENT_OUT_ADDR                            \
	MT6359_FGADC_CUR_CON0
#define PMIC_FG_CURRENT_OUT_MASK                            0xFFFF
#define PMIC_FG_CURRENT_OUT_SHIFT                           0
#define PMIC_FG_CUR_LTH_ADDR                                \
	MT6359_FGADC_CUR_CON1
#define PMIC_FG_CUR_LTH_MASK                                0xFFFF
#define PMIC_FG_CUR_LTH_SHIFT                               0
#define PMIC_FG_CUR_HTH_ADDR                                \
	MT6359_FGADC_CUR_CON2
#define PMIC_FG_CUR_HTH_MASK                                0xFFFF
#define PMIC_FG_CUR_HTH_SHIFT                               0
#define PMIC_FG_CIC2_ADDR                                   \
	MT6359_FGADC_CUR_CON3
#define PMIC_FG_CIC2_MASK                                   0xFFFF
#define PMIC_FG_CIC2_SHIFT                                  0
#define PMIC_FG_OFFSET_ADDR                                 \
	MT6359_FGADC_OFFSET_CON0
#define PMIC_FG_OFFSET_MASK                                 0xFFFF
#define PMIC_FG_OFFSET_SHIFT                                0
#define PMIC_FG_ADJUST_OFFSET_VALUE_ADDR                    \
	MT6359_FGADC_OFFSET_CON1
#define PMIC_FG_ADJUST_OFFSET_VALUE_MASK                    0xFFFF
#define PMIC_FG_ADJUST_OFFSET_VALUE_SHIFT                   0
#define PMIC_FG_GAIN_ADDR                                   \
	MT6359_FGADC_GAIN_CON0
#define PMIC_FG_GAIN_MASK                                   0x1FFF
#define PMIC_FG_GAIN_SHIFT                                  0
#define PMIC_FG_MODE_ADDR                                   \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_MODE_MASK                                   0x1
#define PMIC_FG_MODE_SHIFT                                  0
#define PMIC_FG_RST_SW_ADDR                                 \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_RST_SW_MASK                                 0x1
#define PMIC_FG_RST_SW_SHIFT                                1
#define PMIC_FG_FGCAL_EN_SW_ADDR                            \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_FGCAL_EN_SW_MASK                            0x1
#define PMIC_FG_FGCAL_EN_SW_SHIFT                           2
#define PMIC_FG_FGADC_EN_SW_ADDR                            \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_FGADC_EN_SW_MASK                            0x1
#define PMIC_FG_FGADC_EN_SW_SHIFT                           3
#define PMIC_RG_SYSTEM_INFO_CON0_ADDR                       \
	MT6359_SYSTEM_INFO_CON0
#define PMIC_RG_SYSTEM_INFO_CON0_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON0_SHIFT                      0
#define PMIC_RG_SYSTEM_INFO_CON1_ADDR                       \
	MT6359_SYSTEM_INFO_CON1
#define PMIC_RG_SYSTEM_INFO_CON1_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON1_SHIFT                      0
#define PMIC_RG_SYSTEM_INFO_CON2_ADDR                       \
	MT6359_SYSTEM_INFO_CON2
#define PMIC_RG_SYSTEM_INFO_CON2_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON2_SHIFT                      0
#define PMIC_BATON_ANA_ANA_ID_ADDR                          \
	MT6359_BATON_ANA_DSN_ID
#define PMIC_BATON_ANA_ANA_ID_MASK                          0xFF
#define PMIC_BATON_ANA_ANA_ID_SHIFT                         0
#define PMIC_BATON_ANA_DIG_ID_ADDR                          \
	MT6359_BATON_ANA_DSN_ID
#define PMIC_BATON_ANA_DIG_ID_MASK                          0xFF
#define PMIC_BATON_ANA_DIG_ID_SHIFT                         8
#define PMIC_BATON_ANA_ANA_MINOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MINOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_ANA_MINOR_REV_SHIFT                  0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_BATON_ANA_DIG_MINOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_DIG_MINOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_DIG_MINOR_REV_SHIFT                  8
#define PMIC_BATON_ANA_DIG_MAJOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_BATON_ANA_DSN_CBS_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_CBS_MASK                         0x3
#define PMIC_BATON_ANA_DSN_CBS_SHIFT                        0
#define PMIC_BATON_ANA_DSN_BIX_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_BIX_MASK                         0x3
#define PMIC_BATON_ANA_DSN_BIX_SHIFT                        2
#define PMIC_BATON_ANA_DSN_ESP_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_ESP_MASK                         0xFF
#define PMIC_BATON_ANA_DSN_ESP_SHIFT                        8
#define PMIC_BATON_ANA_DSN_FPI_ADDR                         \
	MT6359_BATON_ANA_DSN_DXI
#define PMIC_BATON_ANA_DSN_FPI_MASK                         0xFF
#define PMIC_BATON_ANA_DSN_FPI_SHIFT                        0
#define PMIC_RG_BATON_EN_ADDR                               \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BATON_EN_MASK                               0x1
#define PMIC_RG_BATON_EN_SHIFT                              0
#define PMIC_RG_BIF_BATID_SW_EN_ADDR                        \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BIF_BATID_SW_EN_MASK                        0x1
#define PMIC_RG_BIF_BATID_SW_EN_SHIFT                       1
#define PMIC_RG_QI_BATON_LT_EN_ADDR                         \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_QI_BATON_LT_EN_MASK                         0x1
#define PMIC_RG_QI_BATON_LT_EN_SHIFT                        2
#define PMIC_RG_BATON_HT_EN_ADDR                            \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BATON_HT_EN_MASK                            0x1
#define PMIC_RG_BATON_HT_EN_SHIFT                           3
#define PMIC_DA_BATON_HT_EN_ADDR                            \
	MT6359_BATON_ANA_MON0
#define PMIC_DA_BATON_HT_EN_MASK                            0x1
#define PMIC_DA_BATON_HT_EN_SHIFT                           0
#define PMIC_AD_BATON_UNDET_ADDR                            \
	MT6359_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_MASK                            0x1
#define PMIC_AD_BATON_UNDET_SHIFT                           1
#define PMIC_AD_BATON_UNDET_RAW_ADDR                        \
	MT6359_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_RAW_MASK                        0x1
#define PMIC_AD_BATON_UNDET_RAW_SHIFT                       2
#define PMIC_DA_BIF_TX_EN_ADDR                              \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_TX_EN_MASK                              0x1
#define PMIC_DA_BIF_TX_EN_SHIFT                             0
#define PMIC_DA_BIF_TX_DATA_ADDR                            \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_TX_DATA_MASK                            0x1
#define PMIC_DA_BIF_TX_DATA_SHIFT                           1
#define PMIC_DA_BIF_RX_EN_ADDR                              \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_RX_EN_MASK                              0x1
#define PMIC_DA_BIF_RX_EN_SHIFT                             2
#define PMIC_AD_BIF_RX_DATA_ADDR                            \
	MT6359_BIF_ANA_MON0
#define PMIC_AD_BIF_RX_DATA_MASK                            0x1
#define PMIC_AD_BIF_RX_DATA_SHIFT                           3
#define PMIC_BATON_ANA_ID_ADDR                              \
	MT6359_BATON_DSN_ID
#define PMIC_BATON_ANA_ID_MASK                              0xFF
#define PMIC_BATON_ANA_ID_SHIFT                             0
#define PMIC_BATON_DIG_ID_ADDR                              \
	MT6359_BATON_DSN_ID
#define PMIC_BATON_DIG_ID_MASK                              0xFF
#define PMIC_BATON_DIG_ID_SHIFT                             8
#define PMIC_BATON_ANA_MINOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_ANA_MINOR_REV_MASK                       0xF
#define PMIC_BATON_ANA_MINOR_REV_SHIFT                      0
#define PMIC_BATON_ANA_MAJOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_ANA_MAJOR_REV_MASK                       0xF
#define PMIC_BATON_ANA_MAJOR_REV_SHIFT                      4
#define PMIC_BATON_DIG_MINOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_DIG_MINOR_REV_MASK                       0xF
#define PMIC_BATON_DIG_MINOR_REV_SHIFT                      8
#define PMIC_BATON_DIG_MAJOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_DIG_MAJOR_REV_MASK                       0xF
#define PMIC_BATON_DIG_MAJOR_REV_SHIFT                      12
#define PMIC_BATON_DSN_CBS_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_CBS_MASK                             0x3
#define PMIC_BATON_DSN_CBS_SHIFT                            0
#define PMIC_BATON_DSN_BIX_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_BIX_MASK                             0x3
#define PMIC_BATON_DSN_BIX_SHIFT                            2
#define PMIC_BATON_DSN_ESP_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_ESP_MASK                             0xFF
#define PMIC_BATON_DSN_ESP_SHIFT                            8
#define PMIC_BATON_DSN_FPI_ADDR                             \
	MT6359_BATON_DSN_DXI
#define PMIC_BATON_DSN_FPI_MASK                             0xFF
#define PMIC_BATON_DSN_FPI_SHIFT                            0
#define PMIC_RG_BATON_DEBOUNCE_WND_ADDR                     \
	MT6359_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_WND_MASK                     0x3
#define PMIC_RG_BATON_DEBOUNCE_WND_SHIFT                    0
#define PMIC_RG_BATON_DEBOUNCE_THD_ADDR                     \
	MT6359_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_THD_MASK                     0x3
#define PMIC_RG_BATON_DEBOUNCE_THD_SHIFT                    2
#define PMIC_RG_BATON_CHRDET_TESTMODE_ADDR                  \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_CHRDET_TESTMODE_MASK                  0x1
#define PMIC_RG_BATON_CHRDET_TESTMODE_SHIFT                 0
#define PMIC_RG_BATON_UNDET_TESTMODE_ADDR                   \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_UNDET_TESTMODE_MASK                   0x1
#define PMIC_RG_BATON_UNDET_TESTMODE_SHIFT                  1
#define PMIC_RG_BATON_AUXADC_TESTMODE_ADDR                  \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_AUXADC_TESTMODE_MASK                  0x1
#define PMIC_RG_BATON_AUXADC_TESTMODE_SHIFT                 2
#define PMIC_RG_BATON_FGADC_TESTMODE_ADDR                   \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_FGADC_TESTMODE_MASK                   0x1
#define PMIC_RG_BATON_FGADC_TESTMODE_SHIFT                  3
#define PMIC_RG_BATON_RTC_TESTMODE_ADDR                     \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_RTC_TESTMODE_MASK                     0x1
#define PMIC_RG_BATON_RTC_TESTMODE_SHIFT                    4
#define PMIC_RG_BATON_BIF_TESTMODE_ADDR                     \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_BIF_TESTMODE_MASK                     0x1
#define PMIC_RG_BATON_BIF_TESTMODE_SHIFT                    5
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_ADDR              \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_MASK              0x1
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_SHIFT             6
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_ADDR              \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_MASK              0x1
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_SHIFT             7
#define PMIC_RG_BATON_CHRDET_SW_ADDR                        \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_CHRDET_SW_MASK                        0x1
#define PMIC_RG_BATON_CHRDET_SW_SHIFT                       8
#define PMIC_RG_BATON_UNDET_SW_ADDR                         \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_UNDET_SW_MASK                         0x1
#define PMIC_RG_BATON_UNDET_SW_SHIFT                        9
#define PMIC_RG_BATON_AUXADC_SW_ADDR                        \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_AUXADC_SW_MASK                        0x1
#define PMIC_RG_BATON_AUXADC_SW_SHIFT                       10
#define PMIC_RG_BATON_FGADC_SW_ADDR                         \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_FGADC_SW_MASK                         0x1
#define PMIC_RG_BATON_FGADC_SW_SHIFT                        11
#define PMIC_RG_BATON_RTC_SW_ADDR                           \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_RTC_SW_MASK                           0x1
#define PMIC_RG_BATON_RTC_SW_SHIFT                          12
#define PMIC_RG_BATON_BIF_SW_ADDR                           \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_BIF_SW_MASK                           0x1
#define PMIC_RG_BATON_BIF_SW_SHIFT                          13
#define PMIC_RG_BATON_VBIF28_REQ_SW_ADDR                    \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_REQ_SW_MASK                    0x1
#define PMIC_RG_BATON_VBIF28_REQ_SW_SHIFT                   14
#define PMIC_RG_BATON_VBIF28_ACK_SW_ADDR                    \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_ACK_SW_MASK                    0x1
#define PMIC_RG_BATON_VBIF28_ACK_SW_SHIFT                   15
#define PMIC_BATON_DEB_ADDR                                 \
	MT6359_BATON_CON2
#define PMIC_BATON_DEB_MASK                                 0x1
#define PMIC_BATON_DEB_SHIFT                                0
#define PMIC_BATON_AUXADC_SET_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_AUXADC_SET_MASK                          0x1
#define PMIC_BATON_AUXADC_SET_SHIFT                         1
#define PMIC_BATON_DEB_VLD_ADDR                             \
	MT6359_BATON_CON2
#define PMIC_BATON_DEB_VLD_MASK                             0x1
#define PMIC_BATON_DEB_VLD_SHIFT                            2
#define PMIC_BATON_BIF_STATUS_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_BIF_STATUS_MASK                          0x1
#define PMIC_BATON_BIF_STATUS_SHIFT                         3
#define PMIC_BATON_RTC_STATUS_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_RTC_STATUS_MASK                          0x1
#define PMIC_BATON_RTC_STATUS_SHIFT                         4
#define PMIC_BATON_FGADC_STATUS_ADDR                        \
	MT6359_BATON_CON2
#define PMIC_BATON_FGADC_STATUS_MASK                        0x1
#define PMIC_BATON_FGADC_STATUS_SHIFT                       5
#define PMIC_BATON_AUXADC_TRIG_ADDR                         \
	MT6359_BATON_CON2
#define PMIC_BATON_AUXADC_TRIG_MASK                         0x1
#define PMIC_BATON_AUXADC_TRIG_SHIFT                        6
#define PMIC_BATON_CHRDET_DEB_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_CHRDET_DEB_MASK                          0x1
#define PMIC_BATON_CHRDET_DEB_SHIFT                         7
#define PMIC_PWR_BATON_VBIF28_ACK_ADDR                      \
	MT6359_BATON_CON2
#define PMIC_PWR_BATON_VBIF28_ACK_MASK                      0x1
#define PMIC_PWR_BATON_VBIF28_ACK_SHIFT                     10
#define PMIC_PWR_BATON_VBIF28_REQ_ADDR                      \
	MT6359_BATON_CON2
#define PMIC_PWR_BATON_VBIF28_REQ_MASK                      0x1
#define PMIC_PWR_BATON_VBIF28_REQ_SHIFT                     11
#define PMIC_BATON_RSV_0_ADDR                               \
	MT6359_BATON_CON2
#define PMIC_BATON_RSV_0_MASK                               0xF
#define PMIC_BATON_RSV_0_SHIFT                              12
#define PMIC_BIF_ANA_ID_ADDR                                \
	MT6359_BIF_DSN_ID
#define PMIC_BIF_ANA_ID_MASK                                0xFF
#define PMIC_BIF_ANA_ID_SHIFT                               0
#define PMIC_BIF_DIG_ID_ADDR                                \
	MT6359_BIF_DSN_ID
#define PMIC_BIF_DIG_ID_MASK                                0xFF
#define PMIC_BIF_DIG_ID_SHIFT                               8
#define PMIC_BIF_ANA_MINOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_ANA_MINOR_REV_MASK                         0xF
#define PMIC_BIF_ANA_MINOR_REV_SHIFT                        0
#define PMIC_BIF_ANA_MAJOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_ANA_MAJOR_REV_MASK                         0xF
#define PMIC_BIF_ANA_MAJOR_REV_SHIFT                        4
#define PMIC_BIF_DIG_MINOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_DIG_MINOR_REV_MASK                         0xF
#define PMIC_BIF_DIG_MINOR_REV_SHIFT                        8
#define PMIC_BIF_DIG_MAJOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_DIG_MAJOR_REV_MASK                         0xF
#define PMIC_BIF_DIG_MAJOR_REV_SHIFT                        12
#define PMIC_BIF_DSN_CBS_ADDR                               \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_DSN_CBS_MASK                               0x3
#define PMIC_BIF_DSN_CBS_SHIFT                              0
#define PMIC_BIF_DSN_BIX_ADDR                               \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_DSN_BIX_MASK                               0x3
#define PMIC_BIF_DSN_BIX_SHIFT                              2
#define PMIC_BIF_ESP_ADDR                                   \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_ESP_MASK                                   0xFF
#define PMIC_BIF_ESP_SHIFT                                  8
#define PMIC_BIF_DSN_FPI_ADDR                               \
	MT6359_BIF_DSN_DXI
#define PMIC_BIF_DSN_FPI_MASK                               0xFF
#define PMIC_BIF_DSN_FPI_SHIFT                              0
#define PMIC_BIF_COMMAND_0_ADDR                             \
	MT6359_BIF_CON0
#define PMIC_BIF_COMMAND_0_MASK                             0x7FF
#define PMIC_BIF_COMMAND_0_SHIFT                            0
#define PMIC_BIF_COMMAND_1_ADDR                             \
	MT6359_BIF_CON1
#define PMIC_BIF_COMMAND_1_MASK                             0x7FF
#define PMIC_BIF_COMMAND_1_SHIFT                            0
#define PMIC_BIF_COMMAND_2_ADDR                             \
	MT6359_BIF_CON2
#define PMIC_BIF_COMMAND_2_MASK                             0x7FF
#define PMIC_BIF_COMMAND_2_SHIFT                            0
#define PMIC_BIF_COMMAND_3_ADDR                             \
	MT6359_BIF_CON3
#define PMIC_BIF_COMMAND_3_MASK                             0x7FF
#define PMIC_BIF_COMMAND_3_SHIFT                            0
#define PMIC_BIF_COMMAND_4_ADDR                             \
	MT6359_BIF_CON4
#define PMIC_BIF_COMMAND_4_MASK                             0x7FF
#define PMIC_BIF_COMMAND_4_SHIFT                            0
#define PMIC_BIF_COMMAND_5_ADDR                             \
	MT6359_BIF_CON5
#define PMIC_BIF_COMMAND_5_MASK                             0x7FF
#define PMIC_BIF_COMMAND_5_SHIFT                            0
#define PMIC_BIF_COMMAND_6_ADDR                             \
	MT6359_BIF_CON6
#define PMIC_BIF_COMMAND_6_MASK                             0x7FF
#define PMIC_BIF_COMMAND_6_SHIFT                            0
#define PMIC_BIF_COMMAND_7_ADDR                             \
	MT6359_BIF_CON7
#define PMIC_BIF_COMMAND_7_MASK                             0x7FF
#define PMIC_BIF_COMMAND_7_SHIFT                            0
#define PMIC_BIF_COMMAND_8_ADDR                             \
	MT6359_BIF_CON8
#define PMIC_BIF_COMMAND_8_MASK                             0x7FF
#define PMIC_BIF_COMMAND_8_SHIFT                            0
#define PMIC_BIF_COMMAND_9_ADDR                             \
	MT6359_BIF_CON9
#define PMIC_BIF_COMMAND_9_MASK                             0x7FF
#define PMIC_BIF_COMMAND_9_SHIFT                            0
#define PMIC_BIF_COMMAND_10_ADDR                            \
	MT6359_BIF_CON10
#define PMIC_BIF_COMMAND_10_MASK                            0x7FF
#define PMIC_BIF_COMMAND_10_SHIFT                           0
#define PMIC_BIF_COMMAND_11_ADDR                            \
	MT6359_BIF_CON11
#define PMIC_BIF_COMMAND_11_MASK                            0x7FF
#define PMIC_BIF_COMMAND_11_SHIFT                           0
#define PMIC_BIF_COMMAND_12_ADDR                            \
	MT6359_BIF_CON12
#define PMIC_BIF_COMMAND_12_MASK                            0x7FF
#define PMIC_BIF_COMMAND_12_SHIFT                           0
#define PMIC_BIF_COMMAND_13_ADDR                            \
	MT6359_BIF_CON13
#define PMIC_BIF_COMMAND_13_MASK                            0x7FF
#define PMIC_BIF_COMMAND_13_SHIFT                           0
#define PMIC_BIF_COMMAND_14_ADDR                            \
	MT6359_BIF_CON14
#define PMIC_BIF_COMMAND_14_MASK                            0x7FF
#define PMIC_BIF_COMMAND_14_SHIFT                           0
#define PMIC_BIF_RSV_ADDR                                   \
	MT6359_BIF_CON15
#define PMIC_BIF_RSV_MASK                                   0x7F
#define PMIC_BIF_RSV_SHIFT                                  0
#define PMIC_BIF_COMMAND_TYPE_ADDR                          \
	MT6359_BIF_CON15
#define PMIC_BIF_COMMAND_TYPE_MASK                          0x3
#define PMIC_BIF_COMMAND_TYPE_SHIFT                         8
#define PMIC_BIF_LOGIC_0_SET_ADDR                           \
	MT6359_BIF_CON16
#define PMIC_BIF_LOGIC_0_SET_MASK                           0xF
#define PMIC_BIF_LOGIC_0_SET_SHIFT                          0
#define PMIC_BIF_LOGIC_1_SET_ADDR                           \
	MT6359_BIF_CON16
#define PMIC_BIF_LOGIC_1_SET_MASK                           0x1F
#define PMIC_BIF_LOGIC_1_SET_SHIFT                          4
#define PMIC_BIF_STOP_SET_ADDR                              \
	MT6359_BIF_CON16
#define PMIC_BIF_STOP_SET_MASK                              0x3F
#define PMIC_BIF_STOP_SET_SHIFT                             10
#define PMIC_BIF_DEBOUNCE_EN_ADDR                           \
	MT6359_BIF_CON17
#define PMIC_BIF_DEBOUNCE_EN_MASK                           0x1
#define PMIC_BIF_DEBOUNCE_EN_SHIFT                          4
#define PMIC_BIF_READ_EXPECT_NUM_ADDR                       \
	MT6359_BIF_CON17
#define PMIC_BIF_READ_EXPECT_NUM_MASK                       0xF
#define PMIC_BIF_READ_EXPECT_NUM_SHIFT                      12
#define PMIC_BIF_TRASACT_TRIGGER_ADDR                       \
	MT6359_BIF_CON18
#define PMIC_BIF_TRASACT_TRIGGER_MASK                       0x1
#define PMIC_BIF_TRASACT_TRIGGER_SHIFT                      0
#define PMIC_BIF_DATA_NUM_ADDR                              \
	MT6359_BIF_CON19
#define PMIC_BIF_DATA_NUM_MASK                              0xF
#define PMIC_BIF_DATA_NUM_SHIFT                             0
#define PMIC_BIF_RESPONSE_ADDR                              \
	MT6359_BIF_CON19
#define PMIC_BIF_RESPONSE_MASK                              0x1
#define PMIC_BIF_RESPONSE_SHIFT                             12
#define PMIC_BIF_DATA_0_ADDR                                \
	MT6359_BIF_CON20
#define PMIC_BIF_DATA_0_MASK                                0xFF
#define PMIC_BIF_DATA_0_SHIFT                               0
#define PMIC_BIF_ACK_0_ADDR                                 \
	MT6359_BIF_CON20
#define PMIC_BIF_ACK_0_MASK                                 0x1
#define PMIC_BIF_ACK_0_SHIFT                                8
#define PMIC_BIF_ERR_0_ADDR                                 \
	MT6359_BIF_CON20
#define PMIC_BIF_ERR_0_MASK                                 0x1
#define PMIC_BIF_ERR_0_SHIFT                                15
#define PMIC_BIF_DATA_1_ADDR                                \
	MT6359_BIF_CON21
#define PMIC_BIF_DATA_1_MASK                                0xFF
#define PMIC_BIF_DATA_1_SHIFT                               0
#define PMIC_BIF_ACK_1_ADDR                                 \
	MT6359_BIF_CON21
#define PMIC_BIF_ACK_1_MASK                                 0x1
#define PMIC_BIF_ACK_1_SHIFT                                8
#define PMIC_BIF_ERR_1_ADDR                                 \
	MT6359_BIF_CON21
#define PMIC_BIF_ERR_1_MASK                                 0x1
#define PMIC_BIF_ERR_1_SHIFT                                15
#define PMIC_BIF_DATA_2_ADDR                                \
	MT6359_BIF_CON22
#define PMIC_BIF_DATA_2_MASK                                0xFF
#define PMIC_BIF_DATA_2_SHIFT                               0
#define PMIC_BIF_ACK_2_ADDR                                 \
	MT6359_BIF_CON22
#define PMIC_BIF_ACK_2_MASK                                 0x1
#define PMIC_BIF_ACK_2_SHIFT                                8
#define PMIC_BIF_ERR_2_ADDR                                 \
	MT6359_BIF_CON22
#define PMIC_BIF_ERR_2_MASK                                 0x1
#define PMIC_BIF_ERR_2_SHIFT                                15
#define PMIC_BIF_DATA_3_ADDR                                \
	MT6359_BIF_CON23
#define PMIC_BIF_DATA_3_MASK                                0xFF
#define PMIC_BIF_DATA_3_SHIFT                               0
#define PMIC_BIF_ACK_3_ADDR                                 \
	MT6359_BIF_CON23
#define PMIC_BIF_ACK_3_MASK                                 0x1
#define PMIC_BIF_ACK_3_SHIFT                                8
#define PMIC_BIF_ERR_3_ADDR                                 \
	MT6359_BIF_CON23
#define PMIC_BIF_ERR_3_MASK                                 0x1
#define PMIC_BIF_ERR_3_SHIFT                                15
#define PMIC_BIF_DATA_4_ADDR                                \
	MT6359_BIF_CON24
#define PMIC_BIF_DATA_4_MASK                                0xFF
#define PMIC_BIF_DATA_4_SHIFT                               0
#define PMIC_BIF_ACK_4_ADDR                                 \
	MT6359_BIF_CON24
#define PMIC_BIF_ACK_4_MASK                                 0x1
#define PMIC_BIF_ACK_4_SHIFT                                8
#define PMIC_BIF_ERR_4_ADDR                                 \
	MT6359_BIF_CON24
#define PMIC_BIF_ERR_4_MASK                                 0x1
#define PMIC_BIF_ERR_4_SHIFT                                15
#define PMIC_BIF_DATA_5_ADDR                                \
	MT6359_BIF_CON25
#define PMIC_BIF_DATA_5_MASK                                0xFF
#define PMIC_BIF_DATA_5_SHIFT                               0
#define PMIC_BIF_ACK_5_ADDR                                 \
	MT6359_BIF_CON25
#define PMIC_BIF_ACK_5_MASK                                 0x1
#define PMIC_BIF_ACK_5_SHIFT                                8
#define PMIC_BIF_ERR_5_ADDR                                 \
	MT6359_BIF_CON25
#define PMIC_BIF_ERR_5_MASK                                 0x1
#define PMIC_BIF_ERR_5_SHIFT                                15
#define PMIC_BIF_DATA_6_ADDR                                \
	MT6359_BIF_CON26
#define PMIC_BIF_DATA_6_MASK                                0xFF
#define PMIC_BIF_DATA_6_SHIFT                               0
#define PMIC_BIF_ACK_6_ADDR                                 \
	MT6359_BIF_CON26
#define PMIC_BIF_ACK_6_MASK                                 0x1
#define PMIC_BIF_ACK_6_SHIFT                                8
#define PMIC_BIF_ERR_6_ADDR                                 \
	MT6359_BIF_CON26
#define PMIC_BIF_ERR_6_MASK                                 0x1
#define PMIC_BIF_ERR_6_SHIFT                                15
#define PMIC_BIF_DATA_7_ADDR                                \
	MT6359_BIF_CON27
#define PMIC_BIF_DATA_7_MASK                                0xFF
#define PMIC_BIF_DATA_7_SHIFT                               0
#define PMIC_BIF_ACK_7_ADDR                                 \
	MT6359_BIF_CON27
#define PMIC_BIF_ACK_7_MASK                                 0x1
#define PMIC_BIF_ACK_7_SHIFT                                8
#define PMIC_BIF_ERR_7_ADDR                                 \
	MT6359_BIF_CON27
#define PMIC_BIF_ERR_7_MASK                                 0x1
#define PMIC_BIF_ERR_7_SHIFT                                15
#define PMIC_BIF_DATA_8_ADDR                                \
	MT6359_BIF_CON28
#define PMIC_BIF_DATA_8_MASK                                0xFF
#define PMIC_BIF_DATA_8_SHIFT                               0
#define PMIC_BIF_ACK_8_ADDR                                 \
	MT6359_BIF_CON28
#define PMIC_BIF_ACK_8_MASK                                 0x1
#define PMIC_BIF_ACK_8_SHIFT                                8
#define PMIC_BIF_ERR_8_ADDR                                 \
	MT6359_BIF_CON28
#define PMIC_BIF_ERR_8_MASK                                 0x1
#define PMIC_BIF_ERR_8_SHIFT                                15
#define PMIC_BIF_DATA_9_ADDR                                \
	MT6359_BIF_CON29
#define PMIC_BIF_DATA_9_MASK                                0xFF
#define PMIC_BIF_DATA_9_SHIFT                               0
#define PMIC_BIF_ACK_9_ADDR                                 \
	MT6359_BIF_CON29
#define PMIC_BIF_ACK_9_MASK                                 0x1
#define PMIC_BIF_ACK_9_SHIFT                                8
#define PMIC_BIF_ERR_9_ADDR                                 \
	MT6359_BIF_CON29
#define PMIC_BIF_ERR_9_MASK                                 0x1
#define PMIC_BIF_ERR_9_SHIFT                                15
#define PMIC_BIF_TEST_MODE0_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE0_MASK                            0x1
#define PMIC_BIF_TEST_MODE0_SHIFT                           0
#define PMIC_BIF_TEST_MODE1_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE1_MASK                            0x1
#define PMIC_BIF_TEST_MODE1_SHIFT                           1
#define PMIC_BIF_TEST_MODE2_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE2_MASK                            0x1
#define PMIC_BIF_TEST_MODE2_SHIFT                           2
#define PMIC_BIF_TEST_MODE3_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE3_MASK                            0x1
#define PMIC_BIF_TEST_MODE3_SHIFT                           3
#define PMIC_BIF_TEST_MODE4_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE4_MASK                            0x1
#define PMIC_BIF_TEST_MODE4_SHIFT                           4
#define PMIC_BIF_TEST_MODE5_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE5_MASK                            0x1
#define PMIC_BIF_TEST_MODE5_SHIFT                           5
#define PMIC_BIF_TEST_MODE6_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE6_MASK                            0x1
#define PMIC_BIF_TEST_MODE6_SHIFT                           6
#define PMIC_BIF_TEST_MODE7_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE7_MASK                            0x1
#define PMIC_BIF_TEST_MODE7_SHIFT                           7
#define PMIC_BIF_TEST_MODE8_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE8_MASK                            0x1
#define PMIC_BIF_TEST_MODE8_SHIFT                           8
#define PMIC_BIF_BAT_LOST_SW_ADDR                           \
	MT6359_BIF_CON30
#define PMIC_BIF_BAT_LOST_SW_MASK                           0x1
#define PMIC_BIF_BAT_LOST_SW_SHIFT                          11
#define PMIC_BIF_RX_DATA_SW_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_RX_DATA_SW_MASK                            0x1
#define PMIC_BIF_RX_DATA_SW_SHIFT                           12
#define PMIC_BIF_TX_DATA_SW_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TX_DATA_SW_MASK                            0x1
#define PMIC_BIF_TX_DATA_SW_SHIFT                           13
#define PMIC_BIF_RX_EN_SW_ADDR                              \
	MT6359_BIF_CON30
#define PMIC_BIF_RX_EN_SW_MASK                              0x1
#define PMIC_BIF_RX_EN_SW_SHIFT                             14
#define PMIC_BIF_TX_EN_SW_ADDR                              \
	MT6359_BIF_CON30
#define PMIC_BIF_TX_EN_SW_MASK                              0x1
#define PMIC_BIF_TX_EN_SW_SHIFT                             15
#define PMIC_BIF_BACK_NORMAL_ADDR                           \
	MT6359_BIF_CON31
#define PMIC_BIF_BACK_NORMAL_MASK                           0x1
#define PMIC_BIF_BACK_NORMAL_SHIFT                          0
#define PMIC_BIF_IRQ_CLR_ADDR                               \
	MT6359_BIF_CON31
#define PMIC_BIF_IRQ_CLR_MASK                               0x1
#define PMIC_BIF_IRQ_CLR_SHIFT                              1
#define PMIC_BIF_IRQ_ADDR                                   \
	MT6359_BIF_CON31
#define PMIC_BIF_IRQ_MASK                                   0x1
#define PMIC_BIF_IRQ_SHIFT                                  11
#define PMIC_BIF_TIMEOUT_ADDR                               \
	MT6359_BIF_CON31
#define PMIC_BIF_TIMEOUT_MASK                               0x1
#define PMIC_BIF_TIMEOUT_SHIFT                              12
#define PMIC_BIF_BAT_UNDET_ADDR                             \
	MT6359_BIF_CON31
#define PMIC_BIF_BAT_UNDET_MASK                             0x1
#define PMIC_BIF_BAT_UNDET_SHIFT                            13
#define PMIC_BIF_TOTAL_VALID_ADDR                           \
	MT6359_BIF_CON31
#define PMIC_BIF_TOTAL_VALID_MASK                           0x1
#define PMIC_BIF_TOTAL_VALID_SHIFT                          14
#define PMIC_BIF_BUS_STATUS_ADDR                            \
	MT6359_BIF_CON31
#define PMIC_BIF_BUS_STATUS_MASK                            0x1
#define PMIC_BIF_BUS_STATUS_SHIFT                           15
#define PMIC_BIF_POWER_UP_COUNT_ADDR                        \
	MT6359_BIF_CON32
#define PMIC_BIF_POWER_UP_COUNT_MASK                        0x1F
#define PMIC_BIF_POWER_UP_COUNT_SHIFT                       0
#define PMIC_BIF_POWER_UP_ADDR                              \
	MT6359_BIF_CON32
#define PMIC_BIF_POWER_UP_MASK                              0x1
#define PMIC_BIF_POWER_UP_SHIFT                             15
#define PMIC_BIF_RX_ERR_UNKNOWN_ADDR                        \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_UNKNOWN_MASK                        0x1
#define PMIC_BIF_RX_ERR_UNKNOWN_SHIFT                       2
#define PMIC_BIF_RX_ERR_INSUFF_ADDR                         \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_INSUFF_MASK                         0x1
#define PMIC_BIF_RX_ERR_INSUFF_SHIFT                        3
#define PMIC_BIF_RX_ERR_LOWPHASE_ADDR                       \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_LOWPHASE_MASK                       0x1
#define PMIC_BIF_RX_ERR_LOWPHASE_SHIFT                      4
#define PMIC_BIF_RX_STATE_ADDR                              \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_STATE_MASK                              0x7
#define PMIC_BIF_RX_STATE_SHIFT                             5
#define PMIC_BIF_FLOW_CTL_STATE_ADDR                        \
	MT6359_BIF_CON33
#define PMIC_BIF_FLOW_CTL_STATE_MASK                        0x3
#define PMIC_BIF_FLOW_CTL_STATE_SHIFT                       8
#define PMIC_BIF_TX_STATE_ADDR                              \
	MT6359_BIF_CON33
#define PMIC_BIF_TX_STATE_MASK                              0x3
#define PMIC_BIF_TX_STATE_SHIFT                             10
#define PMIC_BIF_TX_DATA_FIANL_ADDR                         \
	MT6359_BIF_CON34
#define PMIC_BIF_TX_DATA_FIANL_MASK                         0xFFFF
#define PMIC_BIF_TX_DATA_FIANL_SHIFT                        0
#define PMIC_BIF_RX_DATA_SAMPLING_ADDR                      \
	MT6359_BIF_CON35
#define PMIC_BIF_RX_DATA_SAMPLING_MASK                      0xFFFF
#define PMIC_BIF_RX_DATA_SAMPLING_SHIFT                     0
#define PMIC_BIF_RX_DATA_RECOVERY_ADDR                      \
	MT6359_BIF_CON36
#define PMIC_BIF_RX_DATA_RECOVERY_MASK                      0x3FFF
#define PMIC_BIF_RX_DATA_RECOVERY_SHIFT                     0
#define PMIC_RG_BATON_HT_EN_PRE_ADDR                        \
	MT6359_BIF_CON36
#define PMIC_RG_BATON_HT_EN_PRE_MASK                        0x1
#define PMIC_RG_BATON_HT_EN_PRE_SHIFT                       14
#define PMIC_RG_BATON_HT_EN_DLY_TIME_ADDR                   \
	MT6359_BIF_CON36
#define PMIC_RG_BATON_HT_EN_DLY_TIME_MASK                   0x1
#define PMIC_RG_BATON_HT_EN_DLY_TIME_SHIFT                  15
#define PMIC_BIF_TIMEOUT_SET_ADDR                           \
	MT6359_BIF_CON37
#define PMIC_BIF_TIMEOUT_SET_MASK                           0xFFFF
#define PMIC_BIF_TIMEOUT_SET_SHIFT                          0
#define PMIC_BIF_RX_DEG_WND_ADDR                            \
	MT6359_BIF_CON38
#define PMIC_BIF_RX_DEG_WND_MASK                            0x7FF
#define PMIC_BIF_RX_DEG_WND_SHIFT                           0
#define PMIC_BIF_RX_DEG_EN_ADDR                             \
	MT6359_BIF_CON38
#define PMIC_BIF_RX_DEG_EN_MASK                             0x1
#define PMIC_BIF_RX_DEG_EN_SHIFT                            15
#define PMIC_BIF_RSV1_ADDR                                  \
	MT6359_BIF_CON39
#define PMIC_BIF_RSV1_MASK                                  0xFF
#define PMIC_BIF_RSV1_SHIFT                                 0
#define PMIC_BIF_RSV0_ADDR                                  \
	MT6359_BIF_CON39
#define PMIC_BIF_RSV0_MASK                                  0xFF
#define PMIC_BIF_RSV0_SHIFT                                 8
#define PMIC_HK_TOP_ANA_ID_ADDR                             \
	MT6359_HK_TOP_ID
#define PMIC_HK_TOP_ANA_ID_MASK                             0xFF
#define PMIC_HK_TOP_ANA_ID_SHIFT                            0
#define PMIC_HK_TOP_DIG_ID_ADDR                             \
	MT6359_HK_TOP_ID
#define PMIC_HK_TOP_DIG_ID_MASK                             0xFF
#define PMIC_HK_TOP_DIG_ID_SHIFT                            8
#define PMIC_HK_TOP_ANA_MINOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_ANA_MINOR_REV_MASK                      0xF
#define PMIC_HK_TOP_ANA_MINOR_REV_SHIFT                     0
#define PMIC_HK_TOP_ANA_MAJOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_HK_TOP_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_HK_TOP_DIG_MINOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_DIG_MINOR_REV_MASK                      0xF
#define PMIC_HK_TOP_DIG_MINOR_REV_SHIFT                     8
#define PMIC_HK_TOP_DIG_MAJOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_HK_TOP_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_HK_TOP_CBS_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_CBS_MASK                                0x3
#define PMIC_HK_TOP_CBS_SHIFT                               0
#define PMIC_HK_TOP_BIX_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_BIX_MASK                                0x3
#define PMIC_HK_TOP_BIX_SHIFT                               2
#define PMIC_HK_TOP_ESP_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_ESP_MASK                                0xFF
#define PMIC_HK_TOP_ESP_SHIFT                               8
#define PMIC_HK_TOP_FPI_ADDR                                \
	MT6359_HK_TOP_DXI
#define PMIC_HK_TOP_FPI_MASK                                0xFF
#define PMIC_HK_TOP_FPI_SHIFT                               0
#define PMIC_HK_CLK_OFFSET_ADDR                             \
	MT6359_HK_TPM0
#define PMIC_HK_CLK_OFFSET_MASK                             0xFF
#define PMIC_HK_CLK_OFFSET_SHIFT                            0
#define PMIC_HK_RST_OFFSET_ADDR                             \
	MT6359_HK_TPM0
#define PMIC_HK_RST_OFFSET_MASK                             0xFF
#define PMIC_HK_RST_OFFSET_SHIFT                            8
#define PMIC_HK_INT_OFFSET_ADDR                             \
	MT6359_HK_TPM1
#define PMIC_HK_INT_OFFSET_MASK                             0xFF
#define PMIC_HK_INT_OFFSET_SHIFT                            0
#define PMIC_HK_INT_LEN_ADDR                                \
	MT6359_HK_TPM1
#define PMIC_HK_INT_LEN_MASK                                0xFF
#define PMIC_HK_INT_LEN_SHIFT                               8
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_ADDR                 \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_SHIFT                0
#define PMIC_RG_AUXADC_26M_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_SHIFT                     1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_ADDR                     \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT                    2
#define PMIC_RG_AUXADC_CK_PDN_ADDR                          \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_MASK                          0x1
#define PMIC_RG_AUXADC_CK_PDN_SHIFT                         3
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_ADDR                 \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_SHIFT                4
#define PMIC_RG_AUXADC_RNG_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_SHIFT                     5
#define PMIC_RG_AUXADC_1M_CK_PDN_ADDR                       \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_1M_CK_PDN_MASK                       0x1
#define PMIC_RG_AUXADC_1M_CK_PDN_SHIFT                      6
#define PMIC_RG_AUXADC_32K_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_32K_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_32K_CK_PDN_SHIFT                     7
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_ADDR                   \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_SHIFT                  8
#define PMIC_RG_HK_INTRP_CK_PDN_ADDR                        \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_HK_INTRP_CK_PDN_MASK                        0x1
#define PMIC_RG_HK_INTRP_CK_PDN_SHIFT                       9
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_SHIFT                  0
#define PMIC_RG_AUXADC_CK_TSTSEL_ADDR                       \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_CK_TSTSEL_MASK                       0x1
#define PMIC_RG_AUXADC_CK_TSTSEL_SHIFT                      1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_SHIFT                  2
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_ADDR                    \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_SHIFT                   3
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_SHIFT                  4
#define PMIC_RG_HK_INTRP_CK_TSTSEL_ADDR                     \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_HK_INTRP_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_HK_INTRP_CK_TSTSEL_SHIFT                    5
#define PMIC_RG_AUXADC_RST_ADDR                             \
	MT6359_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_RST_MASK                             0x1
#define PMIC_RG_AUXADC_RST_SHIFT                            0
#define PMIC_RG_AUXADC_REG_RST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_REG_RST_MASK                         0x1
#define PMIC_RG_AUXADC_REG_RST_SHIFT                        1
#define PMIC_BANK_HK_TOP_SWRST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_HK_TOP_SWRST_MASK                         0x1
#define PMIC_BANK_HK_TOP_SWRST_SHIFT                        2
#define PMIC_BANK_AUXADC_SWRST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_SWRST_MASK                         0x1
#define PMIC_BANK_AUXADC_SWRST_SHIFT                        3
#define PMIC_BANK_AUXADC_DIG_1_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_1_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_1_SWRST_SHIFT                  4
#define PMIC_BANK_AUXADC_DIG_2_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_2_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_2_SWRST_SHIFT                  5
#define PMIC_BANK_AUXADC_DIG_3_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_3_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_3_SWRST_SHIFT                  6
#define PMIC_BANK_AUXADC_DIG_4_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_4_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_4_SWRST_SHIFT                  7
#define PMIC_RG_INT_EN_BAT_H_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_H_MASK                           0x1
#define PMIC_RG_INT_EN_BAT_H_SHIFT                          0
#define PMIC_RG_INT_EN_BAT_L_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_L_MASK                           0x1
#define PMIC_RG_INT_EN_BAT_L_SHIFT                          1
#define PMIC_RG_INT_EN_BAT2_H_ADDR                          \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_H_MASK                          0x1
#define PMIC_RG_INT_EN_BAT2_H_SHIFT                         2
#define PMIC_RG_INT_EN_BAT2_L_ADDR                          \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_L_MASK                          0x1
#define PMIC_RG_INT_EN_BAT2_L_SHIFT                         3
#define PMIC_RG_INT_EN_BAT_TEMP_H_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_H_MASK                      0x1
#define PMIC_RG_INT_EN_BAT_TEMP_H_SHIFT                     4
#define PMIC_RG_INT_EN_BAT_TEMP_L_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_L_MASK                      0x1
#define PMIC_RG_INT_EN_BAT_TEMP_L_SHIFT                     5
#define PMIC_RG_INT_EN_THR_H_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_H_MASK                           0x1
#define PMIC_RG_INT_EN_THR_H_SHIFT                          6
#define PMIC_RG_INT_EN_THR_L_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_L_MASK                           0x1
#define PMIC_RG_INT_EN_THR_L_SHIFT                          7
#define PMIC_RG_INT_EN_AUXADC_IMP_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_AUXADC_IMP_MASK                      0x1
#define PMIC_RG_INT_EN_AUXADC_IMP_SHIFT                     8
#define PMIC_RG_INT_EN_NAG_C_DLTV_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_NAG_C_DLTV_MASK                      0x1
#define PMIC_RG_INT_EN_NAG_C_DLTV_SHIFT                     9
#define PMIC_HK_INT_CON0_SET_ADDR                           \
	MT6359_HK_TOP_INT_CON0_SET
#define PMIC_HK_INT_CON0_SET_MASK                           0xFFFF
#define PMIC_HK_INT_CON0_SET_SHIFT                          0
#define PMIC_HK_INT_CON0_CLR_ADDR                           \
	MT6359_HK_TOP_INT_CON0_CLR
#define PMIC_HK_INT_CON0_CLR_MASK                           0xFFFF
#define PMIC_HK_INT_CON0_CLR_SHIFT                          0
#define PMIC_RG_INT_MASK_BAT_H_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_H_MASK                         0x1
#define PMIC_RG_INT_MASK_BAT_H_SHIFT                        0
#define PMIC_RG_INT_MASK_BAT_L_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_L_MASK                         0x1
#define PMIC_RG_INT_MASK_BAT_L_SHIFT                        1
#define PMIC_RG_INT_MASK_BAT2_H_ADDR                        \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_H_MASK                        0x1
#define PMIC_RG_INT_MASK_BAT2_H_SHIFT                       2
#define PMIC_RG_INT_MASK_BAT2_L_ADDR                        \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_L_MASK                        0x1
#define PMIC_RG_INT_MASK_BAT2_L_SHIFT                       3
#define PMIC_RG_INT_MASK_BAT_TEMP_H_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_H_MASK                    0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_H_SHIFT                   4
#define PMIC_RG_INT_MASK_BAT_TEMP_L_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_L_MASK                    0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_L_SHIFT                   5
#define PMIC_RG_INT_MASK_THR_H_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_H_MASK                         0x1
#define PMIC_RG_INT_MASK_THR_H_SHIFT                        6
#define PMIC_RG_INT_MASK_THR_L_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_L_MASK                         0x1
#define PMIC_RG_INT_MASK_THR_L_SHIFT                        7
#define PMIC_RG_INT_MASK_AUXADC_IMP_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_AUXADC_IMP_MASK                    0x1
#define PMIC_RG_INT_MASK_AUXADC_IMP_SHIFT                   8
#define PMIC_RG_INT_MASK_NAG_C_DLTV_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NAG_C_DLTV_MASK                    0x1
#define PMIC_RG_INT_MASK_NAG_C_DLTV_SHIFT                   9
#define PMIC_HK_INT_MASK_CON0_SET_ADDR                      \
	MT6359_HK_TOP_INT_MASK_CON0_SET
#define PMIC_HK_INT_MASK_CON0_SET_MASK                      0xFFFF
#define PMIC_HK_INT_MASK_CON0_SET_SHIFT                     0
#define PMIC_HK_INT_MASK_CON0_CLR_ADDR                      \
	MT6359_HK_TOP_INT_MASK_CON0_CLR
#define PMIC_HK_INT_MASK_CON0_CLR_MASK                      0xFFFF
#define PMIC_HK_INT_MASK_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_STATUS_BAT_H_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_H_MASK                       0x1
#define PMIC_RG_INT_STATUS_BAT_H_SHIFT                      0
#define PMIC_RG_INT_STATUS_BAT_L_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_L_MASK                       0x1
#define PMIC_RG_INT_STATUS_BAT_L_SHIFT                      1
#define PMIC_RG_INT_STATUS_BAT2_H_ADDR                      \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_H_MASK                      0x1
#define PMIC_RG_INT_STATUS_BAT2_H_SHIFT                     2
#define PMIC_RG_INT_STATUS_BAT2_L_ADDR                      \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_L_MASK                      0x1
#define PMIC_RG_INT_STATUS_BAT2_L_SHIFT                     3
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_MASK                  0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_SHIFT                 4
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_MASK                  0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_SHIFT                 5
#define PMIC_RG_INT_STATUS_THR_H_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_H_MASK                       0x1
#define PMIC_RG_INT_STATUS_THR_H_SHIFT                      6
#define PMIC_RG_INT_STATUS_THR_L_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_L_MASK                       0x1
#define PMIC_RG_INT_STATUS_THR_L_SHIFT                      7
#define PMIC_RG_INT_STATUS_AUXADC_IMP_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_AUXADC_IMP_MASK                  0x1
#define PMIC_RG_INT_STATUS_AUXADC_IMP_SHIFT                 8
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_MASK                  0x1
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_SHIFT                 9
#define PMIC_RG_INT_RAW_STATUS_BAT_H_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_H_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_H_SHIFT                  0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_L_SHIFT                  1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_ADDR                  \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_SHIFT                 2
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_ADDR                  \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_SHIFT                 3
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_SHIFT             4
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_SHIFT             5
#define PMIC_RG_INT_RAW_STATUS_THR_H_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_H_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_THR_H_SHIFT                  6
#define PMIC_RG_INT_RAW_STATUS_THR_L_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_L_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_THR_L_SHIFT                  7
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_SHIFT             8
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_SHIFT             9
#define PMIC_RG_CLK_MON_FLAG_EN_ADDR                        \
	MT6359_HK_TOP_MON_CON0
#define PMIC_RG_CLK_MON_FLAG_EN_MASK                        0x1
#define PMIC_RG_CLK_MON_FLAG_EN_SHIFT                       0
#define PMIC_RG_CLK_MON_FLAG_SEL_ADDR                       \
	MT6359_HK_TOP_MON_CON0
#define PMIC_RG_CLK_MON_FLAG_SEL_MASK                       0xFF
#define PMIC_RG_CLK_MON_FLAG_SEL_SHIFT                      1
#define PMIC_RG_INT_MON_FLAG_EN_ADDR                        \
	MT6359_HK_TOP_MON_CON1
#define PMIC_RG_INT_MON_FLAG_EN_MASK                        0x1
#define PMIC_RG_INT_MON_FLAG_EN_SHIFT                       0
#define PMIC_RG_INT_MON_FLAG_SEL_ADDR                       \
	MT6359_HK_TOP_MON_CON1
#define PMIC_RG_INT_MON_FLAG_SEL_MASK                       0xFF
#define PMIC_RG_INT_MON_FLAG_SEL_SHIFT                      1
#define PMIC_RG_HK_MON_FLAG_SEL_ADDR                        \
	MT6359_HK_TOP_MON_CON2
#define PMIC_RG_HK_MON_FLAG_SEL_MASK                        0xFF
#define PMIC_RG_HK_MON_FLAG_SEL_SHIFT                       0
#define PMIC_RG_MON_FLAG_SEL_AUXADC_ADDR                    \
	MT6359_HK_TOP_MON_CON2
#define PMIC_RG_MON_FLAG_SEL_AUXADC_MASK                    0x1
#define PMIC_RG_MON_FLAG_SEL_AUXADC_SHIFT                   8
#define PMIC_RG_ADCIN_VSEN_MUX_EN_ADDR                      \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_MUX_EN_MASK                      0x1
#define PMIC_RG_ADCIN_VSEN_MUX_EN_SHIFT                     0
#define PMIC_RG_BATON_TDET_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_BATON_TDET_EN_MASK                          0x1
#define PMIC_RG_BATON_TDET_EN_SHIFT                         1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_ADDR                \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK                0x1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT               2
#define PMIC_RG_ADCIN_VBAT_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VBAT_EN_MASK                          0x1
#define PMIC_RG_ADCIN_VBAT_EN_SHIFT                         3
#define PMIC_RG_ADCIN_VSEN_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EN_MASK                          0x1
#define PMIC_RG_ADCIN_VSEN_EN_SHIFT                         4
#define PMIC_RG_ADCIN_CHR_EN_ADDR                           \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_CHR_EN_MASK                           0x1
#define PMIC_RG_ADCIN_CHR_EN_SHIFT                          5
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_ADDR                    \
	MT6359_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_MASK                    0x1
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_SHIFT                   0
#define PMIC_RG_AUXADC_DIFFBUF_EN_ADDR                      \
	MT6359_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_EN_MASK                      0x1
#define PMIC_RG_AUXADC_DIFFBUF_EN_SHIFT                     1
#define PMIC_DA_ADCIN_VBAT_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VBAT_EN_MASK                          0x1
#define PMIC_DA_ADCIN_VBAT_EN_SHIFT                         0
#define PMIC_DA_AUXADC_VBAT_EN_ADDR                         \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_VBAT_EN_MASK                         0x1
#define PMIC_DA_AUXADC_VBAT_EN_SHIFT                        1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_MUX_EN_MASK                      0x1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_SHIFT                     2
#define PMIC_DA_ADCIN_VSEN_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_EN_MASK                          0x1
#define PMIC_DA_ADCIN_VSEN_EN_SHIFT                         3
#define PMIC_DA_ADCIN_CHR_EN_ADDR                           \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_CHR_EN_MASK                           0x1
#define PMIC_DA_ADCIN_CHR_EN_SHIFT                          4
#define PMIC_DA_BATON_TDET_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_BATON_TDET_EN_MASK                          0x1
#define PMIC_DA_BATON_TDET_EN_SHIFT                         5
#define PMIC_DA_ADCIN_BATID_SW_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_BATID_SW_EN_MASK                      0x1
#define PMIC_DA_ADCIN_BATID_SW_EN_SHIFT                     6
#define PMIC_DA_AUXADC_DIFFBUF_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_DIFFBUF_EN_MASK                      0x1
#define PMIC_DA_AUXADC_DIFFBUF_EN_SHIFT                     7
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_ADDR               \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_MASK               0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_SHIFT              0
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_ADDR                \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_MASK                0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_SHIFT               1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_ADDR              \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_MASK              0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_SHIFT             2
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_ADDR               \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_MASK               0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_SHIFT              3
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_ADDR              \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_MASK              0x7F
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_SHIFT             4
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_SHIFT                0
#define PMIC_RG_VAUX18_AUXADC_STB_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_EN_MASK                   0x1
#define PMIC_RG_VAUX18_AUXADC_STB_EN_SHIFT                  1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_SHIFT                2
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_MASK                   0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_SHIFT                  3
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_SHIFT                4
#define PMIC_RG_VBIF28_AUXADC_STB_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_EN_MASK                   0x1
#define PMIC_RG_VBIF28_AUXADC_STB_EN_SHIFT                  5
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_SHIFT                6
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_MASK                   0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_SHIFT                  7
#define PMIC_DD_AUXADC_VAUX18_REQ_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_REQ_MASK                      0x1
#define PMIC_DD_AUXADC_VAUX18_REQ_SHIFT                     0
#define PMIC_DD_VAUX18_AUXADC_STB_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_STB_MASK                      0x1
#define PMIC_DD_VAUX18_AUXADC_STB_SHIFT                     1
#define PMIC_DD_AUXADC_VAUX18_PWDB_ADDR                     \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_PWDB_MASK                     0x1
#define PMIC_DD_AUXADC_VAUX18_PWDB_SHIFT                    2
#define PMIC_DD_VAUX18_AUXADC_ACK_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_ACK_MASK                      0x1
#define PMIC_DD_VAUX18_AUXADC_ACK_SHIFT                     3
#define PMIC_DD_AUXADC_VBIF28_REQ_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_REQ_MASK                      0x1
#define PMIC_DD_AUXADC_VBIF28_REQ_SHIFT                     4
#define PMIC_DD_VBIF28_AUXADC_STB_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_STB_MASK                      0x1
#define PMIC_DD_VBIF28_AUXADC_STB_SHIFT                     5
#define PMIC_DD_AUXADC_VBIF28_PWDB_ADDR                     \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_PWDB_MASK                     0x1
#define PMIC_DD_AUXADC_VBIF28_PWDB_SHIFT                    6
#define PMIC_DD_VBIF28_AUXADC_ACK_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_ACK_MASK                      0x1
#define PMIC_DD_VBIF28_AUXADC_ACK_SHIFT                     7
#define PMIC_HK_AUXADC_KEY_ADDR                             \
	MT6359_HK_TOP_WKEY
#define PMIC_HK_AUXADC_KEY_MASK                             0xFFFF
#define PMIC_HK_AUXADC_KEY_SHIFT                            0
#define PMIC_AUXADC_ANA_ID_ADDR                             \
	MT6359_AUXADC_DSN_ID
#define PMIC_AUXADC_ANA_ID_MASK                             0xFF
#define PMIC_AUXADC_ANA_ID_SHIFT                            0
#define PMIC_AUXADC_DIG_ID_ADDR                             \
	MT6359_AUXADC_DSN_ID
#define PMIC_AUXADC_DIG_ID_MASK                             0xFF
#define PMIC_AUXADC_DIG_ID_SHIFT                            8
#define PMIC_AUXADC_ANA_MINOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_ANA_MINOR_REV_MASK                      0xF
#define PMIC_AUXADC_ANA_MINOR_REV_SHIFT                     0
#define PMIC_AUXADC_ANA_MAJOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_AUXADC_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_AUXADC_DIG_MINOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_DIG_MINOR_REV_MASK                      0xF
#define PMIC_AUXADC_DIG_MINOR_REV_SHIFT                     8
#define PMIC_AUXADC_DIG_MAJOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_AUXADC_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_AUXADC_DSN_CBS_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_CBS_MASK                            0x3
#define PMIC_AUXADC_DSN_CBS_SHIFT                           0
#define PMIC_AUXADC_DSN_BIX_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_BIX_MASK                            0x3
#define PMIC_AUXADC_DSN_BIX_SHIFT                           2
#define PMIC_AUXADC_DSN_ESP_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_ESP_MASK                            0xFF
#define PMIC_AUXADC_DSN_ESP_SHIFT                           8
#define PMIC_AUXADC_DSN_FPI_ADDR                            \
	MT6359_AUXADC_DSN_FPI
#define PMIC_AUXADC_DSN_FPI_MASK                            0xFF
#define PMIC_AUXADC_DSN_FPI_SHIFT                           0
#define PMIC_RG_AUX_RSV_ADDR                                \
	MT6359_AUXADC_ANA_CON0
#define PMIC_RG_AUX_RSV_MASK                                0xFFFF
#define PMIC_RG_AUX_RSV_SHIFT                               0
#define PMIC_RG_AUXADC_CALI_ADDR                            \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_CALI_MASK                            0xF
#define PMIC_RG_AUXADC_CALI_SHIFT                           0
#define PMIC_RG_VBUF_BYP_ADDR                               \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_BYP_MASK                               0x1
#define PMIC_RG_VBUF_BYP_SHIFT                              4
#define PMIC_RG_VBUF_CALEN_ADDR                             \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_CALEN_MASK                             0x1
#define PMIC_RG_VBUF_CALEN_SHIFT                            5
#define PMIC_RG_VBUF_EXTEN_ADDR                             \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_EXTEN_MASK                             0x1
#define PMIC_RG_VBUF_EXTEN_SHIFT                            6
#define PMIC_RG_AUXADC_RNG_EN_ADDR                          \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_RNG_EN_MASK                          0x1
#define PMIC_RG_AUXADC_RNG_EN_SHIFT                         7
#define PMIC_RG_AUXADC_NOISE_RES_ADDR                       \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_NOISE_RES_MASK                       0x3
#define PMIC_RG_AUXADC_NOISE_RES_SHIFT                      8
#define PMIC_RG_AUXADC_PULLH_EN_ADDR                        \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_PULLH_EN_MASK                        0x1
#define PMIC_RG_AUXADC_PULLH_EN_SHIFT                       10
#define PMIC_AUXADC_ELR_LEN_ADDR                            \
	MT6359_AUXADC_ELR_NUM
#define PMIC_AUXADC_ELR_LEN_MASK                            0xFF
#define PMIC_AUXADC_ELR_LEN_SHIFT                           0
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_ADDR                   \
	MT6359_AUXADC_ELR_0
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_MASK                   0x1
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_SHIFT                  0
#define PMIC_AUXADC_DIG_1_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_1_DSN_ID
#define PMIC_AUXADC_DIG_1_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_1_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_1_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_1_DSN_ID
#define PMIC_AUXADC_DIG_1_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_1_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_1_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_1_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_1_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_1_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_1_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_1_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_1_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DXI
#define PMIC_AUXADC_DIG_1_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_1_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_ADC_OUT_CH0_ADDR                        \
	MT6359_AUXADC_ADC0
#define PMIC_AUXADC_ADC_OUT_CH0_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH0_ADDR                        \
	MT6359_AUXADC_ADC0
#define PMIC_AUXADC_ADC_RDY_CH0_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH0_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH1_ADDR                        \
	MT6359_AUXADC_ADC1
#define PMIC_AUXADC_ADC_OUT_CH1_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH1_ADDR                        \
	MT6359_AUXADC_ADC1
#define PMIC_AUXADC_ADC_RDY_CH1_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH1_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH2_ADDR                        \
	MT6359_AUXADC_ADC2
#define PMIC_AUXADC_ADC_OUT_CH2_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH2_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH2_ADDR                        \
	MT6359_AUXADC_ADC2
#define PMIC_AUXADC_ADC_RDY_CH2_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH2_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH3_ADDR                        \
	MT6359_AUXADC_ADC3
#define PMIC_AUXADC_ADC_OUT_CH3_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH3_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH3_ADDR                        \
	MT6359_AUXADC_ADC3
#define PMIC_AUXADC_ADC_RDY_CH3_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH3_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH4_ADDR                        \
	MT6359_AUXADC_ADC4
#define PMIC_AUXADC_ADC_OUT_CH4_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH4_ADDR                        \
	MT6359_AUXADC_ADC4
#define PMIC_AUXADC_ADC_RDY_CH4_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH4_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH5_ADDR                        \
	MT6359_AUXADC_ADC5
#define PMIC_AUXADC_ADC_OUT_CH5_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH5_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH5_ADDR                        \
	MT6359_AUXADC_ADC5
#define PMIC_AUXADC_ADC_RDY_CH5_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH5_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH6_ADDR                        \
	MT6359_AUXADC_ADC6
#define PMIC_AUXADC_ADC_OUT_CH6_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH6_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH6_ADDR                        \
	MT6359_AUXADC_ADC6
#define PMIC_AUXADC_ADC_RDY_CH6_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH6_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH7_ADDR                        \
	MT6359_AUXADC_ADC7
#define PMIC_AUXADC_ADC_OUT_CH7_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH7_ADDR                        \
	MT6359_AUXADC_ADC7
#define PMIC_AUXADC_ADC_RDY_CH7_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH7_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH8_ADDR                        \
	MT6359_AUXADC_ADC8
#define PMIC_AUXADC_ADC_OUT_CH8_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH8_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH8_ADDR                        \
	MT6359_AUXADC_ADC8
#define PMIC_AUXADC_ADC_RDY_CH8_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH8_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH9_ADDR                        \
	MT6359_AUXADC_ADC9
#define PMIC_AUXADC_ADC_OUT_CH9_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH9_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH9_ADDR                        \
	MT6359_AUXADC_ADC9
#define PMIC_AUXADC_ADC_RDY_CH9_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH9_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH10_ADDR                       \
	MT6359_AUXADC_ADC10
#define PMIC_AUXADC_ADC_OUT_CH10_MASK                       0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH10_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_CH10_ADDR                       \
	MT6359_AUXADC_ADC10
#define PMIC_AUXADC_ADC_RDY_CH10_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_CH10_SHIFT                      15
#define PMIC_AUXADC_ADC_OUT_CH11_ADDR                       \
	MT6359_AUXADC_ADC11
#define PMIC_AUXADC_ADC_OUT_CH11_MASK                       0xFFF
#define PMIC_AUXADC_ADC_OUT_CH11_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_CH11_ADDR                       \
	MT6359_AUXADC_ADC11
#define PMIC_AUXADC_ADC_RDY_CH11_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_CH11_SHIFT                      15
#define PMIC_AUXADC_ADC_OUT_CH12_15_ADDR                    \
	MT6359_AUXADC_ADC12
#define PMIC_AUXADC_ADC_OUT_CH12_15_MASK                    0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH12_15_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH12_15_ADDR                    \
	MT6359_AUXADC_ADC12
#define PMIC_AUXADC_ADC_RDY_CH12_15_MASK                    0x1
#define PMIC_AUXADC_ADC_RDY_CH12_15_SHIFT                   15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_ADDR                 \
	MT6359_AUXADC_ADC15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_ADDR                 \
	MT6359_AUXADC_ADC15
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC16
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC16
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC17
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC17
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC18
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_MASK                  0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC18
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_ADDR                 \
	MT6359_AUXADC_ADC19
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_ADDR                 \
	MT6359_AUXADC_ADC19
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_ADDR                \
	MT6359_AUXADC_ADC20
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_MASK                0x7FFF
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_ADDR                \
	MT6359_AUXADC_ADC20
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC21
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC21
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC22
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC22
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC23
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC23
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC24
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC24
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_ADDR                 \
	MT6359_AUXADC_ADC26
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_ADDR                 \
	MT6359_AUXADC_ADC26
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_ADDR            \
	MT6359_AUXADC_ADC27
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_MASK            0x7FFF
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_ADDR            \
	MT6359_AUXADC_ADC27
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_MASK            0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_SHIFT           15
#define PMIC_AUXADC_ADC_OUT_RAW_ADDR                        \
	MT6359_AUXADC_ADC30
#define PMIC_AUXADC_ADC_OUT_RAW_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_RAW_SHIFT                       0
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_ADDR                \
	MT6359_AUXADC_ADC32
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_MASK                0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_ADDR                \
	MT6359_AUXADC_ADC32
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_ADDR                 \
	MT6359_AUXADC_ADC33
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_ADDR                 \
	MT6359_AUXADC_ADC33
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_ADDR                 \
	MT6359_AUXADC_ADC34
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_ADDR                 \
	MT6359_AUXADC_ADC34
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_BATID_ADDR                      \
	MT6359_AUXADC_ADC37
#define PMIC_AUXADC_ADC_OUT_BATID_MASK                      0xFFF
#define PMIC_AUXADC_ADC_OUT_BATID_SHIFT                     0
#define PMIC_AUXADC_ADC_RDY_BATID_ADDR                      \
	MT6359_AUXADC_ADC37
#define PMIC_AUXADC_ADC_RDY_BATID_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_BATID_SHIFT                     15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_ADDR                \
	MT6359_AUXADC_ADC38
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_ADDR                \
	MT6359_AUXADC_ADC38
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_ADDR                \
	MT6359_AUXADC_ADC39
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_ADDR                \
	MT6359_AUXADC_ADC39
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_ADDR                \
	MT6359_AUXADC_ADC40
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_ADDR                \
	MT6359_AUXADC_ADC40
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_SHIFT               15
#define PMIC_AUXADC_ADC_BUSY_IN_ADDR                        \
	MT6359_AUXADC_STA0
#define PMIC_AUXADC_ADC_BUSY_IN_MASK                        0xFFF
#define PMIC_AUXADC_ADC_BUSY_IN_SHIFT                       0
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_ADDR                 \
	MT6359_AUXADC_STA0
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT                15
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_ADDR            \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_SHIFT           1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_ADDR            \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_SHIFT           2
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_ADDR               \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_SHIFT              3
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_ADDR                  \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_SHIFT                 7
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_ADDR             \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_MASK             0x1
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_SHIFT            9
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT                11
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT                12
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_ADDR                    \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK                    0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT                   13
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT                15
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_ADDR        \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_MASK        0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_SHIFT       0
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_ADDR                  \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_SHIFT                 2
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_ADDR                  \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_SHIFT                 3
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_SHIFT                  11
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_SHIFT                  12
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_SHIFT                  13
#define PMIC_AUXADC_DIG_2_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_2_DSN_ID
#define PMIC_AUXADC_DIG_2_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_2_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_2_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_2_DSN_ID
#define PMIC_AUXADC_DIG_2_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_2_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_2_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_2_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_2_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_2_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_2_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_2_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_2_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DXI
#define PMIC_AUXADC_DIG_2_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_2_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_RQST_CH0_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH0_MASK                           0x1
#define PMIC_AUXADC_RQST_CH0_SHIFT                          0
#define PMIC_AUXADC_RQST_CH1_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH1_MASK                           0x1
#define PMIC_AUXADC_RQST_CH1_SHIFT                          1
#define PMIC_AUXADC_RQST_CH2_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH2_MASK                           0x1
#define PMIC_AUXADC_RQST_CH2_SHIFT                          2
#define PMIC_AUXADC_RQST_CH3_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH3_MASK                           0x1
#define PMIC_AUXADC_RQST_CH3_SHIFT                          3
#define PMIC_AUXADC_RQST_CH4_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH4_MASK                           0x1
#define PMIC_AUXADC_RQST_CH4_SHIFT                          4
#define PMIC_AUXADC_RQST_CH5_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH5_MASK                           0x1
#define PMIC_AUXADC_RQST_CH5_SHIFT                          5
#define PMIC_AUXADC_RQST_CH6_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH6_MASK                           0x1
#define PMIC_AUXADC_RQST_CH6_SHIFT                          6
#define PMIC_AUXADC_RQST_CH7_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH7_MASK                           0x1
#define PMIC_AUXADC_RQST_CH7_SHIFT                          7
#define PMIC_AUXADC_RQST_CH8_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH8_MASK                           0x1
#define PMIC_AUXADC_RQST_CH8_SHIFT                          8
#define PMIC_AUXADC_RQST_CH9_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH9_MASK                           0x1
#define PMIC_AUXADC_RQST_CH9_SHIFT                          9
#define PMIC_AUXADC_RQST_CH10_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH10_MASK                          0x1
#define PMIC_AUXADC_RQST_CH10_SHIFT                         10
#define PMIC_AUXADC_RQST_CH11_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH11_MASK                          0x1
#define PMIC_AUXADC_RQST_CH11_SHIFT                         11
#define PMIC_AUXADC_RQST_CH12_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH12_MASK                          0x1
#define PMIC_AUXADC_RQST_CH12_SHIFT                         12
#define PMIC_AUXADC_RQST_CH13_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH13_MASK                          0x1
#define PMIC_AUXADC_RQST_CH13_SHIFT                         13
#define PMIC_AUXADC_RQST_CH14_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH14_MASK                          0x1
#define PMIC_AUXADC_RQST_CH14_SHIFT                         14
#define PMIC_AUXADC_RQST_CH15_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH15_MASK                          0x1
#define PMIC_AUXADC_RQST_CH15_SHIFT                         15
#define PMIC_AUXADC_RQST_CH0_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH0_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH0_BY_MD_SHIFT                    0
#define PMIC_AUXADC_RQST_CH1_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH1_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH1_BY_MD_SHIFT                    1
#define PMIC_AUXADC_RQST_CH4_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT                    2
#define PMIC_AUXADC_RQST_CH7_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH7_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT                    3
#define PMIC_AUXADC_RQST_CH7_BY_GPS_ADDR                    \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH7_BY_GPS_MASK                    0x1
#define PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT                   4
#define PMIC_AUXADC_RQST_DCXO_BY_MD_ADDR                    \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_DCXO_BY_MD_MASK                    0x1
#define PMIC_AUXADC_RQST_DCXO_BY_MD_SHIFT                   5
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_MASK                   0x1
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_SHIFT                  6
#define PMIC_AUXADC_RQST_BATID_ADDR                         \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_BATID_MASK                         0x1
#define PMIC_AUXADC_RQST_BATID_SHIFT                        7
#define PMIC_AUXADC_RQST_CH4_BY_THR1_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR1_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR1_SHIFT                  8
#define PMIC_AUXADC_RQST_CH4_BY_THR2_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR2_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR2_SHIFT                  9
#define PMIC_AUXADC_RQST_CH4_BY_THR3_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_SHIFT                  10
#define PMIC_AUXADC_RQST_RSV1_ADDR                          \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_RSV1_MASK                          0x1
#define PMIC_AUXADC_RQST_RSV1_SHIFT                         11
#define PMIC_AUXADC_DIG_3_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_3_DSN_ID
#define PMIC_AUXADC_DIG_3_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_3_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_3_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_3_DSN_ID
#define PMIC_AUXADC_DIG_3_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_3_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_3_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_3_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_3_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_3_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_3_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_3_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DXI
#define PMIC_AUXADC_DIG_3_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_CK_ON_EXTD_ADDR                         \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_ON_EXTD_MASK                         0x3F
#define PMIC_AUXADC_CK_ON_EXTD_SHIFT                        0
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_MASK                    0x3
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_SHIFT                   6
#define PMIC_AUXADC_ADC_PWDB_ADDR                           \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_MASK                           0x1
#define PMIC_AUXADC_ADC_PWDB_SHIFT                          8
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK                    0x1
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT                   9
#define PMIC_AUXADC_STRUP_CK_ON_ENB_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_STRUP_CK_ON_ENB_MASK                    0x1
#define PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT                   10
#define PMIC_AUXADC_SRCLKEN_CK_EN_ADDR                      \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_SRCLKEN_CK_EN_MASK                      0x1
#define PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT                     12
#define PMIC_AUXADC_CK_AON_GPS_ADDR                         \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_GPS_MASK                         0x1
#define PMIC_AUXADC_CK_AON_GPS_SHIFT                        13
#define PMIC_AUXADC_CK_AON_MD_ADDR                          \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MD_MASK                          0x1
#define PMIC_AUXADC_CK_AON_MD_SHIFT                         14
#define PMIC_AUXADC_CK_AON_ADDR                             \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MASK                             0x1
#define PMIC_AUXADC_CK_AON_SHIFT                            15
#define PMIC_AUXADC_CON0_SET_ADDR                           \
	MT6359_AUXADC_CON0_SET
#define PMIC_AUXADC_CON0_SET_MASK                           0xFFFF
#define PMIC_AUXADC_CON0_SET_SHIFT                          0
#define PMIC_AUXADC_CON0_CLR_ADDR                           \
	MT6359_AUXADC_CON0_CLR
#define PMIC_AUXADC_CON0_CLR_MASK                           0xFFFF
#define PMIC_AUXADC_CON0_CLR_SHIFT                          0
#define PMIC_AUXADC_AVG_NUM_SMALL_ADDR                      \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_AVG_NUM_SMALL_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_SMALL_SHIFT                     0
#define PMIC_AUXADC_AVG_NUM_LARGE_ADDR                      \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_AVG_NUM_LARGE_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_LARGE_SHIFT                     3
#define PMIC_AUXADC_SPL_NUM_ADDR                            \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_SPL_NUM_MASK                            0x3FF
#define PMIC_AUXADC_SPL_NUM_SHIFT                           6
#define PMIC_AUXADC_AVG_NUM_SEL_ADDR                        \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_MASK                        0xFFF
#define PMIC_AUXADC_AVG_NUM_SEL_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_ADDR                  \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_MASK                  0x1
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_SHIFT                 12
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_ADDR                   \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK                   0x1
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT                  13
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_ADDR               \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_SHIFT              14
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT                15
#define PMIC_AUXADC_SPL_NUM_LARGE_ADDR                      \
	MT6359_AUXADC_CON3
#define PMIC_AUXADC_SPL_NUM_LARGE_MASK                      0x3FF
#define PMIC_AUXADC_SPL_NUM_LARGE_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_SLEEP_ADDR                      \
	MT6359_AUXADC_CON4
#define PMIC_AUXADC_SPL_NUM_SLEEP_MASK                      0x3FF
#define PMIC_AUXADC_SPL_NUM_SLEEP_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_ADDR                  \
	MT6359_AUXADC_CON4
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_MASK                  0x1
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT                 15
#define PMIC_AUXADC_SPL_NUM_SEL_ADDR                        \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_MASK                        0xFFF
#define PMIC_AUXADC_SPL_NUM_SEL_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_ADDR                  \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_MASK                  0x1
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_SHIFT                 12
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_ADDR                   \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK                   0x1
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT                  13
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_ADDR               \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_SHIFT              14
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT                15
#define PMIC_AUXADC_SPL_NUM_CH0_ADDR                        \
	MT6359_AUXADC_CON6
#define PMIC_AUXADC_SPL_NUM_CH0_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH0_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_CH3_ADDR                        \
	MT6359_AUXADC_CON7
#define PMIC_AUXADC_SPL_NUM_CH3_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH3_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_CH7_ADDR                        \
	MT6359_AUXADC_CON8
#define PMIC_AUXADC_SPL_NUM_CH7_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH7_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_LBAT_ADDR                       \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_LBAT_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_LBAT_SHIFT                      0
#define PMIC_AUXADC_AVG_NUM_CH7_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH7_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH7_SHIFT                       4
#define PMIC_AUXADC_AVG_NUM_CH3_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH3_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH3_SHIFT                       8
#define PMIC_AUXADC_AVG_NUM_CH0_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH0_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH0_SHIFT                       12
#define PMIC_AUXADC_AVG_NUM_HPC_ADDR                        \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_HPC_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_HPC_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_DCXO_ADDR                       \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_DCXO_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_DCXO_SHIFT                      4
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_MASK                 0x7
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_SHIFT                8
#define PMIC_AUXADC_AVG_NUM_BTMP_ADDR                       \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_BTMP_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_BTMP_SHIFT                      12
#define PMIC_AUXADC_TRIM_CH0_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH0_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH0_SEL_SHIFT                      0
#define PMIC_AUXADC_TRIM_CH1_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH1_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH1_SEL_SHIFT                      2
#define PMIC_AUXADC_TRIM_CH2_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH2_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH2_SEL_SHIFT                      4
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH3_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH3_SEL_SHIFT                      6
#define PMIC_AUXADC_TRIM_CH4_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH4_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH4_SEL_SHIFT                      8
#define PMIC_AUXADC_TRIM_CH5_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH5_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH5_SEL_SHIFT                      10
#define PMIC_AUXADC_TRIM_CH6_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH6_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH6_SEL_SHIFT                      12
#define PMIC_AUXADC_TRIM_CH7_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH7_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH7_SEL_SHIFT                      14
#define PMIC_AUXADC_TRIM_CH8_SEL_ADDR                       \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH8_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH8_SEL_SHIFT                      0
#define PMIC_AUXADC_TRIM_CH9_SEL_ADDR                       \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH9_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH9_SEL_SHIFT                      2
#define PMIC_AUXADC_TRIM_CH10_SEL_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH10_SEL_MASK                      0x3
#define PMIC_AUXADC_TRIM_CH10_SEL_SHIFT                     4
#define PMIC_AUXADC_TRIM_CH11_SEL_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH11_SEL_MASK                      0x3
#define PMIC_AUXADC_TRIM_CH11_SEL_SHIFT                     6
#define PMIC_AUXADC_ADC_2S_COMP_ENB_ADDR                    \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_ADC_2S_COMP_ENB_MASK                    0x1
#define PMIC_AUXADC_ADC_2S_COMP_ENB_SHIFT                   14
#define PMIC_AUXADC_ADC_TRIM_COMP_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_ADC_TRIM_COMP_MASK                      0x1
#define PMIC_AUXADC_ADC_TRIM_COMP_SHIFT                     15
#define PMIC_AUXADC_RNG_EN_ADDR                             \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_RNG_EN_MASK                             0x1
#define PMIC_AUXADC_RNG_EN_SHIFT                            0
#define PMIC_AUXADC_TEST_MODE_ADDR                          \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TEST_MODE_MASK                          0x1
#define PMIC_AUXADC_TEST_MODE_SHIFT                         3
#define PMIC_AUXADC_BIT_SEL_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_BIT_SEL_MASK                            0x1
#define PMIC_AUXADC_BIT_SEL_SHIFT                           4
#define PMIC_AUXADC_START_SW_ADDR                           \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_START_SW_MASK                           0x1
#define PMIC_AUXADC_START_SW_SHIFT                          5
#define PMIC_AUXADC_START_SWCTRL_ADDR                       \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_START_SWCTRL_MASK                       0x1
#define PMIC_AUXADC_START_SWCTRL_SHIFT                      6
#define PMIC_AUXADC_TS_VBE_SEL_ADDR                         \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TS_VBE_SEL_MASK                         0x7
#define PMIC_AUXADC_TS_VBE_SEL_SHIFT                        7
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_ADDR                  \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_MASK                  0x1
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_SHIFT                 10
#define PMIC_AUXADC_VBUF_EN_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_VBUF_EN_MASK                            0x1
#define PMIC_AUXADC_VBUF_EN_SHIFT                           11
#define PMIC_AUXADC_VBUF_EN_SWCTRL_ADDR                     \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_VBUF_EN_SWCTRL_MASK                     0x1
#define PMIC_AUXADC_VBUF_EN_SWCTRL_SHIFT                    12
#define PMIC_AUXADC_OUT_SEL_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_OUT_SEL_MASK                            0x1
#define PMIC_AUXADC_OUT_SEL_SHIFT                           13
#define PMIC_AUXADC_DA_DAC_ADDR                             \
	MT6359_AUXADC_CON14
#define PMIC_AUXADC_DA_DAC_MASK                             0xFFF
#define PMIC_AUXADC_DA_DAC_SHIFT                            0
#define PMIC_AUXADC_DA_DAC_SWCTRL_ADDR                      \
	MT6359_AUXADC_CON14
#define PMIC_AUXADC_DA_DAC_SWCTRL_MASK                      0x1
#define PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT                     12
#define PMIC_AD_AUXADC_COMP_ADDR                            \
	MT6359_AUXADC_CON14
#define PMIC_AD_AUXADC_COMP_MASK                            0x1
#define PMIC_AD_AUXADC_COMP_SHIFT                           15
#define PMIC_AUXADC_ADCIN_VSEN_EN_ADDR                      \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VSEN_EN_MASK                      0x1
#define PMIC_AUXADC_ADCIN_VSEN_EN_SHIFT                     0
#define PMIC_AUXADC_ADCIN_VBAT_EN_ADDR                      \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VBAT_EN_MASK                      0x1
#define PMIC_AUXADC_ADCIN_VBAT_EN_SHIFT                     1
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_ADDR                  \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_MASK                  0x1
#define PMIC_AUXADC_ADCIN_VSEN_MUX_EN_SHIFT                 2
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_ADDR            \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_MASK            0x1
#define PMIC_AUXADC_ADCIN_VSEN_EXT_BATON_EN_SHIFT           3
#define PMIC_AUXADC_ADCIN_CHR_EN_ADDR                       \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_CHR_EN_MASK                       0x1
#define PMIC_AUXADC_ADCIN_CHR_EN_SHIFT                      4
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_ADDR                \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_MASK                0x1
#define PMIC_AUXADC_ADCIN_BATON_TDET_EN_SHIFT               5
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_ADDR                \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_MASK                0x1
#define PMIC_AUXADC_ACCDET_ANASWCTRL_EN_SHIFT               6
#define PMIC_AUXADC_XO_THADC_EN_ADDR                        \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_XO_THADC_EN_MASK                        0x1
#define PMIC_AUXADC_XO_THADC_EN_SHIFT                       7
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_ADDR                  \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_MASK                  0x1
#define PMIC_AUXADC_ADCIN_BATID_SW_EN_SHIFT                 8
#define PMIC_AUXADC_VXO22_EN_ADDR                           \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_VXO22_EN_MASK                           0x1
#define PMIC_AUXADC_VXO22_EN_SHIFT                          9
#define PMIC_AUXADC_DIG0_RSV0_ADDR                          \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_DIG0_RSV0_MASK                          0x1
#define PMIC_AUXADC_DIG0_RSV0_SHIFT                         10
#define PMIC_AUXADC_CHSEL_ADDR                              \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_CHSEL_MASK                              0xF
#define PMIC_AUXADC_CHSEL_SHIFT                             11
#define PMIC_AUXADC_SWCTRL_EN_ADDR                          \
	MT6359_AUXADC_CON15
#define PMIC_AUXADC_SWCTRL_EN_MASK                          0x1
#define PMIC_AUXADC_SWCTRL_EN_SHIFT                         15
#define PMIC_AUXADC_SOURCE_LBAT_SEL_ADDR                    \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_SOURCE_LBAT_SEL_MASK                    0x1
#define PMIC_AUXADC_SOURCE_LBAT_SEL_SHIFT                   0
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_ADDR                   \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_MASK                   0x1
#define PMIC_AUXADC_SOURCE_LBAT2_SEL_SHIFT                  1
#define PMIC_AUXADC_START_EXTD_ADDR                         \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_START_EXTD_MASK                         0x7F
#define PMIC_AUXADC_START_EXTD_SHIFT                        2
#define PMIC_AUXADC_DAC_EXTD_ADDR                           \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_DAC_EXTD_MASK                           0xF
#define PMIC_AUXADC_DAC_EXTD_SHIFT                          11
#define PMIC_AUXADC_DAC_EXTD_EN_ADDR                        \
	MT6359_AUXADC_CON16
#define PMIC_AUXADC_DAC_EXTD_EN_MASK                        0x1
#define PMIC_AUXADC_DAC_EXTD_EN_SHIFT                       15
#define PMIC_AUXADC_DIG0_RSV1_ADDR                          \
	MT6359_AUXADC_CON17
#define PMIC_AUXADC_DIG0_RSV1_MASK                          0x7
#define PMIC_AUXADC_DIG0_RSV1_SHIFT                         13
#define PMIC_AUXADC_START_SHADE_NUM_ADDR                    \
	MT6359_AUXADC_CON18
#define PMIC_AUXADC_START_SHADE_NUM_MASK                    0x3FF
#define PMIC_AUXADC_START_SHADE_NUM_SHIFT                   0
#define PMIC_AUXADC_START_SHADE_EN_ADDR                     \
	MT6359_AUXADC_CON18
#define PMIC_AUXADC_START_SHADE_EN_MASK                     0x1
#define PMIC_AUXADC_START_SHADE_EN_SHIFT                    14
#define PMIC_AUXADC_START_SHADE_SEL_ADDR                    \
	MT6359_AUXADC_CON18
#define PMIC_AUXADC_START_SHADE_SEL_MASK                    0x1
#define PMIC_AUXADC_START_SHADE_SEL_SHIFT                   15
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_ADDR                 \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_ADDR                  \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_FGADC_CLR_SHIFT                 1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_ADDR             \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_MASK             0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_CLR_SHIFT            2
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_ADDR                  \
	MT6359_AUXADC_CON19
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_PWRON_CLR_SHIFT                 3
#define PMIC_AUXADC_DATA_REUSE_SEL_ADDR                     \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DATA_REUSE_SEL_MASK                     0x3
#define PMIC_AUXADC_DATA_REUSE_SEL_SHIFT                    0
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_ADDR                 \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_MASK                 0x3
#define PMIC_AUXADC_CH0_DATA_REUSE_SEL_SHIFT                2
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_ADDR                 \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_MASK                 0x3
#define PMIC_AUXADC_CH1_DATA_REUSE_SEL_SHIFT                4
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_ADDR                \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_MASK                0x3
#define PMIC_AUXADC_DCXO_DATA_REUSE_SEL_SHIFT               6
#define PMIC_AUXADC_DATA_REUSE_EN_ADDR                      \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DATA_REUSE_EN_MASK                      0x1
#define PMIC_AUXADC_DATA_REUSE_EN_SHIFT                     8
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_ADDR                  \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_MASK                  0x1
#define PMIC_AUXADC_CH0_DATA_REUSE_EN_SHIFT                 9
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_ADDR                  \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_MASK                  0x1
#define PMIC_AUXADC_CH1_DATA_REUSE_EN_SHIFT                 10
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_ADDR                 \
	MT6359_AUXADC_CON20
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_MASK                 0x1
#define PMIC_AUXADC_DCXO_DATA_REUSE_EN_SHIFT                11
#define PMIC_AUXADC_STATE_CS_S_ADDR                         \
	MT6359_AUXADC_CON21
#define PMIC_AUXADC_STATE_CS_S_MASK                         0xF
#define PMIC_AUXADC_STATE_CS_S_SHIFT                        12
#define PMIC_AUXADC_AUTORPT_PRD_ADDR                        \
	MT6359_AUXADC_AUTORPT0
#define PMIC_AUXADC_AUTORPT_PRD_MASK                        0x3FF
#define PMIC_AUXADC_AUTORPT_PRD_SHIFT                       0
#define PMIC_AUXADC_AUTORPT_EN_ADDR                         \
	MT6359_AUXADC_AUTORPT0
#define PMIC_AUXADC_AUTORPT_EN_MASK                         0x1
#define PMIC_AUXADC_AUTORPT_EN_SHIFT                        15
#define PMIC_AUXADC_ACCDET_AUTO_SPL_ADDR                    \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_AUTO_SPL_MASK                    0x1
#define PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT                   0
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_ADDR               \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK               0x1
#define PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT              1
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_ADDR                   \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK                   0x3F
#define PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT                  2
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_ADDR                   \
	MT6359_AUXADC_ACCDET
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK                   0xFF
#define PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT                  8
#define PMIC_AUXADC_FGADC_START_SW_ADDR                     \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_FGADC_START_SW_MASK                     0x1
#define PMIC_AUXADC_FGADC_START_SW_SHIFT                    0
#define PMIC_AUXADC_FGADC_START_SEL_ADDR                    \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_FGADC_START_SEL_MASK                    0x1
#define PMIC_AUXADC_FGADC_START_SEL_SHIFT                   1
#define PMIC_AUXADC_IMP_FGADC_R_SW_ADDR                     \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_IMP_FGADC_R_SW_MASK                     0x1
#define PMIC_AUXADC_IMP_FGADC_R_SW_SHIFT                    2
#define PMIC_AUXADC_IMP_FGADC_R_SEL_ADDR                    \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_IMP_FGADC_R_SEL_MASK                    0x1
#define PMIC_AUXADC_IMP_FGADC_R_SEL_SHIFT                   3
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_ADDR                \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_MASK                0x1
#define PMIC_AUXADC_BAT_PLUGIN_START_SW_SHIFT               4
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_ADDR               \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_MASK               0x1
#define PMIC_AUXADC_BAT_PLUGIN_START_SEL_SHIFT              5
#define PMIC_AUXADC_DBG_DIG0_RSV2_ADDR                      \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_DBG_DIG0_RSV2_MASK                      0xF
#define PMIC_AUXADC_DBG_DIG0_RSV2_SHIFT                     6
#define PMIC_AUXADC_DBG_DIG1_RSV2_ADDR                      \
	MT6359_AUXADC_DBG0
#define PMIC_AUXADC_DBG_DIG1_RSV2_MASK                      0x3F
#define PMIC_AUXADC_DBG_DIG1_RSV2_SHIFT                     10
#define PMIC_AUXADC_NAG_EN_ADDR                             \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_EN_MASK                             0x1
#define PMIC_AUXADC_NAG_EN_SHIFT                            0
#define PMIC_AUXADC_NAG_CLR_ADDR                            \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_CLR_MASK                            0x1
#define PMIC_AUXADC_NAG_CLR_SHIFT                           1
#define PMIC_AUXADC_NAG_VBAT1_SEL_ADDR                      \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_VBAT1_SEL_MASK                      0x1
#define PMIC_AUXADC_NAG_VBAT1_SEL_SHIFT                     2
#define PMIC_AUXADC_NAG_PRD_SEL_ADDR                        \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_PRD_SEL_MASK                        0x3
#define PMIC_AUXADC_NAG_PRD_SEL_SHIFT                       3
#define PMIC_AUXADC_NAG_IRQ_EN_ADDR                         \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_IRQ_EN_MASK                         0x1
#define PMIC_AUXADC_NAG_IRQ_EN_SHIFT                        10
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_ADDR                     \
	MT6359_AUXADC_NAG_0
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_MASK                     0x1
#define PMIC_AUXADC_NAG_C_DLTV_IRQ_SHIFT                    15
#define PMIC_AUXADC_NAG_ZCV_ADDR                            \
	MT6359_AUXADC_NAG_1
#define PMIC_AUXADC_NAG_ZCV_MASK                            0x7FFF
#define PMIC_AUXADC_NAG_ZCV_SHIFT                           0
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_0_ADDR                 \
	MT6359_AUXADC_NAG_2
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_0_MASK                 0xFFFF
#define PMIC_AUXADC_NAG_C_DLTV_TH_15_0_SHIFT                0
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_16_ADDR                \
	MT6359_AUXADC_NAG_3
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_16_MASK                0x7FF
#define PMIC_AUXADC_NAG_C_DLTV_TH_26_16_SHIFT               0
#define PMIC_AUXADC_NAG_CNT_15_0_ADDR                       \
	MT6359_AUXADC_NAG_4
#define PMIC_AUXADC_NAG_CNT_15_0_MASK                       0xFFFF
#define PMIC_AUXADC_NAG_CNT_15_0_SHIFT                      0
#define PMIC_AUXADC_NAG_CNT_25_16_ADDR                      \
	MT6359_AUXADC_NAG_5
#define PMIC_AUXADC_NAG_CNT_25_16_MASK                      0x3FF
#define PMIC_AUXADC_NAG_CNT_25_16_SHIFT                     0
#define PMIC_AUXADC_NAG_DLTV_ADDR                           \
	MT6359_AUXADC_NAG_6
#define PMIC_AUXADC_NAG_DLTV_MASK                           0xFFFF
#define PMIC_AUXADC_NAG_DLTV_SHIFT                          0
#define PMIC_AUXADC_NAG_C_DLTV_15_0_ADDR                    \
	MT6359_AUXADC_NAG_7
#define PMIC_AUXADC_NAG_C_DLTV_15_0_MASK                    0xFFFF
#define PMIC_AUXADC_NAG_C_DLTV_15_0_SHIFT                   0
#define PMIC_AUXADC_NAG_C_DLTV_26_16_ADDR                   \
	MT6359_AUXADC_NAG_8
#define PMIC_AUXADC_NAG_C_DLTV_26_16_MASK                   0x7FF
#define PMIC_AUXADC_NAG_C_DLTV_26_16_SHIFT                  0
#define PMIC_AUXADC_NAG_AUXADC_START_ADDR                   \
	MT6359_AUXADC_NAG_9
#define PMIC_AUXADC_NAG_AUXADC_START_MASK                   0x1
#define PMIC_AUXADC_NAG_AUXADC_START_SHIFT                  0
#define PMIC_AUXADC_NAG_STATE_ADDR                          \
	MT6359_AUXADC_NAG_9
#define PMIC_AUXADC_NAG_STATE_MASK                          0x7
#define PMIC_AUXADC_NAG_STATE_SHIFT                         1
#define PMIC_AUXADC_ADC_OUT_NAG_ADDR                        \
	MT6359_AUXADC_NAG_10
#define PMIC_AUXADC_ADC_OUT_NAG_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_NAG_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_NAG_ADDR                        \
	MT6359_AUXADC_NAG_10
#define PMIC_AUXADC_ADC_RDY_NAG_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_NAG_SHIFT                       15
#define PMIC_AUXADC_NAG_CK_SW_EN_ADDR                       \
	MT6359_AUXADC_NAG_11
#define PMIC_AUXADC_NAG_CK_SW_EN_MASK                       0x1
#define PMIC_AUXADC_NAG_CK_SW_EN_SHIFT                      0
#define PMIC_AUXADC_NAG_CK_SW_MODE_ADDR                     \
	MT6359_AUXADC_NAG_11
#define PMIC_AUXADC_NAG_CK_SW_MODE_MASK                     0x1
#define PMIC_AUXADC_NAG_CK_SW_MODE_SHIFT                    1
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_ADDR                    \
	MT6359_AUXADC_NAG_11
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_MASK                    0x1
#define PMIC_AUXADC_ADC_BUSY_IN_NAG_SHIFT                   15
#define PMIC_AUXADC_DIG_3_ELR_LEN_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR_NUM
#define PMIC_AUXADC_DIG_3_ELR_LEN_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_ELR_LEN_SHIFT                     0
#define PMIC_EFUSE_GAIN_CH7_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR0
#define PMIC_EFUSE_GAIN_CH7_TRIM_MASK                       0x7FFF
#define PMIC_EFUSE_GAIN_CH7_TRIM_SHIFT                      0
#define PMIC_EFUSE_OFFSET_CH7_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR1
#define PMIC_EFUSE_OFFSET_CH7_TRIM_MASK                     0x7FFF
#define PMIC_EFUSE_OFFSET_CH7_TRIM_SHIFT                    0
#define PMIC_EFUSE_GAIN_CH4_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR2
#define PMIC_EFUSE_GAIN_CH4_TRIM_MASK                       0x7FFF
#define PMIC_EFUSE_GAIN_CH4_TRIM_SHIFT                      0
#define PMIC_EFUSE_OFFSET_CH4_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR3
#define PMIC_EFUSE_OFFSET_CH4_TRIM_MASK                     0x7FFF
#define PMIC_EFUSE_OFFSET_CH4_TRIM_SHIFT                    0
#define PMIC_EFUSE_GAIN_CH0_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR4
#define PMIC_EFUSE_GAIN_CH0_TRIM_MASK                       0x7FFF
#define PMIC_EFUSE_GAIN_CH0_TRIM_SHIFT                      0
#define PMIC_EFUSE_OFFSET_CH0_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR5
#define PMIC_EFUSE_OFFSET_CH0_TRIM_MASK                     0x7FFF
#define PMIC_EFUSE_OFFSET_CH0_TRIM_SHIFT                    0
#define PMIC_AUXADC_SW_GAIN_TRIM_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR6
#define PMIC_AUXADC_SW_GAIN_TRIM_MASK                       0x7FFF
#define PMIC_AUXADC_SW_GAIN_TRIM_SHIFT                      0
#define PMIC_AUXADC_SW_OFFSET_TRIM_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR7
#define PMIC_AUXADC_SW_OFFSET_TRIM_MASK                     0x7FFF
#define PMIC_AUXADC_SW_OFFSET_TRIM_SHIFT                    0
#define PMIC_AUXADC_EFUSE_ID_ADDR                           \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_ID_MASK                           0x1
#define PMIC_AUXADC_EFUSE_ID_SHIFT                          0
#define PMIC_AUXADC_EFUSE_O_SLOPE_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_O_SLOPE_MASK                      0x3F
#define PMIC_AUXADC_EFUSE_O_SLOPE_SHIFT                     1
#define PMIC_AUXADC_EFUSE_O_SLOPE_SIGN_ADDR                 \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_O_SLOPE_SIGN_MASK                 0x1
#define PMIC_AUXADC_EFUSE_O_SLOPE_SIGN_SHIFT                7
#define PMIC_AUXADC_EFUSE_DEGC_CALI_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_DEGC_CALI_MASK                    0x3F
#define PMIC_AUXADC_EFUSE_DEGC_CALI_SHIFT                   8
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_ADDR                  \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_MASK                  0x1
#define PMIC_AUXADC_EFUSE_ADC_CALI_EN_SHIFT                 14
#define PMIC_AUXADC_EFUSE_RSV0_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR8
#define PMIC_AUXADC_EFUSE_RSV0_MASK                         0x1
#define PMIC_AUXADC_EFUSE_RSV0_SHIFT                        15
#define PMIC_AUXADC_EFUSE_O_VTS_ADDR                        \
	MT6359_AUXADC_DIG_3_ELR9
#define PMIC_AUXADC_EFUSE_O_VTS_MASK                        0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_SHIFT                       0
#define PMIC_AUXADC_EFUSE_RSV1_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR9
#define PMIC_AUXADC_EFUSE_RSV1_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV1_SHIFT                        13
#define PMIC_AUXADC_EFUSE_O_VTS_2_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR10
#define PMIC_AUXADC_EFUSE_O_VTS_2_MASK                      0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_2_SHIFT                     0
#define PMIC_AUXADC_EFUSE_RSV2_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR10
#define PMIC_AUXADC_EFUSE_RSV2_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV2_SHIFT                        13
#define PMIC_AUXADC_EFUSE_O_VTS_3_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR11
#define PMIC_AUXADC_EFUSE_O_VTS_3_MASK                      0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_3_SHIFT                     0
#define PMIC_AUXADC_EFUSE_RSV3_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR11
#define PMIC_AUXADC_EFUSE_RSV3_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV3_SHIFT                        13
#define PMIC_AUXADC_EFUSE_O_VTS_4_ADDR                      \
	MT6359_AUXADC_DIG_3_ELR12
#define PMIC_AUXADC_EFUSE_O_VTS_4_MASK                      0x1FFF
#define PMIC_AUXADC_EFUSE_O_VTS_4_SHIFT                     0
#define PMIC_AUXADC_EFUSE_RSV4_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR12
#define PMIC_AUXADC_EFUSE_RSV4_MASK                         0x7
#define PMIC_AUXADC_EFUSE_RSV4_SHIFT                        13
#define PMIC_AUXADC_EFUSE_GAIN_AUX_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR13
#define PMIC_AUXADC_EFUSE_GAIN_AUX_MASK                     0xFF
#define PMIC_AUXADC_EFUSE_GAIN_AUX_SHIFT                    0
#define PMIC_AUXADC_EFUSE_RSV5_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR13
#define PMIC_AUXADC_EFUSE_RSV5_MASK                         0xFF
#define PMIC_AUXADC_EFUSE_RSV5_SHIFT                        8
#define PMIC_AUXADC_EFUSE_GAIN_BGRL_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR14
#define PMIC_AUXADC_EFUSE_GAIN_BGRL_MASK                    0x7F
#define PMIC_AUXADC_EFUSE_GAIN_BGRL_SHIFT                   0
#define PMIC_AUXADC_EFUSE_GAIN_BGRH_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR14
#define PMIC_AUXADC_EFUSE_GAIN_BGRH_MASK                    0x7F
#define PMIC_AUXADC_EFUSE_GAIN_BGRH_SHIFT                   7
#define PMIC_AUXADC_EFUSE_RSV6_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR14
#define PMIC_AUXADC_EFUSE_RSV6_MASK                         0x3
#define PMIC_AUXADC_EFUSE_RSV6_SHIFT                        14
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_ADDR           \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_MASK           0x1
#define PMIC_AUXADC_EFUSE_CALI_FROM_EFUSE_EN_SHIFT          0
#define PMIC_AUXADC_EFUSE_ADC_BGRCALI_EN_ADDR               \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_ADC_BGRCALI_EN_MASK               0x1
#define PMIC_AUXADC_EFUSE_ADC_BGRCALI_EN_SHIFT              1
#define PMIC_AUXADC_EFUSE_ADC_AUXCALI_EN_ADDR               \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_ADC_AUXCALI_EN_MASK               0x1
#define PMIC_AUXADC_EFUSE_ADC_AUXCALI_EN_SHIFT              2
#define PMIC_AUXADC_EFUSE_TRMPL_CALI_ADDR                   \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_TRMPL_CALI_MASK                   0x7
#define PMIC_AUXADC_EFUSE_TRMPL_CALI_SHIFT                  3
#define PMIC_AUXADC_EFUSE_TRMPH_CALI_ADDR                   \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_TRMPH_CALI_MASK                   0x7
#define PMIC_AUXADC_EFUSE_TRMPH_CALI_SHIFT                  6
#define PMIC_AUXADC_EFUSE_SIGN_BGRL_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_SIGN_BGRL_MASK                    0x1
#define PMIC_AUXADC_EFUSE_SIGN_BGRL_SHIFT                   9
#define PMIC_AUXADC_EFUSE_SIGN_BGRH_ADDR                    \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_SIGN_BGRH_MASK                    0x1
#define PMIC_AUXADC_EFUSE_SIGN_BGRH_SHIFT                   10
#define PMIC_AUXADC_EFUSE_SIGN_AUX_ADDR                     \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_SIGN_AUX_MASK                     0x1
#define PMIC_AUXADC_EFUSE_SIGN_AUX_SHIFT                    11
#define PMIC_AUXADC_EFUSE_RSV7_ADDR                         \
	MT6359_AUXADC_DIG_3_ELR15
#define PMIC_AUXADC_EFUSE_RSV7_MASK                         0xF
#define PMIC_AUXADC_EFUSE_RSV7_SHIFT                        12
#define PMIC_AUXADC_EFUSE_VBG12_ADDR                        \
	MT6359_AUXADC_DIG_3_ELR16
#define PMIC_AUXADC_EFUSE_VBG12_MASK                        0x7F
#define PMIC_AUXADC_EFUSE_VBG12_SHIFT                       0
#define PMIC_AUXADC_EFUSE_VAUX18_ADDR                       \
	MT6359_AUXADC_DIG_3_ELR16
#define PMIC_AUXADC_EFUSE_VAUX18_MASK                       0x7F
#define PMIC_AUXADC_EFUSE_VAUX18_SHIFT                      7
#define PMIC_AUXADC_DIG_4_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_4_DSN_ID
#define PMIC_AUXADC_DIG_4_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_4_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_4_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_4_DSN_ID
#define PMIC_AUXADC_DIG_4_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_4_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_4_DSN_REV0
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_4_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_4_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_4_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_4_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_4_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_4_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DBI
#define PMIC_AUXADC_DIG_4_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_4_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_4_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_4_DSN_DXI
#define PMIC_AUXADC_DIG_4_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_4_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_IMP_EN_ADDR                             \
	MT6359_AUXADC_IMP0
#define PMIC_AUXADC_IMP_EN_MASK                             0x1
#define PMIC_AUXADC_IMP_EN_SHIFT                            0
#define PMIC_AUXADC_IMP_PRD_SEL_ADDR                        \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMP_PRD_SEL_MASK                        0x3
#define PMIC_AUXADC_IMP_PRD_SEL_SHIFT                       0
#define PMIC_AUXADC_IMP_CNT_SEL_ADDR                        \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMP_CNT_SEL_MASK                        0x3
#define PMIC_AUXADC_IMP_CNT_SEL_SHIFT                       2
#define PMIC_AUXADC_IMPEDANCE_CHSEL_ADDR                    \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMPEDANCE_CHSEL_MASK                    0x1
#define PMIC_AUXADC_IMPEDANCE_CHSEL_SHIFT                   4
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_ADDR               \
	MT6359_AUXADC_IMP1
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_MASK               0x1
#define PMIC_AUXADC_IMPEDANCE_IRQ_STATUS_SHIFT              15
#define PMIC_AUXADC_IMP_START_ADDR                          \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_START_MASK                          0x1
#define PMIC_AUXADC_IMP_START_SHIFT                         0
#define PMIC_AUXADC_IMP_STATE_ADDR                          \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_STATE_MASK                          0xF
#define PMIC_AUXADC_IMP_STATE_SHIFT                         1
#define PMIC_AUXADC_IMP_COUNT_ADDR                          \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_COUNT_MASK                          0xF
#define PMIC_AUXADC_IMP_COUNT_SHIFT                         5
#define PMIC_AUXADC_IMP_FGADC_R_S_ADDR                      \
	MT6359_AUXADC_IMP2
#define PMIC_AUXADC_IMP_FGADC_R_S_MASK                      0x1
#define PMIC_AUXADC_IMP_FGADC_R_S_SHIFT                     9
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_ADDR                 \
	MT6359_AUXADC_IMP2
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_MASK                 0x1
#define PMIC_FGADC_AUXADC_IMP_R_DONE_S_SHIFT                10
#define PMIC_AUXADC_ADC_OUT_IMP_ADDR                        \
	MT6359_AUXADC_IMP3
#define PMIC_AUXADC_ADC_OUT_IMP_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_IMP_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_IMP_ADDR                        \
	MT6359_AUXADC_IMP3
#define PMIC_AUXADC_ADC_RDY_IMP_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_IMP_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_ADDR                    \
	MT6359_AUXADC_IMP4
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_MASK                    0x7FFF
#define PMIC_AUXADC_ADC_OUT_IMP_AVG_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_ADDR                    \
	MT6359_AUXADC_IMP4
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_MASK                    0x1
#define PMIC_AUXADC_ADC_RDY_IMP_AVG_SHIFT                   15
#define PMIC_AUXADC_IMP_CK_SW_EN_ADDR                       \
	MT6359_AUXADC_IMP5
#define PMIC_AUXADC_IMP_CK_SW_EN_MASK                       0x1
#define PMIC_AUXADC_IMP_CK_SW_EN_SHIFT                      0
#define PMIC_AUXADC_IMP_CK_SW_MODE_ADDR                     \
	MT6359_AUXADC_IMP5
#define PMIC_AUXADC_IMP_CK_SW_MODE_MASK                     0x1
#define PMIC_AUXADC_IMP_CK_SW_MODE_SHIFT                    1
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_ADDR                    \
	MT6359_AUXADC_IMP5
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_MASK                    0x1
#define PMIC_AUXADC_ADC_BUSY_IN_IMP_SHIFT                   15
#define PMIC_AUXADC_LBAT_EN_ADDR                            \
	MT6359_AUXADC_LBAT0
#define PMIC_AUXADC_LBAT_EN_MASK                            0x1
#define PMIC_AUXADC_LBAT_EN_SHIFT                           0
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_ADDR                   \
	MT6359_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_MASK                   0x3
#define PMIC_AUXADC_LBAT_DET_PRD_SEL_SHIFT                  0
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_ADDR                  \
	MT6359_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_MASK                  0x3
#define PMIC_AUXADC_LBAT_DEBT_MAX_SEL_SHIFT                 2
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_ADDR                  \
	MT6359_AUXADC_LBAT1
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_MASK                  0x3
#define PMIC_AUXADC_LBAT_DEBT_MIN_SEL_SHIFT                 4
#define PMIC_AUXADC_LBAT_VOLT_MAX_ADDR                      \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_VOLT_MAX_MASK                      0xFFF
#define PMIC_AUXADC_LBAT_VOLT_MAX_SHIFT                     0
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_ADDR                    \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK                    0x1
#define PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT                   12
#define PMIC_AUXADC_LBAT_DET_MAX_ADDR                       \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_DET_MAX_MASK                       0x1
#define PMIC_AUXADC_LBAT_DET_MAX_SHIFT                      13
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_ADDR                     \
	MT6359_AUXADC_LBAT2
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK                     0x1
#define PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT                    15
#define PMIC_AUXADC_LBAT_VOLT_MIN_ADDR                      \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_VOLT_MIN_MASK                      0xFFF
#define PMIC_AUXADC_LBAT_VOLT_MIN_SHIFT                     0
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_ADDR                    \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK                    0x1
#define PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT                   12
#define PMIC_AUXADC_LBAT_DET_MIN_ADDR                       \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_DET_MIN_MASK                       0x1
#define PMIC_AUXADC_LBAT_DET_MIN_SHIFT                      13
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_ADDR                     \
	MT6359_AUXADC_LBAT3
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK                     0x1
#define PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT                    15
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_ADDR            \
	MT6359_AUXADC_LBAT4
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK            0xF
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT           0
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_ADDR            \
	MT6359_AUXADC_LBAT5
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK            0xF
#define PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT           0
#define PMIC_AUXADC_LBAT_STATE_ADDR                         \
	MT6359_AUXADC_LBAT6
#define PMIC_AUXADC_LBAT_STATE_MASK                         0x7
#define PMIC_AUXADC_LBAT_STATE_SHIFT                        12
#define PMIC_AUXADC_LBAT_AUXADC_START_ADDR                  \
	MT6359_AUXADC_LBAT6
#define PMIC_AUXADC_LBAT_AUXADC_START_MASK                  0x1
#define PMIC_AUXADC_LBAT_AUXADC_START_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_LBAT_ADDR                       \
	MT6359_AUXADC_LBAT7
#define PMIC_AUXADC_ADC_OUT_LBAT_MASK                       0xFFF
#define PMIC_AUXADC_ADC_OUT_LBAT_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_LBAT_ADDR                       \
	MT6359_AUXADC_LBAT7
#define PMIC_AUXADC_ADC_RDY_LBAT_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_LBAT_SHIFT                      15
#define PMIC_AUXADC_LBAT_CK_SW_EN_ADDR                      \
	MT6359_AUXADC_LBAT8
#define PMIC_AUXADC_LBAT_CK_SW_EN_MASK                      0x1
#define PMIC_AUXADC_LBAT_CK_SW_EN_SHIFT                     0
#define PMIC_AUXADC_LBAT_CK_SW_MODE_ADDR                    \
	MT6359_AUXADC_LBAT8
#define PMIC_AUXADC_LBAT_CK_SW_MODE_MASK                    0x1
#define PMIC_AUXADC_LBAT_CK_SW_MODE_SHIFT                   1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_ADDR                   \
	MT6359_AUXADC_LBAT8
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT                  15
#define PMIC_AUXADC_BAT_TEMP_EN_ADDR                        \
	MT6359_AUXADC_BAT_TEMP_0
#define PMIC_AUXADC_BAT_TEMP_EN_MASK                        0x1
#define PMIC_AUXADC_BAT_TEMP_EN_SHIFT                       0
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_1
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_MASK                  0x1
#define PMIC_AUXADC_BAT_TEMP_FROZE_EN_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_ADDR               \
	MT6359_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_MASK               0x3
#define PMIC_AUXADC_BAT_TEMP_DET_PRD_SEL_SHIFT              0
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_ADDR              \
	MT6359_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_MASK              0x3
#define PMIC_AUXADC_BAT_TEMP_DEBT_MAX_SEL_SHIFT             2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_ADDR              \
	MT6359_AUXADC_BAT_TEMP_2
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_MASK              0x3
#define PMIC_AUXADC_BAT_TEMP_DEBT_MIN_SEL_SHIFT             4
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_MASK                  0xFFF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MAX_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_ADDR                \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MAX_SHIFT               12
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_MASK                   0x1
#define PMIC_AUXADC_BAT_TEMP_DET_MAX_SHIFT                  13
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_ADDR                 \
	MT6359_AUXADC_BAT_TEMP_3
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_MASK                 0x1
#define PMIC_AUXADC_BAT_TEMP_MAX_IRQ_B_SHIFT                15
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_MASK                  0xFFF
#define PMIC_AUXADC_BAT_TEMP_VOLT_MIN_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_ADDR                \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_IRQ_EN_MIN_SHIFT               12
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_MASK                   0x1
#define PMIC_AUXADC_BAT_TEMP_DET_MIN_SHIFT                  13
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_ADDR                 \
	MT6359_AUXADC_BAT_TEMP_4
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_MASK                 0x1
#define PMIC_AUXADC_BAT_TEMP_MIN_IRQ_B_SHIFT                15
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_ADDR        \
	MT6359_AUXADC_BAT_TEMP_5
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_MASK        0xF
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MAX_SHIFT       0
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_ADDR        \
	MT6359_AUXADC_BAT_TEMP_6
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_MASK        0xF
#define PMIC_AUXADC_BAT_TEMP_DEBOUNCE_COUNT_MIN_SHIFT       0
#define PMIC_AUXADC_BAT_TEMP_STATE_ADDR                     \
	MT6359_AUXADC_BAT_TEMP_7
#define PMIC_AUXADC_BAT_TEMP_STATE_MASK                     0x7
#define PMIC_AUXADC_BAT_TEMP_STATE_SHIFT                    12
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_ADDR              \
	MT6359_AUXADC_BAT_TEMP_7
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_MASK              0x1
#define PMIC_AUXADC_BAT_TEMP_AUXADC_START_SHIFT             15
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_8
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_MASK                   0xFFF
#define PMIC_AUXADC_ADC_OUT_BAT_TEMP_SHIFT                  0
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_ADDR                   \
	MT6359_AUXADC_BAT_TEMP_8
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_MASK                   0x1
#define PMIC_AUXADC_ADC_RDY_BAT_TEMP_SHIFT                  15
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_ADDR                  \
	MT6359_AUXADC_BAT_TEMP_9
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_MASK                  0x1
#define PMIC_AUXADC_BAT_TEMP_CK_SW_EN_SHIFT                 0
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_ADDR                \
	MT6359_AUXADC_BAT_TEMP_9
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_MASK                0x1
#define PMIC_AUXADC_BAT_TEMP_CK_SW_MODE_SHIFT               1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_ADDR               \
	MT6359_AUXADC_BAT_TEMP_9
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_TEMP_SHIFT              15
#define PMIC_AUXADC_LBAT2_EN_ADDR                           \
	MT6359_AUXADC_LBAT2_0
#define PMIC_AUXADC_LBAT2_EN_MASK                           0x1
#define PMIC_AUXADC_LBAT2_EN_SHIFT                          0
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_ADDR                  \
	MT6359_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_MASK                  0x3
#define PMIC_AUXADC_LBAT2_DET_PRD_SEL_SHIFT                 0
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_ADDR                 \
	MT6359_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_MASK                 0x3
#define PMIC_AUXADC_LBAT2_DEBT_MAX_SEL_SHIFT                2
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_ADDR                 \
	MT6359_AUXADC_LBAT2_1
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_MASK                 0x3
#define PMIC_AUXADC_LBAT2_DEBT_MIN_SEL_SHIFT                4
#define PMIC_AUXADC_LBAT2_VOLT_MAX_ADDR                     \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_VOLT_MAX_MASK                     0xFFF
#define PMIC_AUXADC_LBAT2_VOLT_MAX_SHIFT                    0
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_ADDR                   \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_MASK                   0x1
#define PMIC_AUXADC_LBAT2_IRQ_EN_MAX_SHIFT                  12
#define PMIC_AUXADC_LBAT2_DET_MAX_ADDR                      \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_DET_MAX_MASK                      0x1
#define PMIC_AUXADC_LBAT2_DET_MAX_SHIFT                     13
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_ADDR                    \
	MT6359_AUXADC_LBAT2_2
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_MASK                    0x1
#define PMIC_AUXADC_LBAT2_MAX_IRQ_B_SHIFT                   15
#define PMIC_AUXADC_LBAT2_VOLT_MIN_ADDR                     \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_VOLT_MIN_MASK                     0xFFF
#define PMIC_AUXADC_LBAT2_VOLT_MIN_SHIFT                    0
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_ADDR                   \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_MASK                   0x1
#define PMIC_AUXADC_LBAT2_IRQ_EN_MIN_SHIFT                  12
#define PMIC_AUXADC_LBAT2_DET_MIN_ADDR                      \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_DET_MIN_MASK                      0x1
#define PMIC_AUXADC_LBAT2_DET_MIN_SHIFT                     13
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_ADDR                    \
	MT6359_AUXADC_LBAT2_3
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_MASK                    0x1
#define PMIC_AUXADC_LBAT2_MIN_IRQ_B_SHIFT                   15
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_ADDR           \
	MT6359_AUXADC_LBAT2_4
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_MASK           0xF
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_SHIFT          0
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_ADDR           \
	MT6359_AUXADC_LBAT2_5
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_MASK           0xF
#define PMIC_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_SHIFT          0
#define PMIC_AUXADC_LBAT2_STATE_ADDR                        \
	MT6359_AUXADC_LBAT2_6
#define PMIC_AUXADC_LBAT2_STATE_MASK                        0x7
#define PMIC_AUXADC_LBAT2_STATE_SHIFT                       12
#define PMIC_AUXADC_LBAT2_AUXADC_START_ADDR                 \
	MT6359_AUXADC_LBAT2_6
#define PMIC_AUXADC_LBAT2_AUXADC_START_MASK                 0x1
#define PMIC_AUXADC_LBAT2_AUXADC_START_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_LBAT2_ADDR                      \
	MT6359_AUXADC_LBAT2_7
#define PMIC_AUXADC_ADC_OUT_LBAT2_MASK                      0xFFF
#define PMIC_AUXADC_ADC_OUT_LBAT2_SHIFT                     0
#define PMIC_AUXADC_ADC_RDY_LBAT2_ADDR                      \
	MT6359_AUXADC_LBAT2_7
#define PMIC_AUXADC_ADC_RDY_LBAT2_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_LBAT2_SHIFT                     15
#define PMIC_AUXADC_LBAT2_CK_SW_EN_ADDR                     \
	MT6359_AUXADC_LBAT2_8
#define PMIC_AUXADC_LBAT2_CK_SW_EN_MASK                     0x1
#define PMIC_AUXADC_LBAT2_CK_SW_EN_SHIFT                    0
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_ADDR                   \
	MT6359_AUXADC_LBAT2_8
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_MASK                   0x1
#define PMIC_AUXADC_LBAT2_CK_SW_MODE_SHIFT                  1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_ADDR                  \
	MT6359_AUXADC_LBAT2_8
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_LBAT2_SHIFT                 15
#define PMIC_AUXADC_THR_EN_ADDR                             \
	MT6359_AUXADC_THR0
#define PMIC_AUXADC_THR_EN_MASK                             0x1
#define PMIC_AUXADC_THR_EN_SHIFT                            0
#define PMIC_AUXADC_THR_DET_PRD_SEL_ADDR                    \
	MT6359_AUXADC_THR1
#define PMIC_AUXADC_THR_DET_PRD_SEL_MASK                    0x3
#define PMIC_AUXADC_THR_DET_PRD_SEL_SHIFT                   0
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_ADDR                   \
	MT6359_AUXADC_THR1
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_MASK                   0x3
#define PMIC_AUXADC_THR_DEBT_MAX_SEL_SHIFT                  2
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_ADDR                   \
	MT6359_AUXADC_THR1
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_MASK                   0x3
#define PMIC_AUXADC_THR_DEBT_MIN_SEL_SHIFT                  4
#define PMIC_AUXADC_THR_VOLT_MAX_ADDR                       \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_VOLT_MAX_MASK                       0xFFF
#define PMIC_AUXADC_THR_VOLT_MAX_SHIFT                      0
#define PMIC_AUXADC_THR_IRQ_EN_MAX_ADDR                     \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_IRQ_EN_MAX_MASK                     0x1
#define PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT                    12
#define PMIC_AUXADC_THR_DET_MAX_ADDR                        \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_DET_MAX_MASK                        0x1
#define PMIC_AUXADC_THR_DET_MAX_SHIFT                       13
#define PMIC_AUXADC_THR_MAX_IRQ_B_ADDR                      \
	MT6359_AUXADC_THR2
#define PMIC_AUXADC_THR_MAX_IRQ_B_MASK                      0x1
#define PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT                     15
#define PMIC_AUXADC_THR_VOLT_MIN_ADDR                       \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_VOLT_MIN_MASK                       0xFFF
#define PMIC_AUXADC_THR_VOLT_MIN_SHIFT                      0
#define PMIC_AUXADC_THR_IRQ_EN_MIN_ADDR                     \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_IRQ_EN_MIN_MASK                     0x1
#define PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT                    12
#define PMIC_AUXADC_THR_DET_MIN_ADDR                        \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_DET_MIN_MASK                        0x1
#define PMIC_AUXADC_THR_DET_MIN_SHIFT                       13
#define PMIC_AUXADC_THR_MIN_IRQ_B_ADDR                      \
	MT6359_AUXADC_THR3
#define PMIC_AUXADC_THR_MIN_IRQ_B_MASK                      0x1
#define PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT                     15
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_ADDR             \
	MT6359_AUXADC_THR4
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK             0xF
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT            0
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_ADDR             \
	MT6359_AUXADC_THR5
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK             0xF
#define PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT            0
#define PMIC_AUXADC_THR_STATE_ADDR                          \
	MT6359_AUXADC_THR6
#define PMIC_AUXADC_THR_STATE_MASK                          0x7
#define PMIC_AUXADC_THR_STATE_SHIFT                         12
#define PMIC_AUXADC_THR_AUXADC_START_ADDR                   \
	MT6359_AUXADC_THR6
#define PMIC_AUXADC_THR_AUXADC_START_MASK                   0x1
#define PMIC_AUXADC_THR_AUXADC_START_SHIFT                  15
#define PMIC_AUXADC_ADC_OUT_THR_HW_ADDR                     \
	MT6359_AUXADC_THR7
#define PMIC_AUXADC_ADC_OUT_THR_HW_MASK                     0xFFF
#define PMIC_AUXADC_ADC_OUT_THR_HW_SHIFT                    0
#define PMIC_AUXADC_ADC_RDY_THR_HW_ADDR                     \
	MT6359_AUXADC_THR7
#define PMIC_AUXADC_ADC_RDY_THR_HW_MASK                     0x1
#define PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT                    15
#define PMIC_AUXADC_THR_CK_SW_EN_ADDR                       \
	MT6359_AUXADC_THR8
#define PMIC_AUXADC_THR_CK_SW_EN_MASK                       0x1
#define PMIC_AUXADC_THR_CK_SW_EN_SHIFT                      0
#define PMIC_AUXADC_THR_CK_SW_MODE_ADDR                     \
	MT6359_AUXADC_THR8
#define PMIC_AUXADC_THR_CK_SW_MODE_MASK                     0x1
#define PMIC_AUXADC_THR_CK_SW_MODE_SHIFT                    1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_ADDR                 \
	MT6359_AUXADC_THR8
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT                15
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_ADDR                   \
	MT6359_AUXADC_MDRT_0
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_MASK                   0x3
#define PMIC_AUXADC_MDRT_DET_PRD_SEL_SHIFT                  0
#define PMIC_AUXADC_MDRT_DET_EN_ADDR                        \
	MT6359_AUXADC_MDRT_0
#define PMIC_AUXADC_MDRT_DET_EN_MASK                        0x1
#define PMIC_AUXADC_MDRT_DET_EN_SHIFT                       15
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_ADDR            \
	MT6359_AUXADC_MDRT_1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_MASK            0xFFF
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CNT_SHIFT           0
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_ADDR            \
	MT6359_AUXADC_MDRT_1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_MASK            0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_CLR_SHIFT           15
#define PMIC_AUXADC_MDRT_DET_WKUP_START_ADDR                \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_WKUP_START_MASK                0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SHIFT               0
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_ADDR            \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_MASK            0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_START_SEL_SHIFT           1
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_ADDR                   \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_MASK                   0x1
#define PMIC_AUXADC_MDRT_DET_WKUP_EN_SHIFT                  2
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_ADDR               \
	MT6359_AUXADC_MDRT_2
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_MASK               0x1
#define PMIC_AUXADC_MDRT_DET_SRCLKEN_IND_SHIFT              3
#define PMIC_AUXADC_MDRT_STATE_ADDR                         \
	MT6359_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_STATE_MASK                         0x3
#define PMIC_AUXADC_MDRT_STATE_SHIFT                        0
#define PMIC_AUXADC_MDRT_START_ADDR                         \
	MT6359_AUXADC_MDRT_3
#define PMIC_AUXADC_MDRT_START_MASK                         0x1
#define PMIC_AUXADC_MDRT_START_SHIFT                        15
#define PMIC_AUXADC_ADC_OUT_MDRT_ADDR                       \
	MT6359_AUXADC_MDRT_4
#define PMIC_AUXADC_ADC_OUT_MDRT_MASK                       0x7FFF
#define PMIC_AUXADC_ADC_OUT_MDRT_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_MDRT_ADDR                       \
	MT6359_AUXADC_MDRT_4
#define PMIC_AUXADC_ADC_RDY_MDRT_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_MDRT_SHIFT                      15
#define PMIC_AUXADC_MDRT_CK_SW_EN_ADDR                      \
	MT6359_AUXADC_MDRT_5
#define PMIC_AUXADC_MDRT_CK_SW_EN_MASK                      0x1
#define PMIC_AUXADC_MDRT_CK_SW_EN_SHIFT                     0
#define PMIC_AUXADC_MDRT_CK_SW_MODE_ADDR                    \
	MT6359_AUXADC_MDRT_5
#define PMIC_AUXADC_MDRT_CK_SW_MODE_MASK                    0x1
#define PMIC_AUXADC_MDRT_CK_SW_MODE_SHIFT                   1
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_ADDR                   \
	MT6359_AUXADC_MDRT_5
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_MDRT_SHIFT                  15
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_ADDR       \
	MT6359_AUXADC_DCXO_MDRT_1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_MASK       0xFFF
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_SHIFT      0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_ADDR       \
	MT6359_AUXADC_DCXO_MDRT_1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_MASK       0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_SHIFT      15
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_ADDR              \
	MT6359_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_MASK              0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_EN_SHIFT             0
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_ADDR       \
	MT6359_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_MASK       0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_SHIFT      1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_ADDR           \
	MT6359_AUXADC_DCXO_MDRT_2
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_MASK           0x1
#define PMIC_AUXADC_DCXO_MDRT_DET_WKUP_START_SHIFT          2
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_ADDR                  \
	MT6359_AUXADC_DCXO_MDRT_3
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_MDRT_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_ADDR                  \
	MT6359_AUXADC_DCXO_MDRT_3
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_MDRT_SHIFT                 15
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_ADDR              \
	MT6359_AUXADC_DCXO_MDRT_4
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_MASK              0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_MDRT_SHIFT             15
#define PMIC_AUXADC_RSV_1RSV0_ADDR                          \
	MT6359_AUXADC_RSV_1
#define PMIC_AUXADC_RSV_1RSV0_MASK                          0xFFFF
#define PMIC_AUXADC_RSV_1RSV0_SHIFT                         0
#define PMIC_AUXADC_NEW_PRIORITY_LIST_SEL_ADDR              \
	MT6359_AUXADC_PRI_NEW
#define PMIC_AUXADC_NEW_PRIORITY_LIST_SEL_MASK              0x1
#define PMIC_AUXADC_NEW_PRIORITY_LIST_SEL_SHIFT             0
#define PMIC_AUXADC_SAMPLE_LIST_15_0_ADDR                   \
	MT6359_AUXADC_SPL_LIST_0
#define PMIC_AUXADC_SAMPLE_LIST_15_0_MASK                   0xFFFF
#define PMIC_AUXADC_SAMPLE_LIST_15_0_SHIFT                  0
#define PMIC_AUXADC_SAMPLE_LIST_31_16_ADDR                  \
	MT6359_AUXADC_SPL_LIST_1
#define PMIC_AUXADC_SAMPLE_LIST_31_16_MASK                  0xFFFF
#define PMIC_AUXADC_SAMPLE_LIST_31_16_SHIFT                 0
#define PMIC_AUXADC_SAMPLE_LIST_33_32_ADDR                  \
	MT6359_AUXADC_SPL_LIST_2
#define PMIC_AUXADC_SAMPLE_LIST_33_32_MASK                  0x3
#define PMIC_AUXADC_SAMPLE_LIST_33_32_SHIFT                 0
#define PMIC_BUCK_TOP_ANA_ID_ADDR                           \
	MT6359_BUCK_TOP_DSN_ID
#define PMIC_BUCK_TOP_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_TOP_ANA_ID_SHIFT                          0
#define PMIC_BUCK_TOP_DIG_ID_ADDR                           \
	MT6359_BUCK_TOP_DSN_ID
#define PMIC_BUCK_TOP_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_TOP_DIG_ID_SHIFT                          8
#define PMIC_BUCK_TOP_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_TOP_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_TOP_DSN_REV0
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_TOP_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_TOP_CBS_ADDR                              \
	MT6359_BUCK_TOP_DBI
#define PMIC_BUCK_TOP_CBS_MASK                              0x3
#define PMIC_BUCK_TOP_CBS_SHIFT                             0
#define PMIC_BUCK_TOP_BIX_ADDR                              \
	MT6359_BUCK_TOP_DBI
#define PMIC_BUCK_TOP_BIX_MASK                              0x3
#define PMIC_BUCK_TOP_BIX_SHIFT                             2
#define PMIC_BUCK_TOP_ESP_ADDR                              \
	MT6359_BUCK_TOP_DBI
#define PMIC_BUCK_TOP_ESP_MASK                              0xFF
#define PMIC_BUCK_TOP_ESP_SHIFT                             8
#define PMIC_BUCK_TOP_FPI_ADDR                              \
	MT6359_BUCK_TOP_DXI
#define PMIC_BUCK_TOP_FPI_MASK                              0xFF
#define PMIC_BUCK_TOP_FPI_SHIFT                             0
#define PMIC_BUCK_TOP_CLK_OFFSET_ADDR                       \
	MT6359_BUCK_TOP_PAM0
#define PMIC_BUCK_TOP_CLK_OFFSET_MASK                       0xFF
#define PMIC_BUCK_TOP_CLK_OFFSET_SHIFT                      0
#define PMIC_BUCK_TOP_RST_OFFSET_ADDR                       \
	MT6359_BUCK_TOP_PAM0
#define PMIC_BUCK_TOP_RST_OFFSET_MASK                       0xFF
#define PMIC_BUCK_TOP_RST_OFFSET_SHIFT                      8
#define PMIC_BUCK_TOP_INT_OFFSET_ADDR                       \
	MT6359_BUCK_TOP_PAM1
#define PMIC_BUCK_TOP_INT_OFFSET_MASK                       0xFF
#define PMIC_BUCK_TOP_INT_OFFSET_SHIFT                      0
#define PMIC_BUCK_TOP_INT_LEN_ADDR                          \
	MT6359_BUCK_TOP_PAM1
#define PMIC_BUCK_TOP_INT_LEN_MASK                          0xFF
#define PMIC_BUCK_TOP_INT_LEN_SHIFT                         8
#define PMIC_RG_BUCK32K_CK_PDN_ADDR                         \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK32K_CK_PDN_MASK                         0x1
#define PMIC_RG_BUCK32K_CK_PDN_SHIFT                        0
#define PMIC_RG_BUCK1M_CK_PDN_ADDR                          \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK1M_CK_PDN_MASK                          0x1
#define PMIC_RG_BUCK1M_CK_PDN_SHIFT                         1
#define PMIC_RG_BUCK26M_CK_PDN_ADDR                         \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK26M_CK_PDN_MASK                         0x1
#define PMIC_RG_BUCK26M_CK_PDN_SHIFT                        2
#define PMIC_RG_BUCK_VPA_ANA_2M_CK_PDN_ADDR                 \
	MT6359_BUCK_TOP_CLK_CON0
#define PMIC_RG_BUCK_VPA_ANA_2M_CK_PDN_MASK                 0x1
#define PMIC_RG_BUCK_VPA_ANA_2M_CK_PDN_SHIFT                3
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_ADDR                  \
	MT6359_BUCK_TOP_CLK_CON0_SET
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_CON0_SET_SHIFT                 0
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_ADDR                  \
	MT6359_BUCK_TOP_CLK_CON0_CLR
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_CON0_CLR_SHIFT                 0
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_ADDR                    \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_BUCK32K_CK_PDN_HWEN_SHIFT                   0
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_ADDR                     \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_BUCK1M_CK_PDN_HWEN_SHIFT                    1
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_ADDR                    \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_BUCK26M_CK_PDN_HWEN_SHIFT                   2
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_ADDR                   \
	MT6359_BUCK_TOP_CLK_HWEN_CON0
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_MASK                   0x1
#define PMIC_RG_BUCK_SLEEP_CTRL_MODE_SHIFT                  3
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_ADDR             \
	MT6359_BUCK_TOP_CLK_HWEN_CON0_SET
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_SET_SHIFT            0
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_ADDR             \
	MT6359_BUCK_TOP_CLK_HWEN_CON0_CLR
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_CLK_HWEN_CON0_CLR_SHIFT            0
#define PMIC_RG_INT_EN_VPU_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPU_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VPU_OC_SHIFT                         0
#define PMIC_RG_INT_EN_VCORE_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VCORE_OC_MASK                        0x1
#define PMIC_RG_INT_EN_VCORE_OC_SHIFT                       1
#define PMIC_RG_INT_EN_VGPU11_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VGPU11_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VGPU11_OC_SHIFT                      2
#define PMIC_RG_INT_EN_VGPU12_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VGPU12_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VGPU12_OC_SHIFT                      3
#define PMIC_RG_INT_EN_VMODEM_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VMODEM_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VMODEM_OC_SHIFT                      4
#define PMIC_RG_INT_EN_VPROC1_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPROC1_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VPROC1_OC_SHIFT                      5
#define PMIC_RG_INT_EN_VPROC2_OC_ADDR                       \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPROC2_OC_MASK                       0x1
#define PMIC_RG_INT_EN_VPROC2_OC_SHIFT                      6
#define PMIC_RG_INT_EN_VS1_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VS1_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VS1_OC_SHIFT                         7
#define PMIC_RG_INT_EN_VS2_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VS2_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VS2_OC_SHIFT                         8
#define PMIC_RG_INT_EN_VPA_OC_ADDR                          \
	MT6359_BUCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_VPA_OC_MASK                          0x1
#define PMIC_RG_INT_EN_VPA_OC_SHIFT                         9
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_ADDR               \
	MT6359_BUCK_TOP_INT_CON0_SET
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_MASK               0xFFFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_SET_SHIFT              0
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_ADDR               \
	MT6359_BUCK_TOP_INT_CON0_CLR
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_MASK               0xFFFF
#define PMIC_RG_BUCK_TOP_INT_EN_CON0_CLR_SHIFT              0
#define PMIC_RG_INT_MASK_VPU_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPU_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VPU_OC_SHIFT                       0
#define PMIC_RG_INT_MASK_VCORE_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VCORE_OC_MASK                      0x1
#define PMIC_RG_INT_MASK_VCORE_OC_SHIFT                     1
#define PMIC_RG_INT_MASK_VGPU11_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VGPU11_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VGPU11_OC_SHIFT                    2
#define PMIC_RG_INT_MASK_VGPU12_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VGPU12_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VGPU12_OC_SHIFT                    3
#define PMIC_RG_INT_MASK_VMODEM_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VMODEM_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VMODEM_OC_SHIFT                    4
#define PMIC_RG_INT_MASK_VPROC1_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPROC1_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VPROC1_OC_SHIFT                    5
#define PMIC_RG_INT_MASK_VPROC2_OC_ADDR                     \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPROC2_OC_MASK                     0x1
#define PMIC_RG_INT_MASK_VPROC2_OC_SHIFT                    6
#define PMIC_RG_INT_MASK_VS1_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VS1_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VS1_OC_SHIFT                       7
#define PMIC_RG_INT_MASK_VS2_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VS2_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VS2_OC_SHIFT                       8
#define PMIC_RG_INT_MASK_VPA_OC_ADDR                        \
	MT6359_BUCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_VPA_OC_MASK                        0x1
#define PMIC_RG_INT_MASK_VPA_OC_SHIFT                       9
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_ADDR             \
	MT6359_BUCK_TOP_INT_MASK_CON0_SET
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_SET_SHIFT            0
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_ADDR             \
	MT6359_BUCK_TOP_INT_MASK_CON0_CLR
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_MASK             0xFFFF
#define PMIC_RG_BUCK_TOP_INT_MASK_CON0_CLR_SHIFT            0
#define PMIC_RG_INT_STATUS_VPU_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPU_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VPU_OC_SHIFT                     0
#define PMIC_RG_INT_STATUS_VCORE_OC_ADDR                    \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VCORE_OC_MASK                    0x1
#define PMIC_RG_INT_STATUS_VCORE_OC_SHIFT                   1
#define PMIC_RG_INT_STATUS_VGPU11_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VGPU11_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VGPU11_OC_SHIFT                  2
#define PMIC_RG_INT_STATUS_VGPU12_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VGPU12_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VGPU12_OC_SHIFT                  3
#define PMIC_RG_INT_STATUS_VMODEM_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VMODEM_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VMODEM_OC_SHIFT                  4
#define PMIC_RG_INT_STATUS_VPROC1_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPROC1_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VPROC1_OC_SHIFT                  5
#define PMIC_RG_INT_STATUS_VPROC2_OC_ADDR                   \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPROC2_OC_MASK                   0x1
#define PMIC_RG_INT_STATUS_VPROC2_OC_SHIFT                  6
#define PMIC_RG_INT_STATUS_VS1_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VS1_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VS1_OC_SHIFT                     7
#define PMIC_RG_INT_STATUS_VS2_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VS2_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VS2_OC_SHIFT                     8
#define PMIC_RG_INT_STATUS_VPA_OC_ADDR                      \
	MT6359_BUCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_VPA_OC_MASK                      0x1
#define PMIC_RG_INT_STATUS_VPA_OC_SHIFT                     9
#define PMIC_RG_INT_RAW_STATUS_VPU_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPU_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VPU_OC_SHIFT                 0
#define PMIC_RG_INT_RAW_STATUS_VCORE_OC_ADDR                \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VCORE_OC_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_VCORE_OC_SHIFT               1
#define PMIC_RG_INT_RAW_STATUS_VGPU11_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VGPU11_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VGPU11_OC_SHIFT              2
#define PMIC_RG_INT_RAW_STATUS_VGPU12_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VGPU12_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VGPU12_OC_SHIFT              3
#define PMIC_RG_INT_RAW_STATUS_VMODEM_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VMODEM_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VMODEM_OC_SHIFT              4
#define PMIC_RG_INT_RAW_STATUS_VPROC1_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPROC1_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VPROC1_OC_SHIFT              5
#define PMIC_RG_INT_RAW_STATUS_VPROC2_OC_ADDR               \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPROC2_OC_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_VPROC2_OC_SHIFT              6
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VS1_OC_SHIFT                 7
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VS2_OC_SHIFT                 8
#define PMIC_RG_INT_RAW_STATUS_VPA_OC_ADDR                  \
	MT6359_BUCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_VPA_OC_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_VPA_OC_SHIFT                 9
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_ADDR                \
	MT6359_BUCK_TOP_VOW_CON
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_MASK                0x1
#define PMIC_RG_VOW_BUCK_VCORE_DVS_DONE_SHIFT               0
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_ADDR             \
	MT6359_BUCK_TOP_VOW_CON
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_MASK             0x1
#define PMIC_RG_VOW_BUCK_VCORE_DVS_SW_MODE_SHIFT            1
#define PMIC_RG_BUCK_STB_MAX_ADDR                           \
	MT6359_BUCK_TOP_STB_CON
#define PMIC_RG_BUCK_STB_MAX_MASK                           0x1FF
#define PMIC_RG_BUCK_STB_MAX_SHIFT                          0
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_ADDR          \
	MT6359_BUCK_TOP_VGP2_MINFREQ_CON
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_MASK          0xFF
#define PMIC_RG_BUCK_VGP2_MINFREQ_LATENCY_MAX_SHIFT         0
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_ADDR         \
	MT6359_BUCK_TOP_VGP2_MINFREQ_CON
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_MASK         0x7
#define PMIC_RG_BUCK_VGP2_MINFREQ_DURATION_MAX_SHIFT        8
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_ADDR           \
	MT6359_BUCK_TOP_VPA_MINFREQ_CON
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_MASK           0xFF
#define PMIC_RG_BUCK_VPA_MINFREQ_LATENCY_MAX_SHIFT          0
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_ADDR          \
	MT6359_BUCK_TOP_VPA_MINFREQ_CON
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_MASK          0xF
#define PMIC_RG_BUCK_VPA_MINFREQ_DURATION_MAX_SHIFT         8
#define PMIC_RG_BUCK_VPU_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPU_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VPU_OC_SDN_STATUS_SHIFT                0
#define PMIC_RG_BUCK_VCORE_OC_SDN_STATUS_ADDR               \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VCORE_OC_SDN_STATUS_MASK               0x1
#define PMIC_RG_BUCK_VCORE_OC_SDN_STATUS_SHIFT              1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VGPU11_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_STATUS_SHIFT             2
#define PMIC_RG_BUCK_VGPU12_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VGPU12_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VGPU12_OC_SDN_STATUS_SHIFT             3
#define PMIC_RG_BUCK_VMODEM_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VMODEM_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VMODEM_OC_SDN_STATUS_SHIFT             4
#define PMIC_RG_BUCK_VPROC1_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPROC1_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VPROC1_OC_SDN_STATUS_SHIFT             5
#define PMIC_RG_BUCK_VPROC2_OC_SDN_STATUS_ADDR              \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPROC2_OC_SDN_STATUS_MASK              0x1
#define PMIC_RG_BUCK_VPROC2_OC_SDN_STATUS_SHIFT             6
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VS1_OC_SDN_STATUS_SHIFT                7
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VS2_OC_SDN_STATUS_SHIFT                8
#define PMIC_RG_BUCK_VPA_OC_SDN_STATUS_ADDR                 \
	MT6359_BUCK_TOP_OC_CON0
#define PMIC_RG_BUCK_VPA_OC_SDN_STATUS_MASK                 0x1
#define PMIC_RG_BUCK_VPA_OC_SDN_STATUS_SHIFT                9
#define PMIC_BUCK_TOP_WRITE_KEY_ADDR                        \
	MT6359_BUCK_TOP_KEY_PROT
#define PMIC_BUCK_TOP_WRITE_KEY_MASK                        0xFFFF
#define PMIC_BUCK_TOP_WRITE_KEY_SHIFT                       0
#define PMIC_BUCK_VPU_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG0
#define PMIC_BUCK_VPU_WDTDBG_VOSEL_MASK                     0x7F
#define PMIC_BUCK_VPU_WDTDBG_VOSEL_SHIFT                    0
#define PMIC_BUCK_VCORE_WDTDBG_VOSEL_ADDR                   \
	MT6359_BUCK_TOP_WDTDBG0
#define PMIC_BUCK_VCORE_WDTDBG_VOSEL_MASK                   0x7F
#define PMIC_BUCK_VCORE_WDTDBG_VOSEL_SHIFT                  8
#define PMIC_BUCK_VGPU11_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG1
#define PMIC_BUCK_VGPU11_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VGPU11_WDTDBG_VOSEL_SHIFT                 0
#define PMIC_BUCK_VGPU12_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG1
#define PMIC_BUCK_VGPU12_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VGPU12_WDTDBG_VOSEL_SHIFT                 8
#define PMIC_BUCK_VMODEM_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG2
#define PMIC_BUCK_VMODEM_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VMODEM_WDTDBG_VOSEL_SHIFT                 0
#define PMIC_BUCK_VPROC1_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG2
#define PMIC_BUCK_VPROC1_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VPROC1_WDTDBG_VOSEL_SHIFT                 8
#define PMIC_BUCK_VPROC2_WDTDBG_VOSEL_ADDR                  \
	MT6359_BUCK_TOP_WDTDBG3
#define PMIC_BUCK_VPROC2_WDTDBG_VOSEL_MASK                  0x7F
#define PMIC_BUCK_VPROC2_WDTDBG_VOSEL_SHIFT                 0
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG3
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_MASK                     0x7F
#define PMIC_BUCK_VS1_WDTDBG_VOSEL_SHIFT                    8
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG4
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_MASK                     0x7F
#define PMIC_BUCK_VS2_WDTDBG_VOSEL_SHIFT                    0
#define PMIC_BUCK_VPA_WDTDBG_VOSEL_ADDR                     \
	MT6359_BUCK_TOP_WDTDBG4
#define PMIC_BUCK_VPA_WDTDBG_VOSEL_MASK                     0x3F
#define PMIC_BUCK_VPA_WDTDBG_VOSEL_SHIFT                    8
#define PMIC_BUCK_TOP_ELR_LEN_ADDR                          \
	MT6359_BUCK_TOP_ELR_NUM
#define PMIC_BUCK_TOP_ELR_LEN_MASK                          0xFF
#define PMIC_BUCK_TOP_ELR_LEN_SHIFT                         0
#define PMIC_RG_BUCK_VPU_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPU_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_OC_SDN_EN_SHIFT                    0
#define PMIC_RG_BUCK_VCORE_OC_SDN_EN_ADDR                   \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VCORE_OC_SDN_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_OC_SDN_EN_SHIFT                  1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VGPU11_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_OC_SDN_EN_SHIFT                 2
#define PMIC_RG_BUCK_VGPU12_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VGPU12_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_OC_SDN_EN_SHIFT                 3
#define PMIC_RG_BUCK_VMODEM_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VMODEM_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_OC_SDN_EN_SHIFT                 4
#define PMIC_RG_BUCK_VPROC1_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPROC1_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_OC_SDN_EN_SHIFT                 5
#define PMIC_RG_BUCK_VPROC2_OC_SDN_EN_ADDR                  \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPROC2_OC_SDN_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_OC_SDN_EN_SHIFT                 6
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_OC_SDN_EN_SHIFT                    7
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_OC_SDN_EN_SHIFT                    8
#define PMIC_RG_BUCK_VPA_OC_SDN_EN_ADDR                     \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_VPA_OC_SDN_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPA_OC_SDN_EN_SHIFT                    9
#define PMIC_RG_BUCK_DCM_MODE_ADDR                          \
	MT6359_BUCK_TOP_ELR0
#define PMIC_RG_BUCK_DCM_MODE_MASK                          0x1
#define PMIC_RG_BUCK_DCM_MODE_SHIFT                         10
#define PMIC_RG_BUCK_VPU_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VPU_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VPU_VOSEL_LIMIT_SEL_SHIFT              0
#define PMIC_RG_BUCK_VCORE_VOSEL_LIMIT_SEL_ADDR             \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VCORE_VOSEL_LIMIT_SEL_MASK             0x3
#define PMIC_RG_BUCK_VCORE_VOSEL_LIMIT_SEL_SHIFT            2
#define PMIC_RG_BUCK_VGPU11_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VGPU11_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VGPU11_VOSEL_LIMIT_SEL_SHIFT           4
#define PMIC_RG_BUCK_VGPU12_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VGPU12_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VGPU12_VOSEL_LIMIT_SEL_SHIFT           6
#define PMIC_RG_BUCK_VMODEM_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VMODEM_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VMODEM_VOSEL_LIMIT_SEL_SHIFT           8
#define PMIC_RG_BUCK_VPROC1_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VPROC1_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VPROC1_VOSEL_LIMIT_SEL_SHIFT           10
#define PMIC_RG_BUCK_VPROC2_VOSEL_LIMIT_SEL_ADDR            \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VPROC2_VOSEL_LIMIT_SEL_MASK            0x3
#define PMIC_RG_BUCK_VPROC2_VOSEL_LIMIT_SEL_SHIFT           12
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR1
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL_SHIFT              14
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL_SHIFT              0
#define PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_ADDR               \
	MT6359_BUCK_TOP_ELR2
#define PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_MASK               0x3
#define PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL_SHIFT              2
#define PMIC_BUCK_VPU_ANA_ID_ADDR                           \
	MT6359_BUCK_VPU_DSN_ID
#define PMIC_BUCK_VPU_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_VPU_ANA_ID_SHIFT                          0
#define PMIC_BUCK_VPU_DIG_ID_ADDR                           \
	MT6359_BUCK_VPU_DSN_ID
#define PMIC_BUCK_VPU_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_VPU_DIG_ID_SHIFT                          8
#define PMIC_BUCK_VPU_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_VPU_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_VPU_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_VPU_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VPU_DSN_REV0
#define PMIC_BUCK_VPU_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VPU_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_VPU_DSN_CBS_ADDR                          \
	MT6359_BUCK_VPU_DSN_DBI
#define PMIC_BUCK_VPU_DSN_CBS_MASK                          0x3
#define PMIC_BUCK_VPU_DSN_CBS_SHIFT                         0
#define PMIC_BUCK_VPU_DSN_BIX_ADDR                          \
	MT6359_BUCK_VPU_DSN_DBI
#define PMIC_BUCK_VPU_DSN_BIX_MASK                          0x3
#define PMIC_BUCK_VPU_DSN_BIX_SHIFT                         2
#define PMIC_BUCK_VPU_DSN_ESP_ADDR                          \
	MT6359_BUCK_VPU_DSN_DBI
#define PMIC_BUCK_VPU_DSN_ESP_MASK                          0xFF
#define PMIC_BUCK_VPU_DSN_ESP_SHIFT                         8
#define PMIC_BUCK_VPU_DSN_FPI_SSHUB_ADDR                    \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_SSHUB_MASK                    0x1
#define PMIC_BUCK_VPU_DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_BUCK_VPU_DSN_FPI_TRACKING_ADDR                 \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_TRACKING_MASK                 0x1
#define PMIC_BUCK_VPU_DSN_FPI_TRACKING_SHIFT                1
#define PMIC_BUCK_VPU_DSN_FPI_PREOC_ADDR                    \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_PREOC_MASK                    0x1
#define PMIC_BUCK_VPU_DSN_FPI_PREOC_SHIFT                   2
#define PMIC_BUCK_VPU_DSN_FPI_VOTER_ADDR                    \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_VOTER_MASK                    0x1
#define PMIC_BUCK_VPU_DSN_FPI_VOTER_SHIFT                   3
#define PMIC_BUCK_VPU_DSN_FPI_ULTRASONIC_ADDR               \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_ULTRASONIC_MASK               0x1
#define PMIC_BUCK_VPU_DSN_FPI_ULTRASONIC_SHIFT              4
#define PMIC_BUCK_VPU_DSN_FPI_DLC_ADDR                      \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_DLC_MASK                      0x1
#define PMIC_BUCK_VPU_DSN_FPI_DLC_SHIFT                     5
#define PMIC_BUCK_VPU_DSN_FPI_TRAP_ADDR                     \
	MT6359_BUCK_VPU_DSN_DXI
#define PMIC_BUCK_VPU_DSN_FPI_TRAP_MASK                     0x1
#define PMIC_BUCK_VPU_DSN_FPI_TRAP_SHIFT                    6
#define PMIC_RG_BUCK_VPU_EN_ADDR                            \
	MT6359_BUCK_VPU_CON0
#define PMIC_RG_BUCK_VPU_EN_MASK                            0x1
#define PMIC_RG_BUCK_VPU_EN_SHIFT                           0
#define PMIC_RG_BUCK_VPU_LP_ADDR                            \
	MT6359_BUCK_VPU_CON0
#define PMIC_RG_BUCK_VPU_LP_MASK                            0x1
#define PMIC_RG_BUCK_VPU_LP_SHIFT                           1
#define PMIC_RG_BUCK_VPU_CON0_SET_ADDR                      \
	MT6359_BUCK_VPU_CON0_SET
#define PMIC_RG_BUCK_VPU_CON0_SET_MASK                      0xFFFF
#define PMIC_RG_BUCK_VPU_CON0_SET_SHIFT                     0
#define PMIC_RG_BUCK_VPU_CON0_CLR_ADDR                      \
	MT6359_BUCK_VPU_CON0_CLR
#define PMIC_RG_BUCK_VPU_CON0_CLR_MASK                      0xFFFF
#define PMIC_RG_BUCK_VPU_CON0_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VPU_VOSEL_SLEEP_ADDR                   \
	MT6359_BUCK_VPU_CON1
#define PMIC_RG_BUCK_VPU_VOSEL_SLEEP_MASK                   0x7F
#define PMIC_RG_BUCK_VPU_VOSEL_SLEEP_SHIFT                  0
#define PMIC_RG_BUCK_VPU_SELR2R_CTRL_ADDR                   \
	MT6359_BUCK_VPU_SLP_CON
#define PMIC_RG_BUCK_VPU_SELR2R_CTRL_MASK                   0x1
#define PMIC_RG_BUCK_VPU_SELR2R_CTRL_SHIFT                  0
#define PMIC_RG_BUCK_VPU_SFCHG_FRATE_ADDR                   \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_FRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VPU_SFCHG_FRATE_SHIFT                  0
#define PMIC_RG_BUCK_VPU_SFCHG_FEN_ADDR                     \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_SFCHG_FEN_SHIFT                    7
#define PMIC_RG_BUCK_VPU_SFCHG_RRATE_ADDR                   \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_RRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VPU_SFCHG_RRATE_SHIFT                  8
#define PMIC_RG_BUCK_VPU_SFCHG_REN_ADDR                     \
	MT6359_BUCK_VPU_CFG0
#define PMIC_RG_BUCK_VPU_SFCHG_REN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_SFCHG_REN_SHIFT                    15
#define PMIC_RG_BUCK_VPU_HW0_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW0_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW0_OP_EN_SHIFT                    0
#define PMIC_RG_BUCK_VPU_HW1_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW1_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW1_OP_EN_SHIFT                    1
#define PMIC_RG_BUCK_VPU_HW2_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW2_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW2_OP_EN_SHIFT                    2
#define PMIC_RG_BUCK_VPU_HW3_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW3_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW3_OP_EN_SHIFT                    3
#define PMIC_RG_BUCK_VPU_HW4_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW4_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW4_OP_EN_SHIFT                    4
#define PMIC_RG_BUCK_VPU_HW5_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW5_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW5_OP_EN_SHIFT                    5
#define PMIC_RG_BUCK_VPU_HW6_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW6_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW6_OP_EN_SHIFT                    6
#define PMIC_RG_BUCK_VPU_HW7_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW7_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW7_OP_EN_SHIFT                    7
#define PMIC_RG_BUCK_VPU_HW8_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW8_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW8_OP_EN_SHIFT                    8
#define PMIC_RG_BUCK_VPU_HW9_OP_EN_ADDR                     \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW9_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VPU_HW9_OP_EN_SHIFT                    9
#define PMIC_RG_BUCK_VPU_HW10_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW10_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW10_OP_EN_SHIFT                   10
#define PMIC_RG_BUCK_VPU_HW11_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW11_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW11_OP_EN_SHIFT                   11
#define PMIC_RG_BUCK_VPU_HW12_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW12_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW12_OP_EN_SHIFT                   12
#define PMIC_RG_BUCK_VPU_HW13_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW13_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW13_OP_EN_SHIFT                   13
#define PMIC_RG_BUCK_VPU_HW14_OP_EN_ADDR                    \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_HW14_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW14_OP_EN_SHIFT                   14
#define PMIC_RG_BUCK_VPU_SW_OP_EN_ADDR                      \
	MT6359_BUCK_VPU_OP_EN
#define PMIC_RG_BUCK_VPU_SW_OP_EN_MASK                      0x1
#define PMIC_RG_BUCK_VPU_SW_OP_EN_SHIFT                     15
#define PMIC_RG_BUCK_VPU_OP_EN_SET_ADDR                     \
	MT6359_BUCK_VPU_OP_EN_SET
#define PMIC_RG_BUCK_VPU_OP_EN_SET_MASK                     0xFFFF
#define PMIC_RG_BUCK_VPU_OP_EN_SET_SHIFT                    0
#define PMIC_RG_BUCK_VPU_OP_EN_CLR_ADDR                     \
	MT6359_BUCK_VPU_OP_EN_CLR
#define PMIC_RG_BUCK_VPU_OP_EN_CLR_MASK                     0xFFFF
#define PMIC_RG_BUCK_VPU_OP_EN_CLR_SHIFT                    0
#define PMIC_RG_BUCK_VPU_HW0_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW0_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW0_OP_CFG_SHIFT                   0
#define PMIC_RG_BUCK_VPU_HW1_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW1_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW1_OP_CFG_SHIFT                   1
#define PMIC_RG_BUCK_VPU_HW2_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW2_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW2_OP_CFG_SHIFT                   2
#define PMIC_RG_BUCK_VPU_HW3_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW3_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW3_OP_CFG_SHIFT                   3
#define PMIC_RG_BUCK_VPU_HW4_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW4_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW4_OP_CFG_SHIFT                   4
#define PMIC_RG_BUCK_VPU_HW5_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW5_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW5_OP_CFG_SHIFT                   5
#define PMIC_RG_BUCK_VPU_HW6_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW6_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW6_OP_CFG_SHIFT                   6
#define PMIC_RG_BUCK_VPU_HW7_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW7_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW7_OP_CFG_SHIFT                   7
#define PMIC_RG_BUCK_VPU_HW8_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW8_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW8_OP_CFG_SHIFT                   8
#define PMIC_RG_BUCK_VPU_HW9_OP_CFG_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW9_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VPU_HW9_OP_CFG_SHIFT                   9
#define PMIC_RG_BUCK_VPU_HW10_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW10_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW10_OP_CFG_SHIFT                  10
#define PMIC_RG_BUCK_VPU_HW11_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW11_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW11_OP_CFG_SHIFT                  11
#define PMIC_RG_BUCK_VPU_HW12_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW12_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW12_OP_CFG_SHIFT                  12
#define PMIC_RG_BUCK_VPU_HW13_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW13_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW13_OP_CFG_SHIFT                  13
#define PMIC_RG_BUCK_VPU_HW14_OP_CFG_ADDR                   \
	MT6359_BUCK_VPU_OP_CFG
#define PMIC_RG_BUCK_VPU_HW14_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW14_OP_CFG_SHIFT                  14
#define PMIC_RG_BUCK_VPU_OP_CFG_SET_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG_SET
#define PMIC_RG_BUCK_VPU_OP_CFG_SET_MASK                    0xFFFF
#define PMIC_RG_BUCK_VPU_OP_CFG_SET_SHIFT                   0
#define PMIC_RG_BUCK_VPU_OP_CFG_CLR_ADDR                    \
	MT6359_BUCK_VPU_OP_CFG_CLR
#define PMIC_RG_BUCK_VPU_OP_CFG_CLR_MASK                    0xFFFF
#define PMIC_RG_BUCK_VPU_OP_CFG_CLR_SHIFT                   0
#define PMIC_RG_BUCK_VPU_HW0_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW0_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW0_OP_MODE_SHIFT                  0
#define PMIC_RG_BUCK_VPU_HW1_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW1_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW1_OP_MODE_SHIFT                  1
#define PMIC_RG_BUCK_VPU_HW2_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW2_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW2_OP_MODE_SHIFT                  2
#define PMIC_RG_BUCK_VPU_HW3_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW3_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW3_OP_MODE_SHIFT                  3
#define PMIC_RG_BUCK_VPU_HW4_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW4_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW4_OP_MODE_SHIFT                  4
#define PMIC_RG_BUCK_VPU_HW5_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW5_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW5_OP_MODE_SHIFT                  5
#define PMIC_RG_BUCK_VPU_HW6_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW6_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW6_OP_MODE_SHIFT                  6
#define PMIC_RG_BUCK_VPU_HW7_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW7_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW7_OP_MODE_SHIFT                  7
#define PMIC_RG_BUCK_VPU_HW8_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW8_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW8_OP_MODE_SHIFT                  8
#define PMIC_RG_BUCK_VPU_HW9_OP_MODE_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW9_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VPU_HW9_OP_MODE_SHIFT                  9
#define PMIC_RG_BUCK_VPU_HW10_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW10_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW10_OP_MODE_SHIFT                 10
#define PMIC_RG_BUCK_VPU_HW11_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW11_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW11_OP_MODE_SHIFT                 11
#define PMIC_RG_BUCK_VPU_HW12_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW12_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW12_OP_MODE_SHIFT                 12
#define PMIC_RG_BUCK_VPU_HW13_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW13_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW13_OP_MODE_SHIFT                 13
#define PMIC_RG_BUCK_VPU_HW14_OP_MODE_ADDR                  \
	MT6359_BUCK_VPU_OP_MODE
#define PMIC_RG_BUCK_VPU_HW14_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VPU_HW14_OP_MODE_SHIFT                 14
#define PMIC_RG_BUCK_VPU_OP_MODE_SET_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE_SET
#define PMIC_RG_BUCK_VPU_OP_MODE_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPU_OP_MODE_SET_SHIFT                  0
#define PMIC_RG_BUCK_VPU_OP_MODE_CLR_ADDR                   \
	MT6359_BUCK_VPU_OP_MODE_CLR
#define PMIC_RG_BUCK_VPU_OP_MODE_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPU_OP_MODE_CLR_SHIFT                  0
#define PMIC_DA_VPU_VOSEL_ADDR                              \
	MT6359_BUCK_VPU_DBG0
#define PMIC_DA_VPU_VOSEL_MASK                              0x7F
#define PMIC_DA_VPU_VOSEL_SHIFT                             0
#define PMIC_DA_VPU_VOSEL_GRAY_ADDR                         \
	MT6359_BUCK_VPU_DBG0
#define PMIC_DA_VPU_VOSEL_GRAY_MASK                         0x7F
#define PMIC_DA_VPU_VOSEL_GRAY_SHIFT                        8
#define PMIC_DA_VPU_EN_ADDR                                 \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_EN_MASK                                 0x1
#define PMIC_DA_VPU_EN_SHIFT                                0
#define PMIC_DA_VPU_STB_ADDR                                \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_STB_MASK                                0x1
#define PMIC_DA_VPU_STB_SHIFT                               1
#define PMIC_DA_VPU_LOOP_SEL_ADDR                           \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_LOOP_SEL_MASK                           0x1
#define PMIC_DA_VPU_LOOP_SEL_SHIFT                          2
#define PMIC_DA_VPU_R2R_PDN_ADDR                            \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_R2R_PDN_MASK                            0x1
#define PMIC_DA_VPU_R2R_PDN_SHIFT                           3
#define PMIC_DA_VPU_DVS_EN_ADDR                             \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_DVS_EN_MASK                             0x1
#define PMIC_DA_VPU_DVS_EN_SHIFT                            4
#define PMIC_DA_VPU_DVS_DOWN_ADDR                           \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_DVS_DOWN_MASK                           0x1
#define PMIC_DA_VPU_DVS_DOWN_SHIFT                          5
#define PMIC_DA_VPU_SSH_ADDR                                \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_SSH_MASK                                0x1
#define PMIC_DA_VPU_SSH_SHIFT                               6
#define PMIC_DA_VPU_MINFREQ_DISCHARGE_ADDR                  \
	MT6359_BUCK_VPU_DBG1
#define PMIC_DA_VPU_MINFREQ_DISCHARGE_MASK                  0x1
#define PMIC_DA_VPU_MINFREQ_DISCHARGE_SHIFT                 8
#define PMIC_RG_BUCK_VPU_CK_SW_MODE_ADDR                    \
	MT6359_BUCK_VPU_DBG1
#define PMIC_RG_BUCK_VPU_CK_SW_MODE_MASK                    0x1
#define PMIC_RG_BUCK_VPU_CK_SW_MODE_SHIFT                   12
#define PMIC_RG_BUCK_VPU_CK_SW_EN_ADDR                      \
	MT6359_BUCK_VPU_DBG1
#define PMIC_RG_BUCK_VPU_CK_SW_EN_MASK                      0x1
#define PMIC_RG_BUCK_VPU_CK_SW_EN_SHIFT                     13
#define PMIC_BUCK_VPU_ELR_LEN_ADDR                          \
	MT6359_BUCK_VPU_ELR_NUM
#define PMIC_BUCK_VPU_ELR_LEN_MASK                          0xFF
#define PMIC_BUCK_VPU_ELR_LEN_SHIFT                         0
#define PMIC_RG_BUCK_VPU_VOSEL_ADDR                         \
	MT6359_BUCK_VPU_ELR0
#define PMIC_RG_BUCK_VPU_VOSEL_MASK                         0x7F
#define PMIC_RG_BUCK_VPU_VOSEL_SHIFT                        0
#define PMIC_BUCK_VCORE_ANA_ID_ADDR                         \
	MT6359_BUCK_VCORE_DSN_ID
#define PMIC_BUCK_VCORE_ANA_ID_MASK                         0xFF
#define PMIC_BUCK_VCORE_ANA_ID_SHIFT                        0
#define PMIC_BUCK_VCORE_DIG_ID_ADDR                         \
	MT6359_BUCK_VCORE_DSN_ID
#define PMIC_BUCK_VCORE_DIG_ID_MASK                         0xFF
#define PMIC_BUCK_VCORE_DIG_ID_SHIFT                        8
#define PMIC_BUCK_VCORE_ANA_MINOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_ANA_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_ANA_MINOR_REV_SHIFT                 0
#define PMIC_BUCK_VCORE_ANA_MAJOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_ANA_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_ANA_MAJOR_REV_SHIFT                 4
#define PMIC_BUCK_VCORE_DIG_MINOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_DIG_MINOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_DIG_MINOR_REV_SHIFT                 8
#define PMIC_BUCK_VCORE_DIG_MAJOR_REV_ADDR                  \
	MT6359_BUCK_VCORE_DSN_REV0
#define PMIC_BUCK_VCORE_DIG_MAJOR_REV_MASK                  0xF
#define PMIC_BUCK_VCORE_DIG_MAJOR_REV_SHIFT                 12
#define PMIC_BUCK_VCORE_DSN_CBS_ADDR                        \
	MT6359_BUCK_VCORE_DSN_DBI
#define PMIC_BUCK_VCORE_DSN_CBS_MASK                        0x3
#define PMIC_BUCK_VCORE_DSN_CBS_SHIFT                       0
#define PMIC_BUCK_VCORE_DSN_BIX_ADDR                        \
	MT6359_BUCK_VCORE_DSN_DBI
#define PMIC_BUCK_VCORE_DSN_BIX_MASK                        0x3
#define PMIC_BUCK_VCORE_DSN_BIX_SHIFT                       2
#define PMIC_BUCK_VCORE_DSN_ESP_ADDR                        \
	MT6359_BUCK_VCORE_DSN_DBI
#define PMIC_BUCK_VCORE_DSN_ESP_MASK                        0xFF
#define PMIC_BUCK_VCORE_DSN_ESP_SHIFT                       8
#define PMIC_BUCK_VCORE_DSN_FPI_SSHUB_ADDR                  \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_SSHUB_MASK                  0x1
#define PMIC_BUCK_VCORE_DSN_FPI_SSHUB_SHIFT                 0
#define PMIC_BUCK_VCORE_DSN_FPI_TRACKING_ADDR               \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_TRACKING_MASK               0x1
#define PMIC_BUCK_VCORE_DSN_FPI_TRACKING_SHIFT              1
#define PMIC_BUCK_VCORE_DSN_FPI_PREOC_ADDR                  \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_PREOC_MASK                  0x1
#define PMIC_BUCK_VCORE_DSN_FPI_PREOC_SHIFT                 2
#define PMIC_BUCK_VCORE_DSN_FPI_VOTER_ADDR                  \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_VOTER_MASK                  0x1
#define PMIC_BUCK_VCORE_DSN_FPI_VOTER_SHIFT                 3
#define PMIC_BUCK_VCORE_DSN_FPI_ULTRASONIC_ADDR             \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_ULTRASONIC_MASK             0x1
#define PMIC_BUCK_VCORE_DSN_FPI_ULTRASONIC_SHIFT            4
#define PMIC_BUCK_VCORE_DSN_FPI_DLC_ADDR                    \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_DLC_MASK                    0x1
#define PMIC_BUCK_VCORE_DSN_FPI_DLC_SHIFT                   5
#define PMIC_BUCK_VCORE_DSN_FPI_TRAP_ADDR                   \
	MT6359_BUCK_VCORE_DSN_DXI
#define PMIC_BUCK_VCORE_DSN_FPI_TRAP_MASK                   0x1
#define PMIC_BUCK_VCORE_DSN_FPI_TRAP_SHIFT                  6
#define PMIC_RG_BUCK_VCORE_EN_ADDR                          \
	MT6359_BUCK_VCORE_CON0
#define PMIC_RG_BUCK_VCORE_EN_MASK                          0x1
#define PMIC_RG_BUCK_VCORE_EN_SHIFT                         0
#define PMIC_RG_BUCK_VCORE_LP_ADDR                          \
	MT6359_BUCK_VCORE_CON0
#define PMIC_RG_BUCK_VCORE_LP_MASK                          0x1
#define PMIC_RG_BUCK_VCORE_LP_SHIFT                         1
#define PMIC_RG_BUCK_VCORE_CON0_SET_ADDR                    \
	MT6359_BUCK_VCORE_CON0_SET
#define PMIC_RG_BUCK_VCORE_CON0_SET_MASK                    0xFFFF
#define PMIC_RG_BUCK_VCORE_CON0_SET_SHIFT                   0
#define PMIC_RG_BUCK_VCORE_CON0_CLR_ADDR                    \
	MT6359_BUCK_VCORE_CON0_CLR
#define PMIC_RG_BUCK_VCORE_CON0_CLR_MASK                    0xFFFF
#define PMIC_RG_BUCK_VCORE_CON0_CLR_SHIFT                   0
#define PMIC_RG_BUCK_VCORE_VOSEL_SLEEP_ADDR                 \
	MT6359_BUCK_VCORE_CON1
#define PMIC_RG_BUCK_VCORE_VOSEL_SLEEP_MASK                 0x7F
#define PMIC_RG_BUCK_VCORE_VOSEL_SLEEP_SHIFT                0
#define PMIC_RG_BUCK_VCORE_SELR2R_CTRL_ADDR                 \
	MT6359_BUCK_VCORE_SLP_CON
#define PMIC_RG_BUCK_VCORE_SELR2R_CTRL_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_SELR2R_CTRL_SHIFT                0
#define PMIC_RG_BUCK_VCORE_SFCHG_FRATE_ADDR                 \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_FRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VCORE_SFCHG_FRATE_SHIFT                0
#define PMIC_RG_BUCK_VCORE_SFCHG_FEN_ADDR                   \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_FEN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_SFCHG_FEN_SHIFT                  7
#define PMIC_RG_BUCK_VCORE_SFCHG_RRATE_ADDR                 \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_RRATE_MASK                 0x7F
#define PMIC_RG_BUCK_VCORE_SFCHG_RRATE_SHIFT                8
#define PMIC_RG_BUCK_VCORE_SFCHG_REN_ADDR                   \
	MT6359_BUCK_VCORE_CFG0
#define PMIC_RG_BUCK_VCORE_SFCHG_REN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_SFCHG_REN_SHIFT                  15
#define PMIC_RG_BUCK_VCORE_HW0_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW0_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW0_OP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VCORE_HW1_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW1_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW1_OP_EN_SHIFT                  1
#define PMIC_RG_BUCK_VCORE_HW2_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW2_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW2_OP_EN_SHIFT                  2
#define PMIC_RG_BUCK_VCORE_HW3_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW3_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW3_OP_EN_SHIFT                  3
#define PMIC_RG_BUCK_VCORE_HW4_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW4_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW4_OP_EN_SHIFT                  4
#define PMIC_RG_BUCK_VCORE_HW5_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW5_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW5_OP_EN_SHIFT                  5
#define PMIC_RG_BUCK_VCORE_HW6_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW6_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW6_OP_EN_SHIFT                  6
#define PMIC_RG_BUCK_VCORE_HW7_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW7_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW7_OP_EN_SHIFT                  7
#define PMIC_RG_BUCK_VCORE_HW8_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW8_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW8_OP_EN_SHIFT                  8
#define PMIC_RG_BUCK_VCORE_HW9_OP_EN_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW9_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VCORE_HW9_OP_EN_SHIFT                  9
#define PMIC_RG_BUCK_VCORE_HW10_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW10_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW10_OP_EN_SHIFT                 10
#define PMIC_RG_BUCK_VCORE_HW11_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW11_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW11_OP_EN_SHIFT                 11
#define PMIC_RG_BUCK_VCORE_HW12_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW12_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW12_OP_EN_SHIFT                 12
#define PMIC_RG_BUCK_VCORE_HW13_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW13_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW13_OP_EN_SHIFT                 13
#define PMIC_RG_BUCK_VCORE_HW14_OP_EN_ADDR                  \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_HW14_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW14_OP_EN_SHIFT                 14
#define PMIC_RG_BUCK_VCORE_SW_OP_EN_ADDR                    \
	MT6359_BUCK_VCORE_OP_EN
#define PMIC_RG_BUCK_VCORE_SW_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VCORE_SW_OP_EN_SHIFT                   15
#define PMIC_RG_BUCK_VCORE_OP_EN_SET_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN_SET
#define PMIC_RG_BUCK_VCORE_OP_EN_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_EN_SET_SHIFT                  0
#define PMIC_RG_BUCK_VCORE_OP_EN_CLR_ADDR                   \
	MT6359_BUCK_VCORE_OP_EN_CLR
#define PMIC_RG_BUCK_VCORE_OP_EN_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_EN_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VCORE_HW0_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW0_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW0_OP_CFG_SHIFT                 0
#define PMIC_RG_BUCK_VCORE_HW1_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW1_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW1_OP_CFG_SHIFT                 1
#define PMIC_RG_BUCK_VCORE_HW2_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW2_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW2_OP_CFG_SHIFT                 2
#define PMIC_RG_BUCK_VCORE_HW3_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW3_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW3_OP_CFG_SHIFT                 3
#define PMIC_RG_BUCK_VCORE_HW4_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW4_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW4_OP_CFG_SHIFT                 4
#define PMIC_RG_BUCK_VCORE_HW5_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW5_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW5_OP_CFG_SHIFT                 5
#define PMIC_RG_BUCK_VCORE_HW6_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW6_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW6_OP_CFG_SHIFT                 6
#define PMIC_RG_BUCK_VCORE_HW7_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW7_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW7_OP_CFG_SHIFT                 7
#define PMIC_RG_BUCK_VCORE_HW8_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW8_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW8_OP_CFG_SHIFT                 8
#define PMIC_RG_BUCK_VCORE_HW9_OP_CFG_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW9_OP_CFG_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_HW9_OP_CFG_SHIFT                 9
#define PMIC_RG_BUCK_VCORE_HW10_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW10_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW10_OP_CFG_SHIFT                10
#define PMIC_RG_BUCK_VCORE_HW11_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW11_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW11_OP_CFG_SHIFT                11
#define PMIC_RG_BUCK_VCORE_HW12_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW12_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW12_OP_CFG_SHIFT                12
#define PMIC_RG_BUCK_VCORE_HW13_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW13_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW13_OP_CFG_SHIFT                13
#define PMIC_RG_BUCK_VCORE_HW14_OP_CFG_ADDR                 \
	MT6359_BUCK_VCORE_OP_CFG
#define PMIC_RG_BUCK_VCORE_HW14_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW14_OP_CFG_SHIFT                14
#define PMIC_RG_BUCK_VCORE_OP_CFG_SET_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG_SET
#define PMIC_RG_BUCK_VCORE_OP_CFG_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_CFG_SET_SHIFT                 0
#define PMIC_RG_BUCK_VCORE_OP_CFG_CLR_ADDR                  \
	MT6359_BUCK_VCORE_OP_CFG_CLR
#define PMIC_RG_BUCK_VCORE_OP_CFG_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_CFG_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VCORE_HW0_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW0_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW0_OP_MODE_SHIFT                0
#define PMIC_RG_BUCK_VCORE_HW1_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW1_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW1_OP_MODE_SHIFT                1
#define PMIC_RG_BUCK_VCORE_HW2_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW2_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW2_OP_MODE_SHIFT                2
#define PMIC_RG_BUCK_VCORE_HW3_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW3_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW3_OP_MODE_SHIFT                3
#define PMIC_RG_BUCK_VCORE_HW4_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW4_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW4_OP_MODE_SHIFT                4
#define PMIC_RG_BUCK_VCORE_HW5_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW5_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW5_OP_MODE_SHIFT                5
#define PMIC_RG_BUCK_VCORE_HW6_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW6_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW6_OP_MODE_SHIFT                6
#define PMIC_RG_BUCK_VCORE_HW7_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW7_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW7_OP_MODE_SHIFT                7
#define PMIC_RG_BUCK_VCORE_HW8_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW8_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW8_OP_MODE_SHIFT                8
#define PMIC_RG_BUCK_VCORE_HW9_OP_MODE_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW9_OP_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VCORE_HW9_OP_MODE_SHIFT                9
#define PMIC_RG_BUCK_VCORE_HW10_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW10_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW10_OP_MODE_SHIFT               10
#define PMIC_RG_BUCK_VCORE_HW11_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW11_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW11_OP_MODE_SHIFT               11
#define PMIC_RG_BUCK_VCORE_HW12_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW12_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW12_OP_MODE_SHIFT               12
#define PMIC_RG_BUCK_VCORE_HW13_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW13_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW13_OP_MODE_SHIFT               13
#define PMIC_RG_BUCK_VCORE_HW14_OP_MODE_ADDR                \
	MT6359_BUCK_VCORE_OP_MODE
#define PMIC_RG_BUCK_VCORE_HW14_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VCORE_HW14_OP_MODE_SHIFT               14
#define PMIC_RG_BUCK_VCORE_OP_MODE_SET_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE_SET
#define PMIC_RG_BUCK_VCORE_OP_MODE_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_MODE_SET_SHIFT                0
#define PMIC_RG_BUCK_VCORE_OP_MODE_CLR_ADDR                 \
	MT6359_BUCK_VCORE_OP_MODE_CLR
#define PMIC_RG_BUCK_VCORE_OP_MODE_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VCORE_OP_MODE_CLR_SHIFT                0
#define PMIC_DA_VCORE_VOSEL_ADDR                            \
	MT6359_BUCK_VCORE_DBG0
#define PMIC_DA_VCORE_VOSEL_MASK                            0x7F
#define PMIC_DA_VCORE_VOSEL_SHIFT                           0
#define PMIC_DA_VCORE_VOSEL_GRAY_ADDR                       \
	MT6359_BUCK_VCORE_DBG0
#define PMIC_DA_VCORE_VOSEL_GRAY_MASK                       0x7F
#define PMIC_DA_VCORE_VOSEL_GRAY_SHIFT                      8
#define PMIC_DA_VCORE_EN_ADDR                               \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_EN_MASK                               0x1
#define PMIC_DA_VCORE_EN_SHIFT                              0
#define PMIC_DA_VCORE_STB_ADDR                              \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_STB_MASK                              0x1
#define PMIC_DA_VCORE_STB_SHIFT                             1
#define PMIC_DA_VCORE_LOOP_SEL_ADDR                         \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_LOOP_SEL_MASK                         0x1
#define PMIC_DA_VCORE_LOOP_SEL_SHIFT                        2
#define PMIC_DA_VCORE_R2R_PDN_ADDR                          \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_R2R_PDN_MASK                          0x1
#define PMIC_DA_VCORE_R2R_PDN_SHIFT                         3
#define PMIC_DA_VCORE_DVS_EN_ADDR                           \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_DVS_EN_MASK                           0x1
#define PMIC_DA_VCORE_DVS_EN_SHIFT                          4
#define PMIC_DA_VCORE_DVS_DOWN_ADDR                         \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_DVS_DOWN_MASK                         0x1
#define PMIC_DA_VCORE_DVS_DOWN_SHIFT                        5
#define PMIC_DA_VCORE_SSH_ADDR                              \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_SSH_MASK                              0x1
#define PMIC_DA_VCORE_SSH_SHIFT                             6
#define PMIC_DA_VCORE_MINFREQ_DISCHARGE_ADDR                \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_DA_VCORE_MINFREQ_DISCHARGE_MASK                0x1
#define PMIC_DA_VCORE_MINFREQ_DISCHARGE_SHIFT               8
#define PMIC_RG_BUCK_VCORE_CK_SW_MODE_ADDR                  \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_RG_BUCK_VCORE_CK_SW_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VCORE_CK_SW_MODE_SHIFT                 12
#define PMIC_RG_BUCK_VCORE_CK_SW_EN_ADDR                    \
	MT6359_BUCK_VCORE_DBG1
#define PMIC_RG_BUCK_VCORE_CK_SW_EN_MASK                    0x1
#define PMIC_RG_BUCK_VCORE_CK_SW_EN_SHIFT                   13
#define PMIC_BUCK_VCORE_ELR_LEN_ADDR                        \
	MT6359_BUCK_VCORE_ELR_NUM
#define PMIC_BUCK_VCORE_ELR_LEN_MASK                        0xFF
#define PMIC_BUCK_VCORE_ELR_LEN_SHIFT                       0
#define PMIC_RG_BUCK_VCORE_VOSEL_ADDR                       \
	MT6359_BUCK_VCORE_ELR0
#define PMIC_RG_BUCK_VCORE_VOSEL_MASK                       0x7F
#define PMIC_RG_BUCK_VCORE_VOSEL_SHIFT                      0
#define PMIC_BUCK_VGPU11_ANA_ID_ADDR                        \
	MT6359_BUCK_VGPU11_DSN_ID
#define PMIC_BUCK_VGPU11_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU11_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VGPU11_DIG_ID_ADDR                        \
	MT6359_BUCK_VGPU11_DSN_ID
#define PMIC_BUCK_VGPU11_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU11_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VGPU11_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VGPU11_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VGPU11_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VGPU11_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_REV0
#define PMIC_BUCK_VGPU11_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU11_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VGPU11_DSN_CBS_ADDR                       \
	MT6359_BUCK_VGPU11_DSN_DBI
#define PMIC_BUCK_VGPU11_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VGPU11_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VGPU11_DSN_BIX_ADDR                       \
	MT6359_BUCK_VGPU11_DSN_DBI
#define PMIC_BUCK_VGPU11_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VGPU11_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VGPU11_DSN_ESP_ADDR                       \
	MT6359_BUCK_VGPU11_DSN_DBI
#define PMIC_BUCK_VGPU11_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VGPU11_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VGPU11_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VGPU11_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VGPU11_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VGPU11_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VGPU11_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VGPU11_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VGPU11_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VGPU11_DSN_DXI
#define PMIC_BUCK_VGPU11_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VGPU11_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VGPU11_EN_ADDR                         \
	MT6359_BUCK_VGPU11_CON0
#define PMIC_RG_BUCK_VGPU11_EN_MASK                         0x1
#define PMIC_RG_BUCK_VGPU11_EN_SHIFT                        0
#define PMIC_RG_BUCK_VGPU11_LP_ADDR                         \
	MT6359_BUCK_VGPU11_CON0
#define PMIC_RG_BUCK_VGPU11_LP_MASK                         0x1
#define PMIC_RG_BUCK_VGPU11_LP_SHIFT                        1
#define PMIC_RG_BUCK_VGPU11_CON0_SET_ADDR                   \
	MT6359_BUCK_VGPU11_CON0_SET
#define PMIC_RG_BUCK_VGPU11_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU11_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_CON0_CLR_ADDR                   \
	MT6359_BUCK_VGPU11_CON0_CLR
#define PMIC_RG_BUCK_VGPU11_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU11_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VGPU11_CON1
#define PMIC_RG_BUCK_VGPU11_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VGPU11_SLP_CON
#define PMIC_RG_BUCK_VGPU11_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU11_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VGPU11_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VGPU11_CFG0
#define PMIC_RG_BUCK_VGPU11_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VGPU11_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VGPU11_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VGPU11_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VGPU11_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VGPU11_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VGPU11_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VGPU11_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU11_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VGPU11_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU11_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VGPU11_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VGPU11_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VGPU11_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VGPU11_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VGPU11_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VGPU11_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VGPU11_OP_EN
#define PMIC_RG_BUCK_VGPU11_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VGPU11_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN_SET
#define PMIC_RG_BUCK_VGPU11_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VGPU11_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VGPU11_OP_EN_CLR
#define PMIC_RG_BUCK_VGPU11_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VGPU11_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VGPU11_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VGPU11_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VGPU11_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VGPU11_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VGPU11_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VGPU11_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VGPU11_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VGPU11_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VGPU11_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VGPU11_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VGPU11_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VGPU11_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VGPU11_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU11_OP_CFG
#define PMIC_RG_BUCK_VGPU11_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VGPU11_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG_SET
#define PMIC_RG_BUCK_VGPU11_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VGPU11_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VGPU11_OP_CFG_CLR
#define PMIC_RG_BUCK_VGPU11_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VGPU11_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VGPU11_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VGPU11_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VGPU11_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VGPU11_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VGPU11_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VGPU11_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VGPU11_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU11_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VGPU11_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VGPU11_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VGPU11_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VGPU11_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VGPU11_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU11_OP_MODE
#define PMIC_RG_BUCK_VGPU11_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU11_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VGPU11_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE_SET
#define PMIC_RG_BUCK_VGPU11_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VGPU11_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VGPU11_OP_MODE_CLR
#define PMIC_RG_BUCK_VGPU11_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU11_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VGPU11_VOSEL_ADDR                           \
	MT6359_BUCK_VGPU11_DBG0
#define PMIC_DA_VGPU11_VOSEL_MASK                           0x7F
#define PMIC_DA_VGPU11_VOSEL_SHIFT                          0
#define PMIC_DA_VGPU11_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VGPU11_DBG0
#define PMIC_DA_VGPU11_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VGPU11_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VGPU11_EN_ADDR                              \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_EN_MASK                              0x1
#define PMIC_DA_VGPU11_EN_SHIFT                             0
#define PMIC_DA_VGPU11_STB_ADDR                             \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_STB_MASK                             0x1
#define PMIC_DA_VGPU11_STB_SHIFT                            1
#define PMIC_DA_VGPU11_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VGPU11_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VGPU11_R2R_PDN_ADDR                         \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_R2R_PDN_MASK                         0x1
#define PMIC_DA_VGPU11_R2R_PDN_SHIFT                        3
#define PMIC_DA_VGPU11_DVS_EN_ADDR                          \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_DVS_EN_MASK                          0x1
#define PMIC_DA_VGPU11_DVS_EN_SHIFT                         4
#define PMIC_DA_VGPU11_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VGPU11_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VGPU11_SSH_ADDR                             \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_SSH_MASK                             0x1
#define PMIC_DA_VGPU11_SSH_SHIFT                            6
#define PMIC_DA_VGPU11_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_DA_VGPU11_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VGPU11_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VGPU11_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_RG_BUCK_VGPU11_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VGPU11_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VGPU11_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VGPU11_DBG1
#define PMIC_RG_BUCK_VGPU11_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VGPU11_SSHUB_EN_ADDR                   \
	MT6359_BUCK_VGPU11_SSHUB_CON0
#define PMIC_RG_BUCK_VGPU11_SSHUB_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_SSHUB_EN_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_SSHUB_VOSEL_ADDR                \
	MT6359_BUCK_VGPU11_SSHUB_CON0
#define PMIC_RG_BUCK_VGPU11_SSHUB_VOSEL_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_SSHUB_VOSEL_SHIFT               4
#define PMIC_RG_BUCK_VGPU11_SPI_EN_ADDR                     \
	MT6359_BUCK_VGPU11_SPI_CON0
#define PMIC_RG_BUCK_VGPU11_SPI_EN_MASK                     0x1
#define PMIC_RG_BUCK_VGPU11_SPI_EN_SHIFT                    0
#define PMIC_RG_BUCK_VGPU11_SPI_VOSEL_ADDR                  \
	MT6359_BUCK_VGPU11_SPI_CON0
#define PMIC_RG_BUCK_VGPU11_SPI_VOSEL_MASK                  0x7F
#define PMIC_RG_BUCK_VGPU11_SPI_VOSEL_SHIFT                 4
#define PMIC_RG_BUCK_VGPU11_BT_LP_EN_ADDR                   \
	MT6359_BUCK_VGPU11_BT_LP_CON0
#define PMIC_RG_BUCK_VGPU11_BT_LP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU11_BT_LP_EN_SHIFT                  0
#define PMIC_RG_BUCK_VGPU11_BT_LP_VOSEL_ADDR                \
	MT6359_BUCK_VGPU11_BT_LP_CON0
#define PMIC_RG_BUCK_VGPU11_BT_LP_VOSEL_MASK                0x7F
#define PMIC_RG_BUCK_VGPU11_BT_LP_VOSEL_SHIFT               4
#define PMIC_RG_BUCK_VGPU11_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VGPU11_STALL_TRACK0
#define PMIC_RG_BUCK_VGPU11_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VGPU11_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VGPU11_ELR_LEN_ADDR                       \
	MT6359_BUCK_VGPU11_ELR_NUM
#define PMIC_BUCK_VGPU11_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VGPU11_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VGPU11_VOSEL_ADDR                      \
	MT6359_BUCK_VGPU11_ELR0
#define PMIC_RG_BUCK_VGPU11_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VGPU11_VOSEL_SHIFT                     0
#define PMIC_BUCK_VGPU12_ANA_ID_ADDR                        \
	MT6359_BUCK_VGPU12_DSN_ID
#define PMIC_BUCK_VGPU12_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU12_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VGPU12_DIG_ID_ADDR                        \
	MT6359_BUCK_VGPU12_DSN_ID
#define PMIC_BUCK_VGPU12_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VGPU12_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VGPU12_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VGPU12_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VGPU12_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VGPU12_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_REV0
#define PMIC_BUCK_VGPU12_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VGPU12_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VGPU12_DSN_CBS_ADDR                       \
	MT6359_BUCK_VGPU12_DSN_DBI
#define PMIC_BUCK_VGPU12_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VGPU12_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VGPU12_DSN_BIX_ADDR                       \
	MT6359_BUCK_VGPU12_DSN_DBI
#define PMIC_BUCK_VGPU12_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VGPU12_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VGPU12_DSN_ESP_ADDR                       \
	MT6359_BUCK_VGPU12_DSN_DBI
#define PMIC_BUCK_VGPU12_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VGPU12_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VGPU12_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VGPU12_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VGPU12_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VGPU12_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VGPU12_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VGPU12_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VGPU12_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VGPU12_DSN_DXI
#define PMIC_BUCK_VGPU12_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VGPU12_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VGPU12_EN_ADDR                         \
	MT6359_BUCK_VGPU12_CON0
#define PMIC_RG_BUCK_VGPU12_EN_MASK                         0x1
#define PMIC_RG_BUCK_VGPU12_EN_SHIFT                        0
#define PMIC_RG_BUCK_VGPU12_LP_ADDR                         \
	MT6359_BUCK_VGPU12_CON0
#define PMIC_RG_BUCK_VGPU12_LP_MASK                         0x1
#define PMIC_RG_BUCK_VGPU12_LP_SHIFT                        1
#define PMIC_RG_BUCK_VGPU12_CON0_SET_ADDR                   \
	MT6359_BUCK_VGPU12_CON0_SET
#define PMIC_RG_BUCK_VGPU12_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU12_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VGPU12_CON0_CLR_ADDR                   \
	MT6359_BUCK_VGPU12_CON0_CLR
#define PMIC_RG_BUCK_VGPU12_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VGPU12_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VGPU12_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VGPU12_CON1
#define PMIC_RG_BUCK_VGPU12_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VGPU12_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VGPU12_SLP_CON
#define PMIC_RG_BUCK_VGPU12_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU12_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU12_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VGPU12_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VGPU12_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VGPU12_CFG0
#define PMIC_RG_BUCK_VGPU12_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VGPU12_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VGPU12_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VGPU12_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VGPU12_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VGPU12_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VGPU12_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VGPU12_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VGPU12_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VGPU12_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VGPU12_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VGPU12_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VGPU12_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VGPU12_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VGPU12_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VGPU12_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VGPU12_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VGPU12_OP_EN
#define PMIC_RG_BUCK_VGPU12_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU12_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VGPU12_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN_SET
#define PMIC_RG_BUCK_VGPU12_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VGPU12_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VGPU12_OP_EN_CLR
#define PMIC_RG_BUCK_VGPU12_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VGPU12_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VGPU12_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VGPU12_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VGPU12_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VGPU12_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VGPU12_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VGPU12_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VGPU12_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VGPU12_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VGPU12_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VGPU12_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VGPU12_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VGPU12_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VGPU12_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VGPU12_OP_CFG
#define PMIC_RG_BUCK_VGPU12_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VGPU12_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG_SET
#define PMIC_RG_BUCK_VGPU12_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VGPU12_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VGPU12_OP_CFG_CLR
#define PMIC_RG_BUCK_VGPU12_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VGPU12_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VGPU12_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VGPU12_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VGPU12_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VGPU12_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VGPU12_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VGPU12_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VGPU12_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VGPU12_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VGPU12_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VGPU12_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VGPU12_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VGPU12_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VGPU12_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VGPU12_OP_MODE
#define PMIC_RG_BUCK_VGPU12_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VGPU12_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VGPU12_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE_SET
#define PMIC_RG_BUCK_VGPU12_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VGPU12_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VGPU12_OP_MODE_CLR
#define PMIC_RG_BUCK_VGPU12_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VGPU12_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VGPU12_VOSEL_ADDR                           \
	MT6359_BUCK_VGPU12_DBG0
#define PMIC_DA_VGPU12_VOSEL_MASK                           0x7F
#define PMIC_DA_VGPU12_VOSEL_SHIFT                          0
#define PMIC_DA_VGPU12_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VGPU12_DBG0
#define PMIC_DA_VGPU12_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VGPU12_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VGPU12_EN_ADDR                              \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_EN_MASK                              0x1
#define PMIC_DA_VGPU12_EN_SHIFT                             0
#define PMIC_DA_VGPU12_STB_ADDR                             \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_STB_MASK                             0x1
#define PMIC_DA_VGPU12_STB_SHIFT                            1
#define PMIC_DA_VGPU12_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VGPU12_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VGPU12_R2R_PDN_ADDR                         \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_R2R_PDN_MASK                         0x1
#define PMIC_DA_VGPU12_R2R_PDN_SHIFT                        3
#define PMIC_DA_VGPU12_DVS_EN_ADDR                          \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_DVS_EN_MASK                          0x1
#define PMIC_DA_VGPU12_DVS_EN_SHIFT                         4
#define PMIC_DA_VGPU12_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VGPU12_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VGPU12_SSH_ADDR                             \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_SSH_MASK                             0x1
#define PMIC_DA_VGPU12_SSH_SHIFT                            6
#define PMIC_DA_VGPU12_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_DA_VGPU12_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VGPU12_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VGPU12_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_RG_BUCK_VGPU12_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VGPU12_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VGPU12_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VGPU12_DBG1
#define PMIC_RG_BUCK_VGPU12_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VGPU12_CK_SW_EN_SHIFT                  13
#define PMIC_BUCK_VGPU12_ELR_LEN_ADDR                       \
	MT6359_BUCK_VGPU12_ELR_NUM
#define PMIC_BUCK_VGPU12_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VGPU12_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VGPU12_VOSEL_ADDR                      \
	MT6359_BUCK_VGPU12_ELR0
#define PMIC_RG_BUCK_VGPU12_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VGPU12_VOSEL_SHIFT                     0
#define PMIC_BUCK_VMODEM_ANA_ID_ADDR                        \
	MT6359_BUCK_VMODEM_DSN_ID
#define PMIC_BUCK_VMODEM_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VMODEM_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VMODEM_DIG_ID_ADDR                        \
	MT6359_BUCK_VMODEM_DSN_ID
#define PMIC_BUCK_VMODEM_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VMODEM_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VMODEM_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VMODEM_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VMODEM_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VMODEM_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_REV0
#define PMIC_BUCK_VMODEM_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VMODEM_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VMODEM_DSN_CBS_ADDR                       \
	MT6359_BUCK_VMODEM_DSN_DBI
#define PMIC_BUCK_VMODEM_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VMODEM_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VMODEM_DSN_BIX_ADDR                       \
	MT6359_BUCK_VMODEM_DSN_DBI
#define PMIC_BUCK_VMODEM_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VMODEM_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VMODEM_DSN_ESP_ADDR                       \
	MT6359_BUCK_VMODEM_DSN_DBI
#define PMIC_BUCK_VMODEM_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VMODEM_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VMODEM_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VMODEM_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VMODEM_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VMODEM_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VMODEM_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VMODEM_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VMODEM_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VMODEM_DSN_DXI
#define PMIC_BUCK_VMODEM_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VMODEM_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VMODEM_EN_ADDR                         \
	MT6359_BUCK_VMODEM_CON0
#define PMIC_RG_BUCK_VMODEM_EN_MASK                         0x1
#define PMIC_RG_BUCK_VMODEM_EN_SHIFT                        0
#define PMIC_RG_BUCK_VMODEM_LP_ADDR                         \
	MT6359_BUCK_VMODEM_CON0
#define PMIC_RG_BUCK_VMODEM_LP_MASK                         0x1
#define PMIC_RG_BUCK_VMODEM_LP_SHIFT                        1
#define PMIC_RG_BUCK_VMODEM_CON0_SET_ADDR                   \
	MT6359_BUCK_VMODEM_CON0_SET
#define PMIC_RG_BUCK_VMODEM_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VMODEM_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VMODEM_CON0_CLR_ADDR                   \
	MT6359_BUCK_VMODEM_CON0_CLR
#define PMIC_RG_BUCK_VMODEM_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VMODEM_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VMODEM_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VMODEM_CON1
#define PMIC_RG_BUCK_VMODEM_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VMODEM_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VMODEM_SLP_CON
#define PMIC_RG_BUCK_VMODEM_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VMODEM_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VMODEM_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VMODEM_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VMODEM_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VMODEM_CFG0
#define PMIC_RG_BUCK_VMODEM_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VMODEM_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VMODEM_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VMODEM_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VMODEM_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VMODEM_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VMODEM_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VMODEM_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VMODEM_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VMODEM_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VMODEM_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VMODEM_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VMODEM_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VMODEM_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VMODEM_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VMODEM_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VMODEM_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VMODEM_OP_EN
#define PMIC_RG_BUCK_VMODEM_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VMODEM_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VMODEM_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN_SET
#define PMIC_RG_BUCK_VMODEM_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VMODEM_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VMODEM_OP_EN_CLR
#define PMIC_RG_BUCK_VMODEM_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VMODEM_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VMODEM_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VMODEM_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VMODEM_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VMODEM_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VMODEM_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VMODEM_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VMODEM_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VMODEM_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VMODEM_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VMODEM_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VMODEM_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VMODEM_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VMODEM_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VMODEM_OP_CFG
#define PMIC_RG_BUCK_VMODEM_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VMODEM_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG_SET
#define PMIC_RG_BUCK_VMODEM_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VMODEM_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VMODEM_OP_CFG_CLR
#define PMIC_RG_BUCK_VMODEM_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VMODEM_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VMODEM_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VMODEM_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VMODEM_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VMODEM_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VMODEM_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VMODEM_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VMODEM_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VMODEM_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VMODEM_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VMODEM_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VMODEM_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VMODEM_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VMODEM_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VMODEM_OP_MODE
#define PMIC_RG_BUCK_VMODEM_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VMODEM_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VMODEM_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE_SET
#define PMIC_RG_BUCK_VMODEM_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VMODEM_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VMODEM_OP_MODE_CLR
#define PMIC_RG_BUCK_VMODEM_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VMODEM_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VMODEM_VOSEL_ADDR                           \
	MT6359_BUCK_VMODEM_DBG0
#define PMIC_DA_VMODEM_VOSEL_MASK                           0x7F
#define PMIC_DA_VMODEM_VOSEL_SHIFT                          0
#define PMIC_DA_VMODEM_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VMODEM_DBG0
#define PMIC_DA_VMODEM_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VMODEM_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VMODEM_EN_ADDR                              \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_EN_MASK                              0x1
#define PMIC_DA_VMODEM_EN_SHIFT                             0
#define PMIC_DA_VMODEM_STB_ADDR                             \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_STB_MASK                             0x1
#define PMIC_DA_VMODEM_STB_SHIFT                            1
#define PMIC_DA_VMODEM_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VMODEM_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VMODEM_R2R_PDN_ADDR                         \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_R2R_PDN_MASK                         0x1
#define PMIC_DA_VMODEM_R2R_PDN_SHIFT                        3
#define PMIC_DA_VMODEM_DVS_EN_ADDR                          \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_DVS_EN_MASK                          0x1
#define PMIC_DA_VMODEM_DVS_EN_SHIFT                         4
#define PMIC_DA_VMODEM_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VMODEM_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VMODEM_SSH_ADDR                             \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_SSH_MASK                             0x1
#define PMIC_DA_VMODEM_SSH_SHIFT                            6
#define PMIC_DA_VMODEM_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_DA_VMODEM_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VMODEM_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VMODEM_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_RG_BUCK_VMODEM_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VMODEM_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VMODEM_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VMODEM_DBG1
#define PMIC_RG_BUCK_VMODEM_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VMODEM_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VMODEM_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VMODEM_STALL_TRACK0
#define PMIC_RG_BUCK_VMODEM_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VMODEM_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VMODEM_ELR_LEN_ADDR                       \
	MT6359_BUCK_VMODEM_ELR_NUM
#define PMIC_BUCK_VMODEM_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VMODEM_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VMODEM_VOSEL_ADDR                      \
	MT6359_BUCK_VMODEM_ELR0
#define PMIC_RG_BUCK_VMODEM_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VMODEM_VOSEL_SHIFT                     0
#define PMIC_BUCK_VPROC1_ANA_ID_ADDR                        \
	MT6359_BUCK_VPROC1_DSN_ID
#define PMIC_BUCK_VPROC1_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC1_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VPROC1_DIG_ID_ADDR                        \
	MT6359_BUCK_VPROC1_DSN_ID
#define PMIC_BUCK_VPROC1_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC1_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VPROC1_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VPROC1_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VPROC1_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VPROC1_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_REV0
#define PMIC_BUCK_VPROC1_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC1_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VPROC1_DSN_CBS_ADDR                       \
	MT6359_BUCK_VPROC1_DSN_DBI
#define PMIC_BUCK_VPROC1_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VPROC1_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VPROC1_DSN_BIX_ADDR                       \
	MT6359_BUCK_VPROC1_DSN_DBI
#define PMIC_BUCK_VPROC1_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VPROC1_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VPROC1_DSN_ESP_ADDR                       \
	MT6359_BUCK_VPROC1_DSN_DBI
#define PMIC_BUCK_VPROC1_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VPROC1_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VPROC1_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VPROC1_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VPROC1_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VPROC1_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VPROC1_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VPROC1_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VPROC1_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VPROC1_DSN_DXI
#define PMIC_BUCK_VPROC1_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VPROC1_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VPROC1_EN_ADDR                         \
	MT6359_BUCK_VPROC1_CON0
#define PMIC_RG_BUCK_VPROC1_EN_MASK                         0x1
#define PMIC_RG_BUCK_VPROC1_EN_SHIFT                        0
#define PMIC_RG_BUCK_VPROC1_LP_ADDR                         \
	MT6359_BUCK_VPROC1_CON0
#define PMIC_RG_BUCK_VPROC1_LP_MASK                         0x1
#define PMIC_RG_BUCK_VPROC1_LP_SHIFT                        1
#define PMIC_RG_BUCK_VPROC1_CON0_SET_ADDR                   \
	MT6359_BUCK_VPROC1_CON0_SET
#define PMIC_RG_BUCK_VPROC1_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC1_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VPROC1_CON0_CLR_ADDR                   \
	MT6359_BUCK_VPROC1_CON0_CLR
#define PMIC_RG_BUCK_VPROC1_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC1_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VPROC1_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VPROC1_CON1
#define PMIC_RG_BUCK_VPROC1_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VPROC1_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VPROC1_SLP_CON
#define PMIC_RG_BUCK_VPROC1_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC1_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC1_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC1_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VPROC1_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VPROC1_CFG0
#define PMIC_RG_BUCK_VPROC1_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VPROC1_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VPROC1_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VPROC1_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VPROC1_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VPROC1_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VPROC1_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VPROC1_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC1_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VPROC1_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC1_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VPROC1_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VPROC1_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VPROC1_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VPROC1_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VPROC1_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VPROC1_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VPROC1_OP_EN
#define PMIC_RG_BUCK_VPROC1_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC1_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VPROC1_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN_SET
#define PMIC_RG_BUCK_VPROC1_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VPROC1_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VPROC1_OP_EN_CLR
#define PMIC_RG_BUCK_VPROC1_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VPROC1_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VPROC1_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VPROC1_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VPROC1_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VPROC1_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VPROC1_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VPROC1_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VPROC1_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VPROC1_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VPROC1_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VPROC1_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VPROC1_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VPROC1_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VPROC1_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC1_OP_CFG
#define PMIC_RG_BUCK_VPROC1_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VPROC1_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG_SET
#define PMIC_RG_BUCK_VPROC1_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VPROC1_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VPROC1_OP_CFG_CLR
#define PMIC_RG_BUCK_VPROC1_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VPROC1_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VPROC1_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VPROC1_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VPROC1_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VPROC1_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VPROC1_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VPROC1_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VPROC1_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC1_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VPROC1_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VPROC1_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VPROC1_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VPROC1_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VPROC1_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC1_OP_MODE
#define PMIC_RG_BUCK_VPROC1_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC1_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VPROC1_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE_SET
#define PMIC_RG_BUCK_VPROC1_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VPROC1_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VPROC1_OP_MODE_CLR
#define PMIC_RG_BUCK_VPROC1_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC1_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VPROC1_VOSEL_ADDR                           \
	MT6359_BUCK_VPROC1_DBG0
#define PMIC_DA_VPROC1_VOSEL_MASK                           0x7F
#define PMIC_DA_VPROC1_VOSEL_SHIFT                          0
#define PMIC_DA_VPROC1_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VPROC1_DBG0
#define PMIC_DA_VPROC1_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VPROC1_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VPROC1_EN_ADDR                              \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_EN_MASK                              0x1
#define PMIC_DA_VPROC1_EN_SHIFT                             0
#define PMIC_DA_VPROC1_STB_ADDR                             \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_STB_MASK                             0x1
#define PMIC_DA_VPROC1_STB_SHIFT                            1
#define PMIC_DA_VPROC1_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VPROC1_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VPROC1_R2R_PDN_ADDR                         \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_R2R_PDN_MASK                         0x1
#define PMIC_DA_VPROC1_R2R_PDN_SHIFT                        3
#define PMIC_DA_VPROC1_DVS_EN_ADDR                          \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_DVS_EN_MASK                          0x1
#define PMIC_DA_VPROC1_DVS_EN_SHIFT                         4
#define PMIC_DA_VPROC1_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VPROC1_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VPROC1_SSH_ADDR                             \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_SSH_MASK                             0x1
#define PMIC_DA_VPROC1_SSH_SHIFT                            6
#define PMIC_DA_VPROC1_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_DA_VPROC1_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VPROC1_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VPROC1_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_RG_BUCK_VPROC1_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VPROC1_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VPROC1_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VPROC1_DBG1
#define PMIC_RG_BUCK_VPROC1_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC1_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VPROC1_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VPROC1_STALL_TRACK0
#define PMIC_RG_BUCK_VPROC1_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VPROC1_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VPROC1_ELR_LEN_ADDR                       \
	MT6359_BUCK_VPROC1_ELR_NUM
#define PMIC_BUCK_VPROC1_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VPROC1_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VPROC1_VOSEL_ADDR                      \
	MT6359_BUCK_VPROC1_ELR0
#define PMIC_RG_BUCK_VPROC1_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VPROC1_VOSEL_SHIFT                     0
#define PMIC_BUCK_VPROC2_ANA_ID_ADDR                        \
	MT6359_BUCK_VPROC2_DSN_ID
#define PMIC_BUCK_VPROC2_ANA_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC2_ANA_ID_SHIFT                       0
#define PMIC_BUCK_VPROC2_DIG_ID_ADDR                        \
	MT6359_BUCK_VPROC2_DSN_ID
#define PMIC_BUCK_VPROC2_DIG_ID_MASK                        0xFF
#define PMIC_BUCK_VPROC2_DIG_ID_SHIFT                       8
#define PMIC_BUCK_VPROC2_ANA_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_ANA_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_ANA_MINOR_REV_SHIFT                0
#define PMIC_BUCK_VPROC2_ANA_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_ANA_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_ANA_MAJOR_REV_SHIFT                4
#define PMIC_BUCK_VPROC2_DIG_MINOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_DIG_MINOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_DIG_MINOR_REV_SHIFT                8
#define PMIC_BUCK_VPROC2_DIG_MAJOR_REV_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_REV0
#define PMIC_BUCK_VPROC2_DIG_MAJOR_REV_MASK                 0xF
#define PMIC_BUCK_VPROC2_DIG_MAJOR_REV_SHIFT                12
#define PMIC_BUCK_VPROC2_DSN_CBS_ADDR                       \
	MT6359_BUCK_VPROC2_DSN_DBI
#define PMIC_BUCK_VPROC2_DSN_CBS_MASK                       0x3
#define PMIC_BUCK_VPROC2_DSN_CBS_SHIFT                      0
#define PMIC_BUCK_VPROC2_DSN_BIX_ADDR                       \
	MT6359_BUCK_VPROC2_DSN_DBI
#define PMIC_BUCK_VPROC2_DSN_BIX_MASK                       0x3
#define PMIC_BUCK_VPROC2_DSN_BIX_SHIFT                      2
#define PMIC_BUCK_VPROC2_DSN_ESP_ADDR                       \
	MT6359_BUCK_VPROC2_DSN_DBI
#define PMIC_BUCK_VPROC2_DSN_ESP_MASK                       0xFF
#define PMIC_BUCK_VPROC2_DSN_ESP_SHIFT                      8
#define PMIC_BUCK_VPROC2_DSN_FPI_SSHUB_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_SSHUB_MASK                 0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_SSHUB_SHIFT                0
#define PMIC_BUCK_VPROC2_DSN_FPI_TRACKING_ADDR              \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_TRACKING_MASK              0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_TRACKING_SHIFT             1
#define PMIC_BUCK_VPROC2_DSN_FPI_PREOC_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_PREOC_MASK                 0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_PREOC_SHIFT                2
#define PMIC_BUCK_VPROC2_DSN_FPI_VOTER_ADDR                 \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_VOTER_MASK                 0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_VOTER_SHIFT                3
#define PMIC_BUCK_VPROC2_DSN_FPI_ULTRASONIC_ADDR            \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_ULTRASONIC_MASK            0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_ULTRASONIC_SHIFT           4
#define PMIC_BUCK_VPROC2_DSN_FPI_DLC_ADDR                   \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_DLC_MASK                   0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_DLC_SHIFT                  5
#define PMIC_BUCK_VPROC2_DSN_FPI_TRAP_ADDR                  \
	MT6359_BUCK_VPROC2_DSN_DXI
#define PMIC_BUCK_VPROC2_DSN_FPI_TRAP_MASK                  0x1
#define PMIC_BUCK_VPROC2_DSN_FPI_TRAP_SHIFT                 6
#define PMIC_RG_BUCK_VPROC2_EN_ADDR                         \
	MT6359_BUCK_VPROC2_CON0
#define PMIC_RG_BUCK_VPROC2_EN_MASK                         0x1
#define PMIC_RG_BUCK_VPROC2_EN_SHIFT                        0
#define PMIC_RG_BUCK_VPROC2_LP_ADDR                         \
	MT6359_BUCK_VPROC2_CON0
#define PMIC_RG_BUCK_VPROC2_LP_MASK                         0x1
#define PMIC_RG_BUCK_VPROC2_LP_SHIFT                        1
#define PMIC_RG_BUCK_VPROC2_CON0_SET_ADDR                   \
	MT6359_BUCK_VPROC2_CON0_SET
#define PMIC_RG_BUCK_VPROC2_CON0_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC2_CON0_SET_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_CON0_CLR_ADDR                   \
	MT6359_BUCK_VPROC2_CON0_CLR
#define PMIC_RG_BUCK_VPROC2_CON0_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VPROC2_CON0_CLR_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_VOSEL_SLEEP_ADDR                \
	MT6359_BUCK_VPROC2_CON1
#define PMIC_RG_BUCK_VPROC2_VOSEL_SLEEP_MASK                0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_SLEEP_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_SELR2R_CTRL_ADDR                \
	MT6359_BUCK_VPROC2_SLP_CON
#define PMIC_RG_BUCK_VPROC2_SELR2R_CTRL_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_SELR2R_CTRL_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FRATE_ADDR                \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC2_SFCHG_FRATE_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FEN_ADDR                  \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_FEN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_SFCHG_FEN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC2_SFCHG_RRATE_ADDR                \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_RRATE_MASK                0x7F
#define PMIC_RG_BUCK_VPROC2_SFCHG_RRATE_SHIFT               8
#define PMIC_RG_BUCK_VPROC2_SFCHG_REN_ADDR                  \
	MT6359_BUCK_VPROC2_CFG0
#define PMIC_RG_BUCK_VPROC2_SFCHG_REN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_SFCHG_REN_SHIFT                 15
#define PMIC_RG_BUCK_VPROC2_HW0_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW0_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW0_OP_EN_SHIFT                 0
#define PMIC_RG_BUCK_VPROC2_HW1_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW1_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW1_OP_EN_SHIFT                 1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW2_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_EN_SHIFT                 2
#define PMIC_RG_BUCK_VPROC2_HW3_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW3_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW3_OP_EN_SHIFT                 3
#define PMIC_RG_BUCK_VPROC2_HW4_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW4_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW4_OP_EN_SHIFT                 4
#define PMIC_RG_BUCK_VPROC2_HW5_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW5_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW5_OP_EN_SHIFT                 5
#define PMIC_RG_BUCK_VPROC2_HW6_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW6_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW6_OP_EN_SHIFT                 6
#define PMIC_RG_BUCK_VPROC2_HW7_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW7_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW7_OP_EN_SHIFT                 7
#define PMIC_RG_BUCK_VPROC2_HW8_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW8_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW8_OP_EN_SHIFT                 8
#define PMIC_RG_BUCK_VPROC2_HW9_OP_EN_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW9_OP_EN_MASK                  0x1
#define PMIC_RG_BUCK_VPROC2_HW9_OP_EN_SHIFT                 9
#define PMIC_RG_BUCK_VPROC2_HW10_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW10_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW10_OP_EN_SHIFT                10
#define PMIC_RG_BUCK_VPROC2_HW11_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW11_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW11_OP_EN_SHIFT                11
#define PMIC_RG_BUCK_VPROC2_HW12_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW12_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW12_OP_EN_SHIFT                12
#define PMIC_RG_BUCK_VPROC2_HW13_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW13_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW13_OP_EN_SHIFT                13
#define PMIC_RG_BUCK_VPROC2_HW14_OP_EN_ADDR                 \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_HW14_OP_EN_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW14_OP_EN_SHIFT                14
#define PMIC_RG_BUCK_VPROC2_SW_OP_EN_ADDR                   \
	MT6359_BUCK_VPROC2_OP_EN
#define PMIC_RG_BUCK_VPROC2_SW_OP_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC2_SW_OP_EN_SHIFT                  15
#define PMIC_RG_BUCK_VPROC2_OP_EN_SET_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN_SET
#define PMIC_RG_BUCK_VPROC2_OP_EN_SET_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VPROC2_OP_EN_CLR_ADDR                  \
	MT6359_BUCK_VPROC2_OP_EN_CLR
#define PMIC_RG_BUCK_VPROC2_OP_EN_CLR_MASK                  0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VPROC2_HW0_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW0_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW0_OP_CFG_SHIFT                0
#define PMIC_RG_BUCK_VPROC2_HW1_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW1_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW1_OP_CFG_SHIFT                1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW2_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_CFG_SHIFT                2
#define PMIC_RG_BUCK_VPROC2_HW3_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW3_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW3_OP_CFG_SHIFT                3
#define PMIC_RG_BUCK_VPROC2_HW4_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW4_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW4_OP_CFG_SHIFT                4
#define PMIC_RG_BUCK_VPROC2_HW5_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW5_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW5_OP_CFG_SHIFT                5
#define PMIC_RG_BUCK_VPROC2_HW6_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW6_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW6_OP_CFG_SHIFT                6
#define PMIC_RG_BUCK_VPROC2_HW7_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW7_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW7_OP_CFG_SHIFT                7
#define PMIC_RG_BUCK_VPROC2_HW8_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW8_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW8_OP_CFG_SHIFT                8
#define PMIC_RG_BUCK_VPROC2_HW9_OP_CFG_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW9_OP_CFG_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_HW9_OP_CFG_SHIFT                9
#define PMIC_RG_BUCK_VPROC2_HW10_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW10_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW10_OP_CFG_SHIFT               10
#define PMIC_RG_BUCK_VPROC2_HW11_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW11_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW11_OP_CFG_SHIFT               11
#define PMIC_RG_BUCK_VPROC2_HW12_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW12_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW12_OP_CFG_SHIFT               12
#define PMIC_RG_BUCK_VPROC2_HW13_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW13_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW13_OP_CFG_SHIFT               13
#define PMIC_RG_BUCK_VPROC2_HW14_OP_CFG_ADDR                \
	MT6359_BUCK_VPROC2_OP_CFG
#define PMIC_RG_BUCK_VPROC2_HW14_OP_CFG_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW14_OP_CFG_SHIFT               14
#define PMIC_RG_BUCK_VPROC2_OP_CFG_SET_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG_SET
#define PMIC_RG_BUCK_VPROC2_OP_CFG_SET_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_CFG_SET_SHIFT                0
#define PMIC_RG_BUCK_VPROC2_OP_CFG_CLR_ADDR                 \
	MT6359_BUCK_VPROC2_OP_CFG_CLR
#define PMIC_RG_BUCK_VPROC2_OP_CFG_CLR_MASK                 0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_CFG_CLR_SHIFT                0
#define PMIC_RG_BUCK_VPROC2_HW0_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW0_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW0_OP_MODE_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_HW1_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW1_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW1_OP_MODE_SHIFT               1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW2_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW2_OP_MODE_SHIFT               2
#define PMIC_RG_BUCK_VPROC2_HW3_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW3_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW3_OP_MODE_SHIFT               3
#define PMIC_RG_BUCK_VPROC2_HW4_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW4_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW4_OP_MODE_SHIFT               4
#define PMIC_RG_BUCK_VPROC2_HW5_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW5_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW5_OP_MODE_SHIFT               5
#define PMIC_RG_BUCK_VPROC2_HW6_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW6_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW6_OP_MODE_SHIFT               6
#define PMIC_RG_BUCK_VPROC2_HW7_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW7_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW7_OP_MODE_SHIFT               7
#define PMIC_RG_BUCK_VPROC2_HW8_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW8_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW8_OP_MODE_SHIFT               8
#define PMIC_RG_BUCK_VPROC2_HW9_OP_MODE_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW9_OP_MODE_MASK                0x1
#define PMIC_RG_BUCK_VPROC2_HW9_OP_MODE_SHIFT               9
#define PMIC_RG_BUCK_VPROC2_HW10_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW10_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW10_OP_MODE_SHIFT              10
#define PMIC_RG_BUCK_VPROC2_HW11_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW11_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW11_OP_MODE_SHIFT              11
#define PMIC_RG_BUCK_VPROC2_HW12_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW12_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW12_OP_MODE_SHIFT              12
#define PMIC_RG_BUCK_VPROC2_HW13_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW13_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW13_OP_MODE_SHIFT              13
#define PMIC_RG_BUCK_VPROC2_HW14_OP_MODE_ADDR               \
	MT6359_BUCK_VPROC2_OP_MODE
#define PMIC_RG_BUCK_VPROC2_HW14_OP_MODE_MASK               0x1
#define PMIC_RG_BUCK_VPROC2_HW14_OP_MODE_SHIFT              14
#define PMIC_RG_BUCK_VPROC2_OP_MODE_SET_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE_SET
#define PMIC_RG_BUCK_VPROC2_OP_MODE_SET_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_MODE_SET_SHIFT               0
#define PMIC_RG_BUCK_VPROC2_OP_MODE_CLR_ADDR                \
	MT6359_BUCK_VPROC2_OP_MODE_CLR
#define PMIC_RG_BUCK_VPROC2_OP_MODE_CLR_MASK                0xFFFF
#define PMIC_RG_BUCK_VPROC2_OP_MODE_CLR_SHIFT               0
#define PMIC_DA_VPROC2_VOSEL_ADDR                           \
	MT6359_BUCK_VPROC2_DBG0
#define PMIC_DA_VPROC2_VOSEL_MASK                           0x7F
#define PMIC_DA_VPROC2_VOSEL_SHIFT                          0
#define PMIC_DA_VPROC2_VOSEL_GRAY_ADDR                      \
	MT6359_BUCK_VPROC2_DBG0
#define PMIC_DA_VPROC2_VOSEL_GRAY_MASK                      0x7F
#define PMIC_DA_VPROC2_VOSEL_GRAY_SHIFT                     8
#define PMIC_DA_VPROC2_EN_ADDR                              \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_EN_MASK                              0x1
#define PMIC_DA_VPROC2_EN_SHIFT                             0
#define PMIC_DA_VPROC2_STB_ADDR                             \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_STB_MASK                             0x1
#define PMIC_DA_VPROC2_STB_SHIFT                            1
#define PMIC_DA_VPROC2_LOOP_SEL_ADDR                        \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_LOOP_SEL_MASK                        0x1
#define PMIC_DA_VPROC2_LOOP_SEL_SHIFT                       2
#define PMIC_DA_VPROC2_R2R_PDN_ADDR                         \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_R2R_PDN_MASK                         0x1
#define PMIC_DA_VPROC2_R2R_PDN_SHIFT                        3
#define PMIC_DA_VPROC2_DVS_EN_ADDR                          \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_DVS_EN_MASK                          0x1
#define PMIC_DA_VPROC2_DVS_EN_SHIFT                         4
#define PMIC_DA_VPROC2_DVS_DOWN_ADDR                        \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_DVS_DOWN_MASK                        0x1
#define PMIC_DA_VPROC2_DVS_DOWN_SHIFT                       5
#define PMIC_DA_VPROC2_SSH_ADDR                             \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_SSH_MASK                             0x1
#define PMIC_DA_VPROC2_SSH_SHIFT                            6
#define PMIC_DA_VPROC2_MINFREQ_DISCHARGE_ADDR               \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_DA_VPROC2_MINFREQ_DISCHARGE_MASK               0x1
#define PMIC_DA_VPROC2_MINFREQ_DISCHARGE_SHIFT              8
#define PMIC_RG_BUCK_VPROC2_CK_SW_MODE_ADDR                 \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_RG_BUCK_VPROC2_CK_SW_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_CK_SW_MODE_SHIFT                12
#define PMIC_RG_BUCK_VPROC2_CK_SW_EN_ADDR                   \
	MT6359_BUCK_VPROC2_DBG1
#define PMIC_RG_BUCK_VPROC2_CK_SW_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC2_CK_SW_EN_SHIFT                  13
#define PMIC_RG_BUCK_VPROC2_TRACK_EN_ADDR                   \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_TRACK_EN_MASK                   0x1
#define PMIC_RG_BUCK_VPROC2_TRACK_EN_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_TRACK_MODE_ADDR                 \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_TRACK_MODE_MASK                 0x1
#define PMIC_RG_BUCK_VPROC2_TRACK_MODE_SHIFT                1
#define PMIC_RG_BUCK_VPROC2_VOSEL_DELTA_ADDR                \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_VOSEL_DELTA_MASK                0xF
#define PMIC_RG_BUCK_VPROC2_VOSEL_DELTA_SHIFT               4
#define PMIC_RG_BUCK_VPROC2_VOSEL_OFFSET_ADDR               \
	MT6359_BUCK_VPROC2_TRACK0
#define PMIC_RG_BUCK_VPROC2_VOSEL_OFFSET_MASK               0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_OFFSET_SHIFT              8
#define PMIC_RG_BUCK_VPROC2_VOSEL_LB_ADDR                   \
	MT6359_BUCK_VPROC2_TRACK1
#define PMIC_RG_BUCK_VPROC2_VOSEL_LB_MASK                   0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_LB_SHIFT                  0
#define PMIC_RG_BUCK_VPROC2_VOSEL_HB_ADDR                   \
	MT6359_BUCK_VPROC2_TRACK1
#define PMIC_RG_BUCK_VPROC2_VOSEL_HB_MASK                   0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_HB_SHIFT                  8
#define PMIC_RG_BUCK_VPROC2_TRACK_STALL_BYPASS_ADDR         \
	MT6359_BUCK_VPROC2_STALL_TRACK0
#define PMIC_RG_BUCK_VPROC2_TRACK_STALL_BYPASS_MASK         0x1
#define PMIC_RG_BUCK_VPROC2_TRACK_STALL_BYPASS_SHIFT        0
#define PMIC_BUCK_VPROC2_ELR_LEN_ADDR                       \
	MT6359_BUCK_VPROC2_ELR_NUM
#define PMIC_BUCK_VPROC2_ELR_LEN_MASK                       0xFF
#define PMIC_BUCK_VPROC2_ELR_LEN_SHIFT                      0
#define PMIC_RG_BUCK_VPROC2_VOSEL_ADDR                      \
	MT6359_BUCK_VPROC2_ELR0
#define PMIC_RG_BUCK_VPROC2_VOSEL_MASK                      0x7F
#define PMIC_RG_BUCK_VPROC2_VOSEL_SHIFT                     0
#define PMIC_BUCK_VS1_ANA_ID_ADDR                           \
	MT6359_BUCK_VS1_DSN_ID
#define PMIC_BUCK_VS1_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_VS1_ANA_ID_SHIFT                          0
#define PMIC_BUCK_VS1_DIG_ID_ADDR                           \
	MT6359_BUCK_VS1_DSN_ID
#define PMIC_BUCK_VS1_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_VS1_DIG_ID_SHIFT                          8
#define PMIC_BUCK_VS1_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_VS1_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS1_DSN_REV0
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS1_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_VS1_DSN_CBS_ADDR                          \
	MT6359_BUCK_VS1_DSN_DBI
#define PMIC_BUCK_VS1_DSN_CBS_MASK                          0x3
#define PMIC_BUCK_VS1_DSN_CBS_SHIFT                         0
#define PMIC_BUCK_VS1_DSN_BIX_ADDR                          \
	MT6359_BUCK_VS1_DSN_DBI
#define PMIC_BUCK_VS1_DSN_BIX_MASK                          0x3
#define PMIC_BUCK_VS1_DSN_BIX_SHIFT                         2
#define PMIC_BUCK_VS1_DSN_ESP_ADDR                          \
	MT6359_BUCK_VS1_DSN_DBI
#define PMIC_BUCK_VS1_DSN_ESP_MASK                          0xFF
#define PMIC_BUCK_VS1_DSN_ESP_SHIFT                         8
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_ADDR                    \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_MASK                    0x1
#define PMIC_BUCK_VS1_DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_ADDR                 \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_MASK                 0x1
#define PMIC_BUCK_VS1_DSN_FPI_TRACKING_SHIFT                1
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_ADDR                    \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_MASK                    0x1
#define PMIC_BUCK_VS1_DSN_FPI_PREOC_SHIFT                   2
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_ADDR                    \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_MASK                    0x1
#define PMIC_BUCK_VS1_DSN_FPI_VOTER_SHIFT                   3
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_ADDR               \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_MASK               0x1
#define PMIC_BUCK_VS1_DSN_FPI_ULTRASONIC_SHIFT              4
#define PMIC_BUCK_VS1_DSN_FPI_DLC_ADDR                      \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_DLC_MASK                      0x1
#define PMIC_BUCK_VS1_DSN_FPI_DLC_SHIFT                     5
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_ADDR                     \
	MT6359_BUCK_VS1_DSN_DXI
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_MASK                     0x1
#define PMIC_BUCK_VS1_DSN_FPI_TRAP_SHIFT                    6
#define PMIC_RG_BUCK_VS1_EN_ADDR                            \
	MT6359_BUCK_VS1_CON0
#define PMIC_RG_BUCK_VS1_EN_MASK                            0x1
#define PMIC_RG_BUCK_VS1_EN_SHIFT                           0
#define PMIC_RG_BUCK_VS1_LP_ADDR                            \
	MT6359_BUCK_VS1_CON0
#define PMIC_RG_BUCK_VS1_LP_MASK                            0x1
#define PMIC_RG_BUCK_VS1_LP_SHIFT                           1
#define PMIC_RG_BUCK_VS1_CON0_SET_ADDR                      \
	MT6359_BUCK_VS1_CON0_SET
#define PMIC_RG_BUCK_VS1_CON0_SET_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS1_CON0_SET_SHIFT                     0
#define PMIC_RG_BUCK_VS1_CON0_CLR_ADDR                      \
	MT6359_BUCK_VS1_CON0_CLR
#define PMIC_RG_BUCK_VS1_CON0_CLR_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS1_CON0_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_ADDR                   \
	MT6359_BUCK_VS1_CON1
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_VOSEL_SLEEP_SHIFT                  0
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_ADDR                   \
	MT6359_BUCK_VS1_SLP_CON
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_MASK                   0x1
#define PMIC_RG_BUCK_VS1_SELR2R_CTRL_SHIFT                  0
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_ADDR                   \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_SFCHG_FRATE_SHIFT                  0
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_ADDR                     \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_SFCHG_FEN_SHIFT                    7
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_ADDR                   \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_SFCHG_RRATE_SHIFT                  8
#define PMIC_RG_BUCK_VS1_SFCHG_REN_ADDR                     \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_SFCHG_REN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_SFCHG_REN_SHIFT                    15
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_EN_SHIFT                    0
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_EN_SHIFT                    1
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_EN_SHIFT                    2
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_EN_SHIFT                    3
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_EN_SHIFT                    4
#define PMIC_RG_BUCK_VS1_HW5_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW5_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW5_OP_EN_SHIFT                    5
#define PMIC_RG_BUCK_VS1_HW6_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW6_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW6_OP_EN_SHIFT                    6
#define PMIC_RG_BUCK_VS1_HW7_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW7_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW7_OP_EN_SHIFT                    7
#define PMIC_RG_BUCK_VS1_HW8_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW8_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW8_OP_EN_SHIFT                    8
#define PMIC_RG_BUCK_VS1_HW9_OP_EN_ADDR                     \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW9_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_VS1_HW9_OP_EN_SHIFT                    9
#define PMIC_RG_BUCK_VS1_HW10_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW10_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW10_OP_EN_SHIFT                   10
#define PMIC_RG_BUCK_VS1_HW11_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW11_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW11_OP_EN_SHIFT                   11
#define PMIC_RG_BUCK_VS1_HW12_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW12_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW12_OP_EN_SHIFT                   12
#define PMIC_RG_BUCK_VS1_HW13_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW13_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW13_OP_EN_SHIFT                   13
#define PMIC_RG_BUCK_VS1_HW14_OP_EN_ADDR                    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_HW14_OP_EN_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW14_OP_EN_SHIFT                   14
#define PMIC_RG_BUCK_VS1_SW_OP_EN_ADDR                      \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS1_SW_OP_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS1_SW_OP_EN_SHIFT                     15
#define PMIC_RG_BUCK_VS1_OP_EN_SET_ADDR                     \
	MT6359_BUCK_VS1_OP_EN_SET
#define PMIC_RG_BUCK_VS1_OP_EN_SET_MASK                     0xFFFF
#define PMIC_RG_BUCK_VS1_OP_EN_SET_SHIFT                    0
#define PMIC_RG_BUCK_VS1_OP_EN_CLR_ADDR                     \
	MT6359_BUCK_VS1_OP_EN_CLR
#define PMIC_RG_BUCK_VS1_OP_EN_CLR_MASK                     0xFFFF
#define PMIC_RG_BUCK_VS1_OP_EN_CLR_SHIFT                    0
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_CFG_SHIFT                   0
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_CFG_SHIFT                   1
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_CFG_SHIFT                   2
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_CFG_SHIFT                   3
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_CFG_SHIFT                   4
#define PMIC_RG_BUCK_VS1_HW5_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW5_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW5_OP_CFG_SHIFT                   5
#define PMIC_RG_BUCK_VS1_HW6_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW6_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW6_OP_CFG_SHIFT                   6
#define PMIC_RG_BUCK_VS1_HW7_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW7_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW7_OP_CFG_SHIFT                   7
#define PMIC_RG_BUCK_VS1_HW8_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW8_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW8_OP_CFG_SHIFT                   8
#define PMIC_RG_BUCK_VS1_HW9_OP_CFG_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW9_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_VS1_HW9_OP_CFG_SHIFT                   9
#define PMIC_RG_BUCK_VS1_HW10_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW10_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW10_OP_CFG_SHIFT                  10
#define PMIC_RG_BUCK_VS1_HW11_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW11_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW11_OP_CFG_SHIFT                  11
#define PMIC_RG_BUCK_VS1_HW12_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW12_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW12_OP_CFG_SHIFT                  12
#define PMIC_RG_BUCK_VS1_HW13_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW13_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW13_OP_CFG_SHIFT                  13
#define PMIC_RG_BUCK_VS1_HW14_OP_CFG_ADDR                   \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS1_HW14_OP_CFG_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW14_OP_CFG_SHIFT                  14
#define PMIC_RG_BUCK_VS1_OP_CFG_SET_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG_SET
#define PMIC_RG_BUCK_VS1_OP_CFG_SET_MASK                    0xFFFF
#define PMIC_RG_BUCK_VS1_OP_CFG_SET_SHIFT                   0
#define PMIC_RG_BUCK_VS1_OP_CFG_CLR_ADDR                    \
	MT6359_BUCK_VS1_OP_CFG_CLR
#define PMIC_RG_BUCK_VS1_OP_CFG_CLR_MASK                    0xFFFF
#define PMIC_RG_BUCK_VS1_OP_CFG_CLR_SHIFT                   0
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW0_OP_MODE_SHIFT                  0
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW1_OP_MODE_SHIFT                  1
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW2_OP_MODE_SHIFT                  2
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW3_OP_MODE_SHIFT                  3
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW4_OP_MODE_SHIFT                  4
#define PMIC_RG_BUCK_VS1_HW5_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW5_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW5_OP_MODE_SHIFT                  5
#define PMIC_RG_BUCK_VS1_HW6_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW6_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW6_OP_MODE_SHIFT                  6
#define PMIC_RG_BUCK_VS1_HW7_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW7_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW7_OP_MODE_SHIFT                  7
#define PMIC_RG_BUCK_VS1_HW8_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW8_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW8_OP_MODE_SHIFT                  8
#define PMIC_RG_BUCK_VS1_HW9_OP_MODE_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW9_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_VS1_HW9_OP_MODE_SHIFT                  9
#define PMIC_RG_BUCK_VS1_HW10_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW10_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW10_OP_MODE_SHIFT                 10
#define PMIC_RG_BUCK_VS1_HW11_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW11_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW11_OP_MODE_SHIFT                 11
#define PMIC_RG_BUCK_VS1_HW12_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW12_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW12_OP_MODE_SHIFT                 12
#define PMIC_RG_BUCK_VS1_HW13_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW13_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW13_OP_MODE_SHIFT                 13
#define PMIC_RG_BUCK_VS1_HW14_OP_MODE_ADDR                  \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS1_HW14_OP_MODE_MASK                  0x1
#define PMIC_RG_BUCK_VS1_HW14_OP_MODE_SHIFT                 14
#define PMIC_RG_BUCK_VS1_OP_MODE_SET_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE_SET
#define PMIC_RG_BUCK_VS1_OP_MODE_SET_MASK                   0xFFFF
#define PMIC_RG_BUCK_VS1_OP_MODE_SET_SHIFT                  0
#define PMIC_RG_BUCK_VS1_OP_MODE_CLR_ADDR                   \
	MT6359_BUCK_VS1_OP_MODE_CLR
#define PMIC_RG_BUCK_VS1_OP_MODE_CLR_MASK                   0xFFFF
#define PMIC_RG_BUCK_VS1_OP_MODE_CLR_SHIFT                  0
#define PMIC_DA_VS1_VOSEL_ADDR                              \
	MT6359_BUCK_VS1_DBG0
#define PMIC_DA_VS1_VOSEL_MASK                              0x7F
#define PMIC_DA_VS1_VOSEL_SHIFT                             0
#define PMIC_DA_VS1_VOSEL_GRAY_ADDR                         \
	MT6359_BUCK_VS1_DBG0
#define PMIC_DA_VS1_VOSEL_GRAY_MASK                         0x7F
#define PMIC_DA_VS1_VOSEL_GRAY_SHIFT                        8
#define PMIC_DA_VS1_EN_ADDR                                 \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_EN_MASK                                 0x1
#define PMIC_DA_VS1_EN_SHIFT                                0
#define PMIC_DA_VS1_STB_ADDR                                \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_STB_MASK                                0x1
#define PMIC_DA_VS1_STB_SHIFT                               1
#define PMIC_DA_VS1_LOOP_SEL_ADDR                           \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_LOOP_SEL_MASK                           0x1
#define PMIC_DA_VS1_LOOP_SEL_SHIFT                          2
#define PMIC_DA_VS1_R2R_PDN_ADDR                            \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_R2R_PDN_MASK                            0x1
#define PMIC_DA_VS1_R2R_PDN_SHIFT                           3
#define PMIC_DA_VS1_DVS_EN_ADDR                             \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_DVS_EN_MASK                             0x1
#define PMIC_DA_VS1_DVS_EN_SHIFT                            4
#define PMIC_DA_VS1_DVS_DOWN_ADDR                           \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_DVS_DOWN_MASK                           0x1
#define PMIC_DA_VS1_DVS_DOWN_SHIFT                          5
#define PMIC_DA_VS1_SSH_ADDR                                \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_SSH_MASK                                0x1
#define PMIC_DA_VS1_SSH_SHIFT                               6
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_ADDR                  \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_MASK                  0x1
#define PMIC_DA_VS1_MINFREQ_DISCHARGE_SHIFT                 8
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_ADDR                    \
	MT6359_BUCK_VS1_DBG1
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_MASK                    0x1
#define PMIC_RG_BUCK_VS1_CK_SW_MODE_SHIFT                   12
#define PMIC_RG_BUCK_VS1_CK_SW_EN_ADDR                      \
	MT6359_BUCK_VS1_DBG1
#define PMIC_RG_BUCK_VS1_CK_SW_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS1_CK_SW_EN_SHIFT                     13
#define PMIC_RG_BUCK_VS1_VOTER_EN_ADDR                      \
	MT6359_BUCK_VS1_VOTER
#define PMIC_RG_BUCK_VS1_VOTER_EN_MASK                      0xFFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_SHIFT                     0
#define PMIC_RG_BUCK_VS1_VOTER_EN_SET_ADDR                  \
	MT6359_BUCK_VS1_VOTER_SET
#define PMIC_RG_BUCK_VS1_VOTER_EN_SET_MASK                  0xFFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_SET_SHIFT                 0
#define PMIC_RG_BUCK_VS1_VOTER_EN_CLR_ADDR                  \
	MT6359_BUCK_VS1_VOTER_CLR
#define PMIC_RG_BUCK_VS1_VOTER_EN_CLR_MASK                  0xFFF
#define PMIC_RG_BUCK_VS1_VOTER_EN_CLR_SHIFT                 0
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_ADDR                   \
	MT6359_BUCK_VS1_VOTER_CFG
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_MASK                   0x7F
#define PMIC_RG_BUCK_VS1_VOTER_VOSEL_SHIFT                  0
#define PMIC_BUCK_VS1_ELR_LEN_ADDR                          \
	MT6359_BUCK_VS1_ELR_NUM
#define PMIC_BUCK_VS1_ELR_LEN_MASK                          0xFF
#define PMIC_BUCK_VS1_ELR_LEN_SHIFT                         0
#define PMIC_RG_BUCK_VS1_VOSEL_ADDR                         \
	MT6359_BUCK_VS1_ELR0
#define PMIC_RG_BUCK_VS1_VOSEL_MASK                         0x7F
#define PMIC_RG_BUCK_VS1_VOSEL_SHIFT                        0
#define PMIC_BUCK_VS2_ANA_ID_ADDR                           \
	MT6359_BUCK_VS2_DSN_ID
#define PMIC_BUCK_VS2_ANA_ID_MASK                           0xFF
#define PMIC_BUCK_VS2_ANA_ID_SHIFT                          0
#define PMIC_BUCK_VS2_DIG_ID_ADDR                           \
	MT6359_BUCK_VS2_DSN_ID
#define PMIC_BUCK_VS2_DIG_ID_MASK                           0xFF
#define PMIC_BUCK_VS2_DIG_ID_SHIFT                          8
#define PMIC_BUCK_VS2_ANA_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_ANA_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_ANA_MINOR_REV_SHIFT                   0
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_ANA_MAJOR_REV_SHIFT                   4
#define PMIC_BUCK_VS2_DIG_MINOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_DIG_MINOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_DIG_MINOR_REV_SHIFT                   8
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_ADDR                    \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_MASK                    0xF
#define PMIC_BUCK_VS2_DIG_MAJOR_REV_SHIFT                   12
#define PMIC_BUCK_VS2_DSN_CBS_ADDR                          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VS2_DSN_CBS_MASK                          0x3
#define PMIC_BUCK_VS2_DSN_CBS_SHIFT                         0
#define PMIC_BUCK_VS2_DSN_BIX_ADDR                          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VS2_DSN_BIX_MASK                          0x3
#define PMIC_BUCK_VS2_DSN_BIX_SHIFT                         2
#define PMIC_BUCK_VS2_DSN_ESP_ADDR                          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VS2_DSN_ESP_MASK                          0xFF
#define PMIC_BUCK_VS2_DSN_ESP_SHIFT                         8
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_ADDR                    \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_MASK                    0x1
#define PMIC_BUCK_VS2_DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_ADDR                 \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_MASK                 0x1
#define PMIC_BUCK_VS2_DSN_FPI_TRACKING_SHIFT                1
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_ADDR                    \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_MASK                    0x1
#define PMIC_BUCK_VS2_DSN_FPI_PREOC_SHIFT                   2
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_ADDR                    \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_MASK                    0x1
#define PMIC_BUCK_VS2_DSN_FPI_VOTER_SHIFT                   3
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_ADDR               \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_MASK               0x1
#define PMIC_BUCK_VS2_DSN_FPI_ULTRASONIC_SHIFT              4
#define PMIC_BUCK_VS2_DSN_FPI_DLC_ADDR                      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_DLC_MASK                      0x1
#define PMIC_BUCK_VS2_DSN_FPI_DLC_SHIFT                     5
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_ADDR                     \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_MASK                     0x1
#define PMIC_BUCK_VS2_DSN_FPI_TRAP_SHIFT                    6
#define PMIC_RG_BUCK_VS2_EN_ADDR                            \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BUCK_VS2_EN_MASK                            0x1
#define PMIC_RG_BUCK_VS2_EN_SHIFT                           0
#define PMIC_RG_BUCK_VS2_LP_ADDR                            \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BUCK_VS2_LP_MASK                            0x1
#define PMIC_RG_BUCK_VS2_LP_SHIFT                           1
#define PMIC_RG_BUCK_VS2_CON0_SET_ADDR                      \
	MT6359_BUCK_VS2_CON0_SET
#define PMIC_RG_BUCK_VS2_CON0_SET_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS2_CON0_SET_SHIFT                     0
#define PMIC_RG_BUCK_VS2_CON0_CLR_ADDR                      \
	MT6359_BUCK_VS2_CON0_CLR
#define PMIC_RG_BUCK_VS2_CON0_CLR_MASK                      0xFFFF
#define PMIC_RG_BUCK_VS2_CON0_CLR_SHIFT                     0
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_ADDR                   \
	MT6359_BUCK_VS2_CON1
#define PMIC_RG_BUCK_VS2_VOSEL_SLEEP_MASK                   0x7F
#define PMIC_RG_BUCK_VS_BUCK_VS2_DIG_G_SET_SHIFT    3SFG_SHIFT                   5
#define PMIC_RG_BUCK_VS1_HW6_OP_CFG_ADDR             KUCK_VS1_OP_EN
#defin359_BUCK_VS29_OP_CFG_ADDR             KUCK_VS1_OP_EN
#defin359_BUSLEEP_MASK                   0x7F
#define PMIC_RPMIC_RG_BUCK_VS1_HW12_OP_MODE_SHIFT                 PMIC_RPMIC_RG_
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_2FCHG_FRATE_MASK                   0x7F
#define PMIC_RG_BUCK_V21_SFCHG_FRATE_SHIFT                  0
#define PMIC_R12_OP_MODE_SHIFT                 PMIC_R      \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_V21_SFCHG_FEN_SHIFT                    7
#define PMIC_R12_OP_MODE_SHIFT                 PMIC_        \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1_2FCHG_RRATE_MASK                   0x7F
#define PMIC_RG_BUCK_V21_SFCHG_RRATE_SHIFT                  8
#define PMIC_R12_OP_MODE_SHIFT                 PMIC_       \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12SFCHG_FEN_MASK                     0x1
#define PMIC_RG_BUCK_VS2_SFCHG_REN_SHIFT                    15
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SFCHG_REN_   \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12SW0_OP_EN_MASK                     0x1
#define PMIC_RG_BUCK_V2HW1_OP_MEN_SHIFT                    15
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V2__HW1_OP_EN_SHIFT                    1
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V2__HW2_OP_EN_SHIFT                    2
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V2__HW3_OP_EN_SHIFT                    3
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V2__HW4_OP_EN_SHIFT                    4
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V2__HW5_OP_EN_SHIFT                    5
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_BUCK_VS2_DS_HW6_OP_EN_SHIFT                    6
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V21_HW7_OP_EN_SHIFT                    7
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V2__HW8_OP_EN_SHIFT                    8
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF        ASK                     0x1
#define PMIC_RG_BUCK_V2HW10_OP_MEN_SHIFT                   13
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF         ASK                    0x1
#define PMIC_RG_BUCK_VS2HW11_OP_MEN_SHIFT                   13
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF         ASK                    0x1
#define PMIC_RG_BUCK_VS2HW12_OP_MEN_SHIFT                   13
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF         ASK                    0x1
#define PMIC_RG_BUCK_VS2HW13_OP_MEN_SHIFT                   13
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF         ASK                    0x1
#define PMIC_RG_BUCK_VS2HW14_OP_MEN_SHIFT                   13
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_SF           \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF         ASK                    0x1
#define PMIC_RG_BUCK_VS2_HW14_OP_EN_SHIFT                   14
#define PMIC_R_OP_EN_
#define PMIC_RG_BUCK_VS2_             \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12SW_OP_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS        AN_SHIFT                     15
#define PMIC_R        AN_
#define PMIC_RG_BUCK_VS        AN_S
	MT6359_BUCK_VS1_OP_EN_CLR
#define PMIC_RG_BUCK_VS1_OP        AN_SASK                     0x1
#define PMIC_RG_BUCK_V2HOOP_EN_SET_SHIFT                    0
#define PMIC_R2HOOP_EN_SE1
#define PMIC_RG_BUCK_V2HOOP_EN_SET
	MT6359_BUCK_VS1_OP_EN_CLR
#define PMIC_RG_BUCK_VS1_OP        MASK                     0xFFFF
#define PMIC_RG_BUCK_V2SW0_OP_E_CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0_OP_E_CFG  \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12_SF_OP_CFG_MASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF     _CFG_SHIFT                   8
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0         ASK                    0x1
#define PMIC_RG_BUCK_V2_SF      CFG_SHIFT                  13
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0          ASK                   0x1
#define PMIC_RG_BUCK_VS2_SF      CFG_SHIFT                  13
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0          ASK                   0x1
#define PMIC_RG_BUCK_VS2_SF      CFG_SHIFT                  13
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0          ASK                   0x1
#define PMIC_RG_BUCK_VS2_SF      CFG_SHIFT                  13
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0          ASK                   0x1
#define PMIC_RG_BUCK_VS2_SF      CFG_SHIFT                  13
#define PMIC_R_OP_CFG_F
#define PMIC_RG_BUCK_V2SW0          \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0          ASK                   0x1
#define PMIC_RG_BUCK_VS         ACFG_SHIFT                  14
#define PMIC_R         ACF
#define PMIC_RG_BUCK_VS         ACFGMT6359_BUCK_VS1_OP_CFG_CLR
#define PMIC_RG_BUCK_VS1_OP         ACFGASK                    0x1
#define PMIC_RG_BUCK_V2_OOP_CFG_SET_SHIFT                   0
#define PMIC_R2_OOP_CFG_SE1
#define PMIC_RG_BUCK_V2_OOP_CFG_SETMT6359_BUCK_VS1_OP_CFG_CLR
#define PMIC_RG_BUCK_VS1_OP         MASK                    0xFFFF
#define PMIC_RG_BUCK_V2_SF_OP_C_MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF_OP_C_MODE\
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SW0_OP_MODE_MASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0     _MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \SK                   0x7F
#define PMIC_RG_BUCK_V21_HW8_OP_MODE_SHIFT                  8
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \ASK                   0x1
#define PMIC_RG_BUCK_V2SW0      MODE_SHIFT                 13
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \
ASK                  0x1
#define PMIC_RG_BUCK_VS2SW0      MODE_SHIFT                 13
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \
ASK                  0x1
#define PMIC_RG_BUCK_VS2SW0      MODE_SHIFT                 13
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \
ASK                  0x1
#define PMIC_RG_BUCK_VS2SW0      MODE_SHIFT                 13
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \
ASK                  0x1
#define PMIC_RG_BUCK_VS2SW0      MODE_SHIFT                 13
#define PMIC_R_OP_MODE_F
#define PMIC_RG_BUCK_V2_SF         \
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BUCK_VS12_SF         \
ASK                  0x1
#define PMIC_RG_BUCK_VS        \
AODE_SHIFT                 14
#define PMIC_R        \
AOD
#define PMIC_RG_BUCK_VS        \
AODE6359_BUCK_VS1_OP_MODE_CLR
#define PMIC_RG_BUCK_VS1_OP        \
AODEASK                   0x1
#define PMIC_RG_BUCK_V2S      \
_SET_SHIFT                  0
#define PMIC_R2S      \
_SE1
#define PMIC_RG_BUCK_V2S      \
_SET6359_BUCK_VS1_OP_MODE_CLR
#define PMIC_RG_BUCK_VS1_OP        \
MASK                   0xFFFF
#define PMIC_RG_B2LR_LEN_SHIFT                              0
#define PMIC_R2SVS1_VOSEL_GRAY_ADDR    2               \
	MT6359_BUCK_VS1_ELODE_CLR
#define PMIC_DA_VS1_2OSEL_MASK                         0x 0xFFFF
#define PMIC_RG_B2LR_LEN__SHIFT                             0
#define PMIC_D2SVS1_VOSEL_GRAY_ADDR    2                    \
	MT6359_BUCK_VS1_DBG0
#define PMIC_DA_VS1_2            SK                         0x7F
#define PMIC_DA_VDSN_FPI_TRAP_SHIFT                         0
#define PMIC_D2SVS1
#define PMIC_DA_VS1                \
	MT6359_BUCK_VS2_COS1_DBG0
#define PMIC_DA_VS1     ASK                                 0x1
#define PMIC_DA_V21_EN_SHIFT                                0
#define PMIC_D2SVS1
#define PMIC_DA_VS1                     \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS12STB_MASK                                0x1
#define PMIC_DA_V21_STB_SHIFT                               1
#define PMIC_D2SVS1
#define PMIC_DA_VS1                     \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS12LOOP_SEL_MASK                           0x1
#define PMIC_DA_V21_LOOP_SEL_SHIFT                          2
#define PMIC_D2SVS1
#define PMIC_DA_VS1                     \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS12R2R_PDN_MASK                            0x1
#define PMIC_DA_V21_R2R_PDN_SHIFT                           3
#define PMIC_D2SVS1
#define PMIC_DA_VS1                     \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS12DVS_EN_MASK                             0x1
#define PMIC_DA_V21_DVS_EN_SHIFT                            4
#define PMIC_D2SVS1
#define PMIC_DA_VS1                     \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS12DVS_DOWN_MASK                           0x1
#define PMIC_DA_V21_DVS_DOWN_SHIFT                          5
#define PMIC_D2SVS1
#define PMIC_DA_VS1                     \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS12SSH_MASK                                0x1
#define PMIC_DA_V21_SSH_SHIFT                               6
#define PMIC_D2SVS1
#define PMIC_DA_VS1  R                  \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VS1  R                 ASK                  0x1
#define PMIC_DA_VS1_MI2FREQ_DISCHARGE_SHIFT                 8
#define PMIC_R2SVS1
#define PMIC_D_DA_VS1_MI2FREQ_DISCHAR \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VS12SC_SW_MODE_MASK                    0x1
#define PMIC_RG_BUCK_VS2_CK_SW_MODE_SHIFT                   12
#define PMIC_R2SVS1
#define PMIC_D_DA_VS1_MI2FREQ_DI       \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VS12SC_SW_EN_MASK                      0x1
#define PMIC_RG_BUCK_VS2_CK_SW_EN_SHIFT                     13
#define PMIC_R2_BUCK_VS1_VOTER_EN_ADDR       2_CK_SW_EN_    \
	MT6359_BUCK_VS1_VOTER
#define PMIC_RG_BUCK_VS1_V2_CK_SW_EN_                      0xFFFF
#define PMIC_RG_BUCK_VS2_COTER_EN_SHIFT                     0
#define PMIC_RS2_COTERAOD
#define PMIC_RG_BUCK_VS           \
	MT6359_BUCK_VS1_VOTER_SET
#define PMIC_RG_BUCK_VS1_V           \
	MK                  0xFFF
#define PMIC_RG_BUCK_V2__VOTER_EN_SET_SHIFT                 0
#define PMIC_R2__VOTER_SE1
#define PMIC_RG_BUCK_V2S         \
	MT6359_BUCK_VS1_VOTER_CLR
#define PMIC_RG_BUCK_VS1_V2S         \
	MK                  0xFFF
#define PMIC_RG_BUCK_V2__VOTER_EN_CLR_SHIFT                 0
#define PMIC_R2__VOTER_G_F
#define PMIC_RG_BUCK_V2S         \
	MT6359_BUCK_VS1_VOTER_CFG
#define PMIC_RG_BUCK_VS1_2S         \
	SK                   0x7F
#define PMIC_RG_BUC2_VS1_VOTER_VOSEL_SHIFT                  0
#define PMIC_B2CK_VS1_ELR_LEN_ADDR          2               \
	MT6359_BUCK_VS1_ELR_NUM
#define PMIC_BUCK_VS1_2LR_LEN_MASK                          0xFF
#define PMIC_BUCK_VS1_2LR_LEN_SHIFT                         0
#define PMIC_B2CK_VFF
#define PMIC_BUCK_VS1_2LR_LEN_        \
	MT6359_BUCK_VS1_ELR0
#define PMIC_RG_BUCK_VS1_2OSEL_MASK                         0x7F
#define PMIC_RG_BUPA_VS1_VOSEL_SHIFT                        0
#define PMIC_PA_K_VS2_DIG_ID_ADDR         PA_VS1_VOS        \
	MT6359_BUCK_VS2_DSN_ID
#define PMIC_BUCK_VS2PA_VS1_VOSSK                           0xFF
#define PMIC_BUCK_PA_KANA_ID_SHIFT                          0
#define PMIC_PA_K_VS2_DIG_ID_ADDR         PA_               \
	MT6359_BUCK_VS2_DSN_ID
#define PMIC_BUCK_VS2PA_       SK                           0xFF
#define PMIC_BUCK_PA_VS1__MAJOR_REV_SHIFT                   4
#define PMIC_PA_K_VS2_DIG_MAJOR_REV_ADDR    PA_VS1__MAJOR_REV
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VSPA_VS1__MAJOR_REVASK                    0x1
#define PMIC_BUCK_PA_VS1__MINOR_REV_SHIFT                   8
#define PMIC_PA_K_VS2_DIG_MAJOR_REV_ADDR    PA_VS1__        \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VSPA_VS1__        \ASK                    0xF
#define PMIC_BUCK_PA_    _MAJOR_REV_SHIFT                   4
#define PMIC_PA_K_VS2_DIG_MAJOR_REV_ADDR    PA_             \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VSPA_             \ASK                    0xF
#define PMIC_BUCK_PA_     MINOR_REV_SHIFT                   8
#define PMIC_PA_K_VS2_DIG_MAJOR_REV_ADDR    PA_             \
	MT6359_BUCK_VS2_DSN_REV0
#define PMIC_BUCK_VSPA_             \ASK                    0xF
#define PMIC_BUCK_VPA_K_VSMAJOR_REV_SHIFT                   12
#define PMIC_PA_K_VS2_DSN_ESP_ADDR         PA_K_VSMAJO      \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VSPA_K_VSMAJOASK                          0x3
#define PMIC_BUCK_PA_K_VS_CBS_SHIFT                         0
#define PMIC_PA_K_VS2_DSN_ESP_ADDR         PA_K_VS          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VSPA_K_VS    ASK                          0x3
#define PMIC_BUCK_PA_K_VS_BIX_SHIFT                         2
#define PMIC_PA_K_VS2_DSN_ESP_ADDR         PA_K_VS          \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VS2PA_K_VS    SK                          0xFF
#define PMIC_BUCK_PA_K_VS_ESP_SHIFT                         8
#define PMIC_PA_K_VS2_DSN_FPI_TRAP_ADDR    PA_K_VS_ESP_SHIFT\
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VSPA_K_VS_ESP_SHIFTASK                    0x1
#define PMIC_BUCK_PA__DSN_FPI_SSHUB_SHIFT                   0
#define PMIC_PA_K_VS2_DSN_FPI_TRAP_ADDR    PA_K_VS_ESP      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VSPA_K_VS_ESP      \
	ASK                 0x1
#define PMIC_BUCK_PA_K_VS_ESP_TRACKING_SHIFT                1
#define PMIC_PA_K_VS2_DSN_FPI_TRAP_ADDR    PA_K_VS_ESP      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VSPA_K_VS_ESP      ASK                    0x1
#define PMIC_BUCK_PA_K_VS_ESP_PREOC_SHIFT                   2
#define PMIC_PA_K_VS2_DSN_FPI_TRAP_ADDR    PA_K_VS_ESP      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VSPA_K_VS_ESP      ASK                    0x1
#define PMIC_BUCK_PA_K_VS_ESP_VOTER_SHIFT                   3
#define PMIC_PA_K_VS2_DSN_FPI_TRAP_ADDR    PA_K_VS_ESP      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VSPA_K_VS_ESP      \
	MTASK               0x1
#define PMIC_BUCK_PA_K_VS_ESP_ULTRASONIC_SHIFT              4
#define PMIC_PA_K_VS2_DSN_FPI_TRAP_ADDR    PA_K_VS_ESP      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VSPA_K_VS_ESP    ASK                      0x1
#define PMIC_BUCK_PA_K_VS_ESP   C_SHIFT                     5
#define PMIC_PA_K_VS2_DSN_FPI_TRAP_ADDR    PA_K_VS_ESP      \
	MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BUCK_VSPA_K_VS_ESP     ASK                     0x1
#define PMIC_BUCK_VS2PA_N_FPI_TRAP_SHIFT                    6
#define PMIC_PA_BUCK_VS2_LP_ADDR           PA_N_F           \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BUCK_VSPA_N_FASK                            0x1
#define PMIC_RG_BUCK_PA__EN_SHIFT                           0
#define PMIC_PA_BUCK_VS2_LP_ADDR           PA_              \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BUCK_VSPA_   ASK                            0x1
#define PMIC_RG_BUCK_PA_BUCKSHIFT                           1
#define PMIC_PA_BUCKSHIF1
#define PMIC_RG_BUCK_PA_BUCKSHIFT \
	MT6359_BUCK_VS2_CON0_CLR
#define PMIC_RG_BUCK_VS2_CPA_BUCKSHIFT                      0xFFFF
#define PMIC_RG_BUCK_PA_BUCKS_SET_SHIFT                     0
#define PMIC_PA_BUCKS_SEF
#define PMIC_RG_BUCK_PA_BUCKS_SET \
	MT6359_BUCK_VS2_CON0_CLR
#define PMIC_RG_BUCK_VS2_CPA_BUCKSMASK                      0xFFFF
#define PMIC_RG_BUCK_PA_R_LEN_SHIFT                         0
#define PMIC_PA_BUCx1
#define PMIC_RG_BUCK_PA_R_LEN_        \
	MT6359_BUCK_VS1_ELR03efine PMIC_RG_BUCK_VS2_CPA_SEL_MASK                         0x7F
#define PMICUCK_VS2_CPA_              0x7F
#define PMIC_RPMIC_RG_BUCK_VS1_HPA_BOP_MODE_SHIFT             PA_            MT6359_BUCK_VS1_VOTER_CFG
#define PMIC_RG_BUCK_VS1PA_            ASK                   0x1
#define PMIC_RG_BUCK_PA_       _EN_SHIFT                    8
#define PMIC_PA_BOP_MODE_SHIFT             PA_             \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VSPA_          ASK                     0x1
#define PMIC_RG_BUCK_PA_      _FEN_SHIFT                    7
#define PMIC_PA_BOP_MODE_SHIFT             PA_              \
	MT6359_BUCK_VS1_CFG0
#define PMIC_RG_BUCK_VS1PA_            SK                   0x7F
#define PMIC_RG_BUCK_PA_       _EN_SHIFT                    8
#define PMIC_PA_BOP_MODE_SHIFT             PA_             \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VSPA_          ASK                     0x1
#define PMIC_RG_BUCK_VPA_KS_DOWN_M2_DIG_G_SET_SHIFT    3SFG_ 8
#define PMIC_PA_BOP
#define PMIC_RG_BUCK_VSPA_KS_DOWN_M2_DIGMT6359_BUCK_VS2_DSN_DXI
#define PMIC_BG_BUCK_VSPA_KS_DOWN_M2_DIGASK                  x1
#define PMIC_DA_PA_R_LEN_SHIFT                        3SFG_ 8
#define PMIC_PA_VS1_VOSEL_GRAY_ADDR   PA_R_LEN_        \
	MT6359_BUCK_VS1_ELDSN_DXI3efine PMIC_RG_BR   PA_R_LEN_SK                         0x 0xFFFF
#define PMIC_RG_PA_R_LEN__SHIFT                             0
#define PMIC_PA_VS1_VOSEL_GRAY_ADDR   PA_R_LEN_             \
	MT6359_BUCK_VS1_DBG03efine PMIC_RG_BR   PA_R_LEN_     SK                         0x7F
#define PMIC_DA_PA_N_FPI_TRAP_SHIFT                         0
#define PMIC_PA_VS1
#define PMIC_DA_VSPA_N_F           \
	MT6359_BUCK_VS2_COS1_DBG0
#define PMIC_DA_VSPA_N_FASK                                 0x1
#define PMIC_DA_PA_ EN_SHIFT                                0
#define PMIC_PA_VS1
#define PMIC_DA_VSPA_                   \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VSPA_    ASK                                0x1
#define PMIC_DA_PA_KS_D   NSFT                              0
#define PMIC_PA_VS1
#define PMIC_DA_VSPA_KS_D   NSFT        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_DA_VSPA_KS_D   NSFTASK                          x1
#define PMIC_DA_PA_KS_DBWDN_SHIFT                           3
#define PMIC_PA_VS1
#define PMIC_DA_VSPA_KS_DBWD            \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VSPA_KS_DBWDASK                              x1
#define PMIC_DA_PA_KS_DOWN_M_SHIFT                          0
#define PMIC_PA_KS1
#define PMIC_DA_VSPA_KS_D               \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VSPA_KS_D     ASK                            7#define PMIC_DA_VSPA__SSH_SHIFT                               6
#define PMIC_PA_KS1
#define PMIC_DA_VSPA_R                  \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DA_VSPA_R                 ASK                  0x1
#define PMIC_DA_VS1_MPA_BEQ_DISCHARGE_SHIFT                 8
#define PMIC_PA_KS1
#define PMIC_D_DA_VS1_MPA_BEQ_DISCHAR \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VSPA_BEQ_DISCHARASK                    0x1
#define PMIC_RG_BUCK_VPA_BEQ_DIEN_SHIFT                     13
#define PMIC_PA_KS1
#define PMIC_D_DA_VS1_MPA_BEQ_DI       \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BUCK_VSPA_BEQ_DI   ASK                      0x1
#define PMIC_RG_BUCK_VPA_R_LEN_DLC011                        6
#define PMIC_PA_KLC_BUCK_VS2_LP_ADDR           PA_R_LEN_DLC011  \
	MT6359_BUCK_VS1_DBG13efine PMIC_RG_BUCK_VS2_CPA_SEL_MADLC011 K                  0xFFF
#define PMIC_RG_BUCK_PA_SEL_MADLC111                        6
#define PMIC_PA_KLC_BUCK_VS2_LP_ADDR           PA_R_LEN_DLC111  \
	MT6359_BUCK_VS1_DBG13efine PMIC_RG_BUCK_VS2_CPA_SEL_MADLC111 K                  0xFx1
#define PMIC_DA_VS1_MPA_SEL_MADLC001                        6
#define PMIC_PA_KLC_BUCx1
#define PMIC_RG_BUCK_PA_R_LEN_DLC001  \
	MT6359_BUCK_VS1_DBG13efine PMIC_RG_BUCK_VS2_CPA_SEL_MADLC001 K                  0xFx1
#define PMIC_DA_VS1_MPA_      _MEN_SHIFT                   13
#define PMIC_PA_KLC_BUC1
#define PMIC_RG_BUCK_VPA_      _MEN_ \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BUCK_VSPA_      _MEN_                    0xFFFF
#define PMIC_RG_BUCK_PA_    _SHIFT                          0
#define PMIC_PA_KLC_BUC1
#define PMIC_RG_BUCK_VPA_              \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RG_BUCK_PA_    ASK                      0  0xFx1
#define PMICA_VSPA_K   _SHIFT                               0
#define PMIC_PA_KLC_BUC1
#define PMIC_A_VSPA_K                  \
	MT6359_BUCK_VS1_DBG17#define PMIC_DA_VSPA_    ASK                      0  0xFFFFFFx1
#define PMIC_RG_BUCK_VPA_MSFG_N_FPI_TRAP_SHIFT               0
#define PMIC_PA_MSFG_BUCK_VS2_LP_ADDR           PA_MSFG_N_F               \
	MT6359_BUFG
#define PMIC_RG_BUCK_VSPA_MSFG_N_FASK                      0 K_VS2_LP_ADDR           PA_MSFG_RDELTA2GOFPI_TRAP_SHIFT        0
#define PMIC_PA_MSFG_BUC
#define PMIC_RG_BUCK_VSPA_MSFG_RDELTA2GOF               \
	MTG13efine PMIC_RG_BUCK_VS2_CPA_MSFG_RDELTA2GOFASK                 K_VS2_LP_ADDR           PA_MSFG_FDELTA2GOFPI_TRAP_SHIFT        0
#define PMIC_PA_MSFG_BUC
#define PMIC_RG_BUCK_VSPA_MSFG_FDELTA2GOF               \
	MTG13efine PMIC_RG_BUCK_VS2_CPA_MSFG_FDELTA2GOFASK                 x1
#define PMIC_DA_VS1_MPA_MSFG_R    0SHIFT                    7
#define PMIC_PA_MSFG_R    01
#define PMIC_DA_VS1_MPA_MSFG_R    0S  \
	MT6359_BUCK_VS1_CFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_R    0SASK                   0x1
#define PMIC_RG_BUCK_PA_MSFG_R    1                         7
#define PMIC_PA_MSFG_R    01
#define PMIC_DA_VS1_MPA_MSFG_R    1  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_R    1 K                  0xF x1
#define PMIC_DA_VS1_MPA_MSFG_R    2                         7
#define PMIC_PA_MSFG_R    
#define PMIC_RG_BUCK_VSPA_MSFG_R    2  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_R    2SASK                   0x1
#define PMIC_RG_BUCK_PA_MSFG_R    3                         7
#define PMIC_PA_MSFG_R    
#define PMIC_RG_BUCK_VSPA_MSFG_R    3  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_R    3 K                  0xF x1
#define PMIC_DA_VS1_MPA_MSFG_R    4                         7
#define PMIC_PA_MSFG_R    1
#define PMIC_RG_BUCK_VPA_MSFG_R    4  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_R    4SASK                   0x1
#define PMIC_RG_BUCK_PA_MSFG_R    5                         7
#define PMIC_PA_MSFG_R    1
#define PMIC_RG_BUCK_VPA_MSFG_R    5  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_R    5 K                  0xF x1
#define PMIC_DA_VS1_MPA_MSFG_RTHD0SHIFT                     7
#define PMIC_PA_MSFG_RTHD01
#define PMIC_DA_VS1_MPA_MSFG_RTHD0S \
	MT6359_BUCK_VS1_OP_CFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_RTHD0S                    0xFFFF
#define PMIC_RG_BUCK_PA_MSFG_RTHD1                          7
#define PMIC_PA_MSFG_RTHD01
#define PMIC_DA_VS1_MPA_MSFG_RTHD1  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_RTHD1 K                  0xF  x1
#define PMIC_DA_VS1_MPA_MSFG_RTHD2                          7
#define PMIC_PA_MSFG_RTHD
#define PMIC_RG_BUCK_VSPA_MSFG_RTHD2  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_RTHD2SASK                   0FFF
#define PMIC_RG_BUCK_PA_MSFG_RTHD3                          7
#define PMIC_PA_MSFG_RTHD
#define PMIC_RG_BUCK_VSPA_MSFG_RTHD3  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_RTHD3 K                  0xF  x1
#define PMIC_DA_VS1_MPA_MSFG_RTHD4                          7
#define PMIC_PA_MSFG_RTHD1
#define PMIC_RG_BUCK_VPA_MSFG_RTHD4  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_RTHD4SASK                   0 K_VS2_LP_ADDR           PA_MSFG_F    0SHIFT                    7
#define PMIC_PA_MSFG_F    01
#define PMIC_DA_VS1_MPA_MSFG_F    0S  \
	MT6359_BUCK_VS1_CFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_F    0SASK                   0x1
#define PMIC_RG_BUCK_PA_MSFG_F    1                         7
#define PMIC_PA_MSFG_F    01
#define PMIC_DA_VS1_MPA_MSFG_F    1  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_F    1 K                  0xF x1
#define PMIC_DA_VS1_MPA_MSFG_F    2                         7
#define PMIC_PA_MSFG_F    
#define PMIC_RG_BUCK_VSPA_MSFG_F    2  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_F    2SASK                   0x1
#define PMIC_RG_BUCK_PA_MSFG_F    3                         7
#define PMIC_PA_MSFG_F    
#define PMIC_RG_BUCK_VSPA_MSFG_F    3  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_F    3 K                  0xF x1
#define PMIC_DA_VS1_MPA_MSFG_F    4                         7
#define PMIC_PA_MSFG_F    1
#define PMIC_RG_BUCK_VPA_MSFG_F    4  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_F    4SASK                   0x1
#define PMIC_RG_BUCK_PA_MSFG_F    5                         7
#define PMIC_PA_MSFG_F    1
#define PMIC_RG_BUCK_VPA_MSFG_F    5  \
	MT6359_BUCK_VS1_DBFG03efine PMIC_RG_BUCK_VS2_CPA_MSFG_F    5 K                  0xF x1
#define PMIC_DA_VS1_MPA_MSFG_FTHD0SHIFT                     7
#define PMIC_PA_MSFG_FTHD01
#define PMIC_DA_VS1_MPA_MSFG_FTHD0S \
	MT6359_BUCK_VS1_OP_CFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_FTHD0S                    0xFFFF
#define PMIC_RG_BUCK_PA_MSFG_FTHD1                          7
#define PMIC_PA_MSFG_FTHD01
#define PMIC_DA_VS1_MPA_MSFG_FTHD1  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_FTHD1 K                  0xF  x1
#define PMIC_DA_VS1_MPA_MSFG_FTHD2                          7
#define PMIC_PA_MSFG_FTHD
#define PMIC_RG_BUCK_VSPA_MSFG_FTHD2  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_FTHD2SASK                   0FFF
#define PMIC_RG_BUCK_PA_MSFG_FTHD3                          7
#define PMIC_PA_MSFG_FTHD
#define PMIC_RG_BUCK_VSPA_MSFG_FTHD3  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_FTHD3 K                  0xF  x1
#define PMIC_DA_VS1_MPA_MSFG_FTHD4                          7
#define PMIC_PA_MSFG_FTHD1
#define PMIC_RG_BUCK_VPA_MSFG_FTHD4  \
	MT6359_BUCK_VS1_DBFCFG3efine PMIC_RG_BUCK_VS2_CPA_MSFG_FTHD4SASK                   0 K_VS2_LP_ADDR  _VS2_ANA0_VS1_VOSEL_SHIFT                       7
#define PMICANA0_K_VS2_DIG_ID_ADDR        ANA0_VS1_VOS      \
	MT6359_BUCK_VS2_DSN_DBI
#define PMIC_BUCK_VSANA0_VS1_VOSASK                          0x3
#define PMIC_BUCKANA0_KANA_ID_SHIFT                         7
#define PMICANA0_K_VS2_DIG_ID_ADDR        ANA0_               \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_BUCK_VSANA0_       SK                           0FF
#define PMIC_BUCKANA0_VS1__MAJOR_REV_SHIFT                  7
#define PMICANA0_K_VS2_DIG_MAJOR_REV_ADDR   ANA0_VS1__MAJOR_REV6359_BUCK_VS1_OP_MODE_CLR
G_MAJOR_REV_ADDR   ANA0_VS1__MAJOR_REVSK                   0x7F
#define PMIC_RG_BANA0_VS1__MINOR_REV_SHIFT                  7
#define PMICANA0_K_VS2_DIG_MAJOR_REV_ADDR   ANA0_VS1__        \
	MT6359_BUCK_VS2_DSN_RLR
G_MAJOR_REV_ADDR   ANA0_VS1__        \ASK                    x1
#define PMIC_BUCKANA0_    _MAJOR_REV_SHIFT                  7
#define PMICANA0_K_VS2_DIG_MAJOR_REV_ADDR   ANA0_             \
	MT6359_BUCK_VS2_DSN_RLR
G_MAJOR_REV_ADDR   ANA0_             \ASK                    FF
#define PMIC_BUCKANA0_     MINOR_REV_SHIFT                  7
#define PMICANA0_K_VS2_DIG_MAJOR_REV_ADDR   ANA0_             \
	MT6359_BUCK_VS2_DSN_RLR
G_MAJOR_REV_ADDR   ANA0_             \ASK                    xF
#define PMIC_BUCK_ANA0_K_VSMAJOR_REV_SHIFT                   7
#define PMICANA0_K_VS2_DSN_ESP_ADDR        ANA0_K_VSMAJO        \
	MT6359_BUCK_VS1_DBG03SN_ESP_ADDR        ANA0_K_VSMAJOSK                         0x7F
#define PMIC_RG_BANA0_K_VS_CBS_SHIFT                        7
#define PMICANA0_K_VS2_DSN_ESP_ADDR        ANA0_K_VS          \
	MT6359_BUCK_VS2_DSN_G03SN_ESP_ADDR        ANA0_K_VS    ASK                          F
#define PMIC_BUCK_ANA0_K_VS_BIX_SHIFT                        7
#define PMICANA0_K_VS2_DSN_ESP_ADDR        ANA0_K_VS          \
	MT6359_BUCK_VS2_DSN_BI
#define PMIC_BUCK_VSANA0_ _VS    SK                          0FF
#define PMIC_BUCKANA0_ _VS_ESP_SHIFT                        7
#define PMICANA0_K_VS_ESF
#define PMIC_BUCKANA0_ _VS_ESP      \
	MT6359_BUCK_VS2_DSN_BI
#define PMIC_BUCK_VSANA0_ _VS_ESP_K                         0x7F
#define PMICUCKSMPS_TESTSCHARN_SHIFT                        7
#defineSMPS_VS1_BUCK_VS2_LP_ADDR     SMPS_TESTSCHARN_      \
	MT6359_BUCK_VS2_DSNFG3efine PMIC_RG_BUCKSMPS_TESTSCHARN__K                         0K_VS2_LP_ADDR     AUTOK_RSFT                                   7
#defineSMPS_VS1_BUCK_VS2_LP_ADDR     AUTOK_RSFT        \
	MT6359_BUCK_VS1_ELDSN_DXI
#define PMIC_RG_BAUTOK_RSFTASK                      0  0xFFFFx1
#define PMIC_BUSMPS_DISAUTOK__SHIFT                         7
#defineSMPS_VS1_BUCK_VS2_LP_ADDR     SMPS_DISAUTOK_        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BSMPS_DISAUTOK_ASK                      0  0xx1
#define PMIC_RGVGPU11_NDIS_N_FPI_TRAP_SHIFT                 7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_NDIS_N_F        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VGPU11_NDIS_N_F_K                         0x7F
#define PMICUCKVGPU11_PWM_RSFRAM_MEN_SHIFT                  7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_PWM_RSFRAM_MEN_	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU11_PWM_RSFRAM_MEN_ASK                  0x#define PMIC_RG_BVGPU11_SLEEP_TIMARGE_SHIFT                   7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VGPU11_SLEEP_TIMAR_K                        1
#define PMIC_RG_VGPU11_OOP_L_MADIJOR_REV_SHIFT               7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_OOP_L_MADIJO   \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPU11_OOP_L_MADIJO_K                       1
#define PMIC_RG_VGPU11_TBADIJOR_REV_SHIFT                    7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_TBADIJO        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVGPU11_TBADIJOASK                      0  0x1
#define PMIC_RG_VGPU11_TBAPFM_OFFRGE_SHIFT                   7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_TBAPFM_OFFR    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPU11_TBAPFM_OFFRASK                      0x1
#define PMIC_BUVGPU11_DUMMY_OOAD_N_FPI_TRAP_SHIFT           7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_DUMMY_OOAD_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU11_DUMMY_OOAD_N_FASK                   0x1
#define PMIC_RGVGPU11_TBAVREFLEN_SHIFT                      7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_TBAVREFLEN_    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VGPU11_TBAVREFLEN_ASK                      0x1
#define PMIC_DAVGPU11_TOVS XTEND_N_FPI_TRAP_SHIFT           7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_TOVS XTEND_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU11_TOVS XTEND_N_FASK                    xK_VS2_LP_ADDR     VGPU11_URT_N_FPI_TRAP_SHIFT                  7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_URT_N_F        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVGPU11_URT_N_FASK                      0  0xx1
#define PMIC_RG_VGPU11_OV_OP_EN_SHIFT                        7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_OV_OP_E        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVGPU11_OV_OP_EASK                      0  0xx1
#define PMIC_RG_VGPU11_OV_OVREFLEN_SHIFT                     7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_OV_OVREFLEN_    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVGPU11_OV_OVREFLEN_ASK                      x1
#define PMIC_RG_VGPU11_RAM_MA  _SHIFT                        7
#defineVGPUVCORE_VS1_BUCK_VS2_LP_ADDR     VGPU11_RAM_MA          \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VGPU11_RAM_MA  ASK                      0  0x1
#define PMIC_RG_VGPU11_OCEN_SHIFT                            7
#defineVGPUVCORE_VS1_BUC
#define PMIC_RG_BVGPU11_OC             \
	MT6359_BUCK_VS2_COBG1x1
#define PMIC_RGVGPU11_OC  ASK                      0  0xFFFK_VS2_LP_ADDR     VGPU11_OCPDN_SHIFT                           3
#defineVGPUVCORE_VS1_BUC
#define PMIC_RG_BVGPU11_OC              \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVGPU11_OC_FASK                              1
#define PMIC_RG_VGPU11_FUGO_M_SHIFT                          0
#defineVGPUVCORE_VS1_BUC
#define PMIC_RG_BVGPU11_FUGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVGPU11_FUGO_MASK                            x1
#define PMIC_BUVGPU11_FLGO_M_SHIFT                          0
#defineVGPUVCORE_VS1_BUC
#define PMIC_RG_BVGPU11_FLGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVGPU11_FLGO_MASK                            x1
#define PMIC_RGVGPU11_PFM_PEAK__SHIFT                       0
#defineVGPUVCORE_VS1_BUC
#define PMIC_RG_BVGPU11_PFM_PEAK_      \
	MT6359_BUCK_VS2_DSNFGefine PMIC_RG_BUCKVGPU11_PFM_PEAK_ASK                         x1
#define PMIC_DAVGPU11_ \
	MTPFM_PEAK__SHIFT                 0
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_ \
	MTPFM_PEAK_T6359_BUCK_VS1_VOTER_CLR

#define PMIC_RG_VGPU11_ \
	MTPFM_PEAK_K                  0xFFF
#define PMIC_RGVGPU11_VDIFFRGROUNDLEN_SHIFT                 0
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_VDIFFRGROUNDLEN_MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BG_BVGPU11_VDIFFRGROUNDLEN_K                  0x1
#define PMIC_RG_VGPU11_UG_SET_SHIFT                          0
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_UG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VGPU11_UG_SETASK                           0x1
#define PMICG_BVGPU11_OG_SET_SHIFT                          0
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_LG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VGPU11_LG_SETASK                           0x1
#define PMIC_RGVGPU11_FCCMN_SHIFT                           0
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_FCCMN           \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BVGPU11_FCCMNASK                             x1
#define PMIC_RGVGPU11_RETENTIOVS N_SHIFT                   13
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVGPU11_RETENTIOVS N_ASK                    0xK_VS2_LP_ADDR     VGPU11_NONAUDIBLE_N_FPI_TRAP_SHIFT           7
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU11_NONAUDIBLE_N_FASK                    x
#define PMIC_RG_BVGPU11_RSVVS_DOWN_SHIFT                      7
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_RSVVS           \
	MT6359_BUCK_VS2_CON0define PMIC_RG_BUCKVGPU11_RSVVSASK                            0x1
#define PMIC_RGVGPU11_RSVN_SHIFT                        3SF 7
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_RSVN_        \
	MT6359_BUCK_VS1_ELDSNN0define PMIC_RG_BUCKVGPU11_RSVN_SK                         0x 0xx1
#define PMIC_DSGVGPU11_OC_STATUJOR_REV_SHIFT                7
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RGSGVGPU11_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_SGVGPU11_OC_STATUJO                      0xFFFF
#define PMIC_RSGVGPU11_     O_M_SHIFT                       7
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RGSGVGPU11_     O_M      \
	MT6359_BUCK_VS2_DSNFG
#define PMIC_RG_SGVGPU11_     O_MSK                         0
#define PMIC_RG_BVGPU11_DIG O_MSEN_SHIFT                      7
#defineVGPUVCORE_VS1_BUC1
#define PMIC_RG_VGPU11_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ENx1
#define PMIC_RGVGPU11_DIG O_MSEN__K                        1
#define PMIC_RG_VGPU11_VBAT_LOWADIJOR_REV_SHIFT              7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_VBAT_LOWADIJO \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVGPU11_VBAT_LOWADIJOASK                   0FFF
#define PMIC_RGVGPU11_VBAT_HIADIJOR_REV_SHIFT               7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_VBAT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVGPU11_VBAT_HIADIJOASK                      x#define PMIC_RG_BVGPU11_VOUT_HIADIJOR_REV_SHIFT               7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_VOUT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVGPU11_VOUT_HIADIJOASK                      1
#define PMIC_RG_VGPU11_RCN_SHIFT                             7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_RCN_            \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVGPU11_RCN_ASK                              1
#define PMIC_RG_VGPU11_VDIFFROFFRGE_SHIFT                    7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_VDIFFROFFR               \
	MT6359_BUFG
#define PMIC_RG_BVGPU11_VDIFFROFFRASK                        x1
#define PMIC_BUVGPU11_VDIFFC _MEN_SHIFT                     7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_VDIFFC _MEN_ \
	MT6359_BUCK_VS1_OP_CUFG
#define PMIC_RG_BVGPU11_VDIFFC _MEN_                    0xFF0x1
#define PMIC_RGVGPU11_DACOVREF_1P1VMEN_SHIFT                7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_DACOVREF_1P1VMEN_               \
	MTG1
#define PMIC_RG_BVGPU11_DACOVREF_1P1VMEN_ASK                 x1
#define PMIC_DAVGPU11_DACOVREF_1P2VMEN_SHIFT                7
#defineVGPUVCORE_VS1_BUCx1
#define PMICG_BVGPU11_DACOVREF_1P2VMEN_               \
	MTG1
#define PMIC_RG_BVGPU11_DACOVREF_1P2VMEN_ASK                 x1
#define PMIC_RGVGPU12_NDIS_N_FPI_TRAP_SHIFT                 7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_NDIS_N_F        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VGPU12_NDIS_N_F_K                         0x7F
#define PMICUCKVGPU12_PWM_RSFRAM_MEN_SHIFT                  7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_PWM_RSFRAM_MEN_	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU12_PWM_RSFRAM_MEN_ASK                  0x#define PMIC_RG_BVGPU12_SLEEP_TIMARGE_SHIFT                   7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VGPU12_SLEEP_TIMAR_K                        1
#define PMIC_RG_VGPU12_OOP_L_MADIJOR_REV_SHIFT               7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_OOP_L_MADIJO   \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPU12_OOP_L_MADIJO_K                       1
#define PMIC_RG_VGPU12_TBADIJOR_REV_SHIFT                    7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_TBADIJO        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVGPU12_TBADIJOASK                      0  0x1
#define PMIC_RG_VGPU12_TBAPFM_OFFRGE_SHIFT                   7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_TBAPFM_OFFR    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPU12_TBAPFM_OFFRASK                      0x1
#define PMIC_BUVGPU12_TBAVREFLEN_SHIFT                      7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_TBAVREFLEN_    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VGPU12_TBAVREFLEN_ASK                      0x1
#define PMIC_DAVGPU12_TOVS XTEND_N_FPI_TRAP_SHIFT           7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_TOVS XTEND_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU12_TOVS XTEND_N_FASK                    xK_VS2_LP_ADDR     VGPU12_URT_N_FPI_TRAP_SHIFT                  7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_URT_N_F        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVGPU12_URT_N_FASK                      0  0xx1
#define PMIC_RG_VGPU12_DUMMY_OOAD_N_FPI_TRAP_SHIFT           7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_DUMMY_OOAD_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU12_DUMMY_OOAD_N_FASK                    xF
#define PMIC_G_BVGPU12_OV_OP_EN_SHIFT                        7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_OV_OP_E        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVGPU12_OV_OP_EASK                      0  0xx1
#define PMIC_RG_VGPU12_OV_OVREFLEN_SHIFT                     7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_OV_OVREFLEN_    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVGPU12_OV_OVREFLEN_ASK                      x1
#define PMIC_RG_VGPU12_RAM_MA  _SHIFT                        7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_BUVGPU12_RAM_MA          \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VGPU12_RAM_MA  ASK                      0  0x1
#define PMIC_RG_VGPU12_OCEN_SHIFT                            7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_OC             \
	MT6359_BUCK_VS2_COBG1x1
#define PMIC_RGVGPU12_OC  ASK                      0  0xFFFK_VS2_LP_ADDR     VGPU12_OCPDN_SHIFT                           3
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_OC              \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVGPU12_OC_FASK                              1
#define PMIC_RG_VGPU12_PFM_PEAK__SHIFT                       0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_PFM_PEAK_      \
	MT6359_BUCK_VS2_DSNFGefine PMIC_RG_BUCKVGPU12_PFM_PEAK_ASK                         x1
#define PMIC_DAVGPU12_ \
	MTPFM_PEAK__SHIFT                 0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_ \
	MTPFM_PEAK_T6359_BUCK_VS1_VOTER_CLR

#define PMIC_RG_VGPU12_ \
	MTPFM_PEAK_ASK                  0xF
#define PMIC_G_BVGPU12_FLGO_M_SHIFT                          0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_DAVGPU12_FLGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVGPU12_FLGO_MASK                            K_VS2_LP_ADDR     VGPU12_FUGO_M_SHIFT                          0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_DAVGPU12_FUGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVGPU12_FUGO_MASK                            
#define PMIC_DG_BVGPU12_VDIFFRGROUNDLEN_SHIFT                 0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_DAVGPU12_VDIFFRGROUNDLEN_MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BG_BVGPU12_VDIFFRGROUNDLEN_ASK                  F
#define PMIC_G_BVGPU12_UG_SET_SHIFT                          0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_DAVGPU12_UG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VGPU12_UG_SETASK                           01
#define PMIC_RG_VGPU12_OG_SET_SHIFT                          0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_DAVGPU12_LG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VGPU12_LG_SETASK                           01
#define PMIC_RG_VGPU12_FCCMN_SHIFT                           0
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_DAVGPU12_FCCMN           \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BVGPU12_FCCMNASK                             x1
#define PMIC_RGVGPU12_RSVVS_DOWN_SHIFT                      7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_DAVGPU12_RSVVS           \
	MT6359_BUCK_VS2_CON0define PMIC_RG_BUCKVGPU12_RSVVSASK                            0x1
#define PMIC_DAVGPU12_RSVN_SHIFT                        3SF 7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_RSVN_        \
	MT6359_BUCK_VS1_ELDSNN0define PMIC_RG_BUCKVGPU12_RSVN_SK                         0x 0xK_VS2_LP_ADDR     VGPU12_NONAUDIBLE_N_FPI_TRAP_SHIFT           7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPU12_NONAUDIBLE_N_FK                  0xF x1
#define PMIC_DAVGPU12_RETENTIOVS N_SHIFT                   13
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVGPU12_RETENTIOVS N_ASK                    0x1
#define PMIC_RSGVGPU12_OC_STATUJOR_REV_SHIFT                7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RSGVGPU12_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_SGVGPU12_OC_STATUJO                      0xFFxK_VS2_LP_ADDR    SGVGPU12_     O_M_SHIFT                       7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RSGVGPU12_     O_M      \
	MT6359_BUCK_VS2_DSNFG
#define PMIC_RG_SGVGPU12_     O_MSK                         0

#define PMIC_RG_BVGPU12_DIG O_MSEN_SHIFT                      7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGVGPU12_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ENx1
#define PMIC_RGVGPU12_DIG O_MSEN__K                        xF
#define PMIC_G_BVGPU12_RCN_SHIFT                             7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_RCN_            \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVGPU12_RCN_ASK                              K_VS2_LP_ADDR     VGPU12_VBAT_HIADIJOR_REV_SHIFT               7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_VBAT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVGPU12_VBAT_HIADIJOASK                      1
#define PMIC_RG_VGPU12_VBAT_LOWADIJOR_REV_SHIFT              7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_VBAT_LOWADIJO \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVGPU12_VBAT_LOWADIJOASK                   0F1
#define PMIC_RG_VGPU12_VOUT_HIADIJOR_REV_SHIFT               7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_VOUT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVGPU12_VOUT_HIADIJOASK                      1
#define PMIC_RG_VGPU12_VDIFFROFFRGE_SHIFT                    7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_VDIFFROFFR               \
	MT6359_BUFG
#define PMIC_RG_BVGPU12_VDIFFROFFRASK                        x1
#define PMIC_BUVGPU12_VDIFFC _MEN_SHIFT                     7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_VDIFFC _MEN_ \
	MT6359_BUCK_VS1_OP_CUFG
#define PMIC_RG_BVGPU12_VDIFFC _MEN_                    0xFF0x1
#define PMIC_RGVGPU12_DACOVREF_1P1VMEN_SHIFT                7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_DACOVREF_1P1VMEN_               \
	MTG1
#define PMIC_RG_BVGPU12_DACOVREF_1P1VMEN_ASK                 x1
#define PMIC_DAVGPU12_DACOVREF_1P2VMEN_SHIFT                7
#defineVGPUVCORE_VS1_BUCxK_VS2_LP_ADDR     VGPU12_DACOVREF_1P2VMEN_               \
	MTG1
#define PMIC_RG_BVGPU12_DACOVREF_1P2VMEN_ASK                 x1
#define PMIC_RGVCORE_TBADIJOR_REV_SHIFT                     7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_TBADIJO          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVCORE_TBADIJOASK                            K_VS2_LP_ADDR     VCORE_NDIS_N_FPI_TRAP_SHIFT                  7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_NDIS_N_F        \
	MT6359_BUCK_VS1_DBBG1
#define PMIC_DG_BVCORE_NDIS_N_F_K                         0x 
#define PMIC_DG_BVCORE_OOP_L_MADIJOR_REV_SHIFT                7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_OOP_L_MADIJO   \
	MT6359_BUCK_VS1_OP_BG1
#define PMIC_DG_BVCORE_OOP_L_MADIJO_K                        F
#define PMIC_G_BVCORE_PWM_RSFRAM_MEN_SHIFT                   7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_PWM_RSFRAM_MEN_	MT6359_BUCK_VS1_OP_MOBG1
#define PMIC_DG_BVCORE_PWM_RSFRAM_MEN_ASK                  0 1
#define PMIC_RG_VCORE_SLEEP_TIMARGE_SHIFT                    7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_BG11
#define PMIC_RG_VCORE_SLEEP_TIMAR_K                         1
#define PMIC_RG_VCORE_TBAVREFLEN_SHIFT                       7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_TBAVREFLEN_    \
	MT6359_BUCK_VS1_OP_BG11
#define PMIC_RG_VCORE_TBAVREFLEN_ASK                      0 x1
#define PMIC_BUVCORE_TBAPFM_OFFRGE_SHIFT                    7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_TBAPFM_OFFR    \
	MT6359_BUCK_VS1_OP_BG1
#define PMIC_DG_BVCORE_TBAPFM_OFFRASK                      0 x1
#define PMIC_DAVCORE_TOVS XTEND_N_FPI_TRAP_SHIFT            7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_TOVS XTEND_N_F
	MT6359_BUCK_VS1_OP_MOBG1
#define PMIC_DG_BVCORE_TOVS XTEND_N_FASK                     x1
#define PMIC_RGVCORE_URT_N_FPI_TRAP_SHIFT                   7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_URT_N_F        \
	MT6359_BUCK_VS2_DSNBG1
#define PMIC_DG_BVCORE_URT_N_FASK                      0  0x xK_VS2_LP_ADDR     VCORE_DUMMY_OOAD_N_FPI_TRAP_SHIFT            7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_DUMMY_OOAD_N_F
	MT6359_BUCK_VS1_OP_MOBG1
#define PMIC_DG_BVCORE_DUMMY_OOAD_N_FASK                    0

#define PMIC_RG_BVCORE_OV_OP_EN_SHIFT                         7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_OV_OP_E        \
	MT6359_BUCK_VS2_DSNBG1
#define PMIC_DG_BVCORE_OV_OP_EASK                      0  0x xF
#define PMIC_G_BVCORE_OV_OVREFLEN_SHIFT                      7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_OV_OVREFLEN_    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVCORE_OV_OVREFLEN__K                        x1
#define PMIC_RG_VCORE_RAM_MA  _SHIFT                         7
#defineVGPUVCORE_VS1_BUCx
#define PMIC_RG_BVCORE_RAM_MA          \
	MT6359_BUCK_VS1_DB_EN
#define PMIC_RG_BVCORE_RAM_MA  ASK                      0  0 x1
#define PMIC_RG_VCORE_OCEN_SHIFT                             7
#defineVGPUVCORE_VS1_BUCxF
#define PMIC_G_BVCORE_OC             \
	MT6359_BUCK_VS2_COBBG1x1
#define PMIC_RGVCORE_OC  ASK                      0  0xFFFFK_VS2_LP_ADDR     VCORE_OCPDN_SHIFT                            7
#defineVGPUVCORE_VS1_BUCxF
#define PMIC_G_BVCORE_OC_F           \
	MT6359_BUCK_VS2_COS1G1x1
#define PMIC_RGVCORE_OC_FASK                               1
#define PMIC_RG_VCORE_FUGO_M_SHIFT                           7
#defineVGPUVCORE_VS1_BUCxF
#define PMIC_G_BVCORE_FUGO_M          \
	MT6359_BUCK_VS1_DB_EN
#define PMIC_RG_BVCORE_FUGO_MASK                             x1
#define PMIC_BUVCORE_FLGO_M_SHIFT                           7
#defineVGPUVCORE_VS1_BUCxF
#define PMIC_G_BVCORE_FLGO_M          \
	MT6359_BUCK_VS1_DB_EN
#define PMIC_RG_BVCORE_FLGO_MASK                            0x1
#define PMIC_RGVCORE_PFM_PEAK__SHIFT                        7
#defineVGPUVCORE_VS1_BUCxF
#define PMIC_G_BVCORE_PFM_PEAK_      \
	MT6359_BUCK_VS2_DSNCLR

#define PMIC_RG_VCORE_PFM_PEAK_SK                          0FF
#define PMICRG_VCORE_S\
	MTPFM_PEAK__SHIFT                  7
#defineVGPUVCORE_VS1_BUCxF
#define PMIC_G_BVCORE_ \
	MTPFM_PEAK_T6359_BUCK_VS1_VOTER_CCLR

#define PMIC_RG_VCORE_ \
	MTPFM_PEAK_ASK                  0 xF
#define PMIC_G_BVCORE_UG_SET_SHIFT                           7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_UG_SET          \
	MT6359_BUCK_VS1_DBBG11
#define PMIC_RG_VCORE_UG_SETASK                           0FK_VS2_LP_ADDR     VCORE_OG_SET_SHIFT                           7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_LG_SET          \
	MT6359_BUCK_VS1_DBBG11
#define PMIC_RG_VCORE_LG_SETASK                           0 F
#define PMIC_G_BVCORE_VDIFFRGROUNDLEN_SHIFT                  7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_VDIFFRGROUNDLEN_MT6359_BUCK_VS2_DSN_D_EN
#define PMIC_RG_BVCORE_VDIFFRGROUNDLEN_ASK                   1
#define PMIC_RG_VCORE_FCCMN_SHIFT                            7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_FCCMN           \
	MT6359_BUCK_VS2_CO_EN
#define PMIC_RG_BVCORE_FCCMNASK                              1
#define PMIC_RG_VCORE_NONAUDIBLE_N_FPI_TRAP_SHIFT            7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MOBG1
#define PMIC_DG_BVCORE_NONAUDIBLE_N_FK                  0xF  x1
#define PMIC_BUVCORE_RETENTIOVS N_SHIFT                     7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_C_EN
#define PMIC_RG_BVCORE_RETENTIOVS N_ASK                    00x1
#define PMIC_RGVCORE_RSVVS_DOWN_SHIFT                       7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_RSVVS           \
	MT6359_BUCK_VS2_CONN0define PMIC_RG_BUCKVCORE_RSVVSASK                              FF
#define PMICRG_VCORE_RSVN_SHIFT                        3SF  7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_RSVN_        \
	MT6359_BUCK_VS1_ELDSNNN0define PMIC_RG_BUCKVCORE_RSVN_SK                         0x 0xFFF
#define PMIC_RSGVCORE_OC_STATUJOR_REV_SHIFT                 7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGSGVCORE_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_BG1
#define PMIC_DG_SGVCORE_OC_STATUJOASK                      0 x1
#define PMIC_DSGVCORE_     O_M_SHIFT                        7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RGSGVCORE_     O_M      \
	MT6359_BUCK_VS2_DSNBG1
#define PMIC_DG_SGVCORE_     O_MSK                         0 x1
#define PMIC_RGVCORE_DIG O_MSEN_SHIFT                       7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_1G1x1
#define PMIC_RGVCORE_DIG O_MSEN__K                         xK_VS2_LP_ADDR     VGPUVCORE_TMDN_SHIFT                         7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VGPUVCORE_TMDN_        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VGPUVCORE_TMDN_ASK                      0  0x1
#define PMIC_RG_VCORE_RCN_SHIFT                              7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_RCN_           \
	MT6359_BUCK_VS2_COS1G1x1
#define PMIC_RGVCORE_RCN_ASK                              FK_VS2_LP_ADDR     VCORE_VBAT_LOWADIJOR_REV_SHIFT               7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_VBAT_LOWADIJO \
	MT6359_BUCK_VS1_OP_C_EN
#define PMIC_RG_BVCORE_VBAT_LOWADIJOASK                   0F 1
#define PMIC_RG_VCORE_VBAT_HIADIJOR_REV_SHIFT                7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_VBAT_HIADIJO    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVCORE_VBAT_HIADIJOASK                       1
#define PMIC_RG_VCORE_VOUT_HIADIJOR_REV_SHIFT                7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_VOUT_HIADIJO    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVCORE_VOUT_HIADIJOASK                       1
#define PMIC_RG_VCORE_VDIFFROFFRGE_SHIFT                     7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_VDIFFROFFR               \
	MT6359_BU_EN
#define PMIC_RG_BVCORE_VDIFFROFFRASK                      0  x1
#define PMIC_BUVCORE_VDIFFC _MEN_SHIFT                      7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_VDIFFC _MEN_ \
	MT6359_BUCK_VS1_OP_CU_EN
#define PMIC_RG_BVCORE_VDIFFC _MEN_                    0xFF00x1
#define PMIC_RGVCORE_DACOVREF_1P1VMEN_SHIFT                 7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_DACOVREF_1P1VMEN_               \
	MTBG1
#define PMIC_DG_BVCORE_DACOVREF_1P1VMEN_ASK                  FF
#define PMICRG_VCORE_DACOVREF_1P2VMEN_SHIFT                 7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VCORE_DACOVREF_1P2VMEN_               \
	MTBG1
#define PMIC_DG_BVCORE_DACOVREF_1P2VMEN_ASK                  x1
#define PMIC_RGVGPUVCORE_DIFFRN_SHIFT                       7
#defineVGPUVCORE_VS1_BUCx1
#define PMIC_RG_VGPUVCORE_DIFFRN_               \
	MT6359_BUFG
#define PMIC_RG_BVGPUVCORE_DIFFRN__K                         xK_VS2_LP_ADDR     VGPUVCORE_SR_VBAT_SHIFT                      7
#defineVGPUVCORE_VS1_BUCxx1
#define PMIC_BUVGPUVCORE_SR_VBAT_    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPUVCORE_SR_VBAT_                      0xFFFF
#define PMIC_RBVGPUVCORE_BUCF   LAT_RSVVS_DOWN_SHIFT        7
#defineVGPUVCORE_VS1_BUCxx1
#define PMIC_BUVGPUVCORE_BUCF   LAT_RSVVS    \
	MT6359_BUCKEN
#define PMIC_RG_BVGPUVCORE_BUCF   LAT_RSVVS                  
#define PMIC_RG_BVGPUVCORE_REBUCF   RSVVS_DOWN_SHIFT          7
#defineVGPUVCORE_VS1_BUCxx1
#define PMIC_BUVGPUVCORE_REBUCF   RSVVS               \
	MTG1
#define PMIC_RG_BVGPUVCORE_REBUCF   RSVVS                    F
#define PMIC_G_BVGPUVCORE_REBUCF   EN_SHIFT                  7
#defineVGPUVCORE_VS1_BUCxx1
#define PMIC_BUVGPUVCORE_REBUCF   EN_	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVGPUVCORE_REBUCF   EN_                      1
#define PMIC_RGS_3PH1BVGPU11_DIGCF  EN_SHIFT                 7
#defineVGPUVCORE_VS1_BUCxx1
#define PMIC_BS_3PH1BVGPU11_DIGCF  EN_               \
	MTBG1
#define PMIC_DG_S_3PH1BVGPU11_DIGCF  EN_K                  0x1
#define PMIC_RGS_3PH2GVCORE_DIGCF  EN_SHIFT                  7
#defineVGPUVCORE_VS1_BUCxx1
#define PMIC_BS_3PH2GVCORE_DIGCF  EN_	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_S_3PH2GVCORE_DIGCF  EN_                      1
#define PMIC_RGS_3PH3GVGPU12_DIGCF  EN_SHIFT                 7
#defineVGPUVCORE_VS1_BUCxx1
#define PMIC_BS_3PH3GVGPU12_DIGCF  EN_               \
	MTBG1
#define PMIC_DG_S_3PH3GVGPU12_DIGCF  EN_                     x1
#define PMIC_BUVPROC1_SR_VBAT_SHIFT                         7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_SR_VBAT_        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VPROC1_SR_VBAT__K                         0x7F
#define PMICUCKVPROC1_NDIS_N_FPI_TRAP_SHIFT                 7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_NDIS_N_F        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VPROC1_NDIS_N_FASK                      0  0x#define PMIC_D   VPROC1_PWM_RSFRAM_MEN_SHIFT                  7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_PWM_RSFRAM_MEN_	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC1_PWM_RSFRAM_MEN_ASK                   F
#define PMIC_G_BVPROC1_SLEEP_TIMARGE_SHIFT                   7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VPROC1_SLEEP_TIMARASK                      01
#define PMIC_RG_VPROC1_OOP_L_MADIJOR_REV_SHIFT               7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_OOP_L_MADIJO   \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVPROC1_OOP_L_MADIJOASK                      1
#define PMIC_RG_VPROC1_RAM_MA  _SHIFT                        7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_RAM_MA          \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VPROC1_RAM_MA  ASK                      0  0x1
#define PMIC_BUVPROC1_TBADIJOR_REV_SHIFT                    7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_TBADIJO        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVPROC1_TBADIJOASK                           x1
#define PMIC_RGVPROC1_TBAPFM_OFFRGE_SHIFT                   7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_TBAPFM_OFFR    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVPROC1_TBAPFM_OFFRASK                      0x1
#define PMIC_DAVPROC1_TBAVREFLEN_SHIFT                      7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_TBAVREFLEN_    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VPROC1_TBAVREFLEN_ASK                      0x1
#define PMIC_RGVPROC1_TOVS XTEND_N_FPI_TRAP_SHIFT           7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_TOVS XTEND_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC1_TOVS XTEND_N_FASK                    x
#define PMIC_RG_BVPROC1_URT_N_FPI_TRAP_SHIFT                  7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_URT_N_F        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVPROC1_URT_N_FASK                      0  0xx1
#define PMIC_RG_VPROC1_DUMMY_OOAD_N_FPI_TRAP_SHIFT           7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_DUMMY_OOAD_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC1_DUMMY_OOAD_N_FASK                    x1
#define PMIC_RG_VPROC1_OV_OP_EN_SHIFT                        7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_OV_OP_E        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVPROC1_OV_OP_EASK                      0  0 x1
#define PMIC_RG_VPROC1_OV_OVREFLEN_SHIFT                     7
#defineVPROC1_VS1_BUCK_VS2_LP_ADDR     VPROC1_OV_OVREFLEN_    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVPROC1_OV_OVREFLEN_ASK                      x1
#define PMIC_RG_VPROC1_OCPDN_SHIFT                           3
#defineVPROC1_VS1_BUC
#define PMIC_RG_BVPROC1_OC              \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVPROC1_OC  ASK                              
#define PMIC_RG_BVPROC1_OCEN_SHIFT                            7
#defineVPROC1_VS1_BUC
#define PMIC_RG_BVPROC1_OC             \
	MT6359_BUCK_VS2_COBG1x1
#define PMIC_RGVPROC1_OC  ASK                              1
#define PMIC_RG_VPROC1_PFM_PEAK__SHIFT                       0
#defineVPROC1_VS1_BUC
#define PMIC_RG_BVPROC1_PFM_PEAK_      \
	MT6359_BUCK_VS2_DSNFGefine PMIC_RG_BUCKVPROC1_PFM_PEAK_ASK                         x1
#define PMIC_RGVPROC1_ \
	MTPFM_PEAK__SHIFT                 0
#defineVPROC1_VS1_BUC
#define PMIC_RG_BVPROC1_ \
	MTPFM_PEAK_T6359_BUCK_VS1_VOTER_CLR

#define PMIC_RG_VPROC1_ \
	MTPFM_PEAK_ASK                  0x
#define PMIC_DG_SGVPROC1_OC_STATUJOR_REV_SHIFT                7
#defineVPROC1_VS1_BUC
#define PMIC_RG_SGVPROC1_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_SGVPROC1_OC_STATUJO_K                        x1
#define PMIC_RGS_VPROC1_D    O_M_SHIFT                       7
#defineVPROC1_VS1_BUC1
#define PMIC_RGS_VPROC1_D    O_M      \
	MT6359_BUCK_VS2_DSNFG
#define PMIC_RG_SGVPROC1_D    O_MASK                         x1
#define PMIC_RGVPROC1_UG_SET_SHIFT                          0
#defineVPROC1_VS1_BUC1
#define PMIC_RGGVPROC1_UG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VPROC1_UG_SETASK                      0  0x xK_VS2_LP_ADDR     VPROC1_OG_SET_SHIFT                          0
#defineVPROC1_VS1_BUC1
#define PMIC_RGGVPROC1_LG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VPROC1_LG_SETASK                      0  0x xF
#define PMIC_G_BVPROC1_TMDN_SHIFT                            0
#defineVPROC1_VS1_BUC1
#define PMIC_RGGVPROC1_TMDN_        \
	MT6359_BUCK_VS1_DB MODE
#define PMIC_RG_BVPROC1_TMDN_ASK                      0  0 0 x1
#define PMIC_RG_VPROC1_FUGO_M_SHIFT                          0
#defineVPROC1_VS1_BUC1
#define PMIC_RGGVPROC1_FUGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVPROC1_FUGO_MASK                      0  0x x1
#define PMIC_RG_VPROC1_FLGO_M_SHIFT                          0
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_FLGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVPROC1_FLGO_MASK                            K_VS2_LP_ADDR     VPROC1_FCCMN_SHIFT                           0
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_FCCMN           \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BVPROC1_FCCMNASK                      0  0 0 x#define PMIC_D   VPROC1_NONAUDIBLE_N_FPI_TRAP_SHIFT           7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC1_NONAUDIBLE_N_FASK                    1
#define PMIC_RGGVPROC1_RETENTIOVS N_SHIFT                   13
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVPROC1_RETENTIOVS N_ASK                     1
#define PMIC_RG_VPROC1_VDIFFRGROUNDLEN_SHIFT                 0
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_VDIFFRGROUNDLEN_MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BG_BVPROC1_VDIFFRGROUNDLEN_K                  0x1
#define PMIC_RGGVPROC1_D   O_MSEN_SHIFT                      7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ENx1
#define PMIC_RGVPROC1_DIG O_MSEN_ASK                       1
#define PMIC_RG_VPROC1_RSVVS_DOWN_SHIFT                      7
#defineVPROC1_VS1_BUC1
#define PMIC_RGGVPROC1_RSVVS           \
	MT6359_BUCK_VS2_CON0define PMIC_RG_BUCKVPROC1_RSVVSASK                           0FK_VS2_LP_ADDR     VPROC1_RSVN_SHIFT                            0
#defineVPROC1_VS1_BUC1
#define PMIC_RGGVPROC1_RSVN_        \
	MT6359_BUCK_VS1_ELDSNN0define PMIC_RG_BUCKVPROC1_RSVN_ASK                            0x1
#define PMIC_DAVPROC1_RCN_SHIFT                             7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_RCN_            \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVPROC1_RCN_ASK                              
#define PMIC_RG_BVPROC1_VDIFFC _MEN_SHIFT                     7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_VDIFFC _MEN_ \
	MT6359_BUCK_VS1_OP_CUFG
#define PMIC_RG_BVPROC1_VDIFFC _MEN__K                       1
#define PMIC_RG_VPROC1_VBAT_HIADIJOR_REV_SHIFT               7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_VBAT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVPROC1_VBAT_HIADIJOASK                      1
#define PMIC_RG_VPROC1_VBAT_LOWADIJOR_REV_SHIFT              7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_VBAT_LOWADIJO \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVPROC1_VBAT_LOWADIJOK                  0xF  x1
#define PMIC_BUVPROC1_VOUT_HIADIJOR_REV_SHIFT               7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_VOUT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVPROC1_VOUT_HIADIJOASK                    00x1
#define PMIC_RGVPROC1_DACOVREF_1P1VMEN_SHIFT                7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_DACOVREF_1P1VMEN_               \
	MTG1
#define PMIC_RG_BVPROC1_DACOVREF_1P1VMEN_ASK                 x1
#define PMIC_DAVPROC1_DACOVREF_1P2VMEN_SHIFT                7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_DACOVREF_1P2VMEN_               \
	MTG1
#define PMIC_RG_BVPROC1_DACOVREF_1P2VMEN_ASK                 x1
#define PMIC_RGVPROC1_VDIFFROFFRGE_SHIFT                    7
#defineVPROC1_VS1_BUC1
#define PMIC_RG_VPROC1_VDIFF_OFFR    \
	MT6359_BUCK_VS1_OP_BG1
#define PMIC_DG_BVPROC1_VDIFF_OFFR_K                         xK_VS2_LP_ADDR  BUCK_VS10_ELR_LN_FPI_TRAP_SHIFT                 7
#defineBUCK_VS10_ELR_NUM_VS2_LP_ADDR  BUCK_VS10_ELR_LN_F      \
	MT6359_BUCK_VS2_DSNCLR
F_VS2_LP_ADDR  BUCK_VS10_ELR_LN_F_K                         0x7F
#define PMICUCKVGPU11_DRIVER_SETTRIMN_SHIFT                 7
#defineSMPS_ELR_7F
#define PMICUCKVGPU11_DRIVER_SETTRIMNT6359_BUCK_VS1_VOTER_CLRx1
#define PMIC_RGVGPU11_DRIVER_SETTRIMN_K                    7F
#define PMICUCKVGPU11_CCOMEN_SHIFT                          7
#defineSMPS_ELR_7F
#define PMICUCKVGPU11_CCOMEN          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VGPU11_CCOMENASK                           01
#define PMIC_RG_VGPU11_RCOMEN_SHIFT                          7
#defineSMPS_ELR_7F
#define PMICUCKVGPU11_RCOMEN          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVGPU11_RCOMENASK                           0x1
#define PMICG_BVGPU11_RAM_MSLEN_SHIFT                       7
#defineSMPS_ELR_7F
#define PMICUCKVGPU11_RAM_MSLEN      \
	MT6359_BUCK_VS2_DSNFGx1
#define PMIC_RGVGPU11_RAM_MSLENASK                         x1
#define PMIC_RGVGPU11_NLIMNTRIMN_SHIFT                      7
#defineSMPS_ELR_7F
#define PMICUCKVGPU11_NLIMNTRIMN    \
	MT6359_BUCK_VS1_OP_BG1efine PMIC_RG_BUCKVGPU11_NLIMNTRIMN_K                         xF
#define PMIC_G_BVGPU12_DRIVER_SETTRIMN_SHIFT                 7
#defineSMPS_ELR_
#define PMIC_RG_BVGPU12_DRIVER_SETTRIMNT6359_BUCK_VS1_VOTER_CLRx1
#define PMIC_RGVGPU12_DRIVER_SETTRIMN_K                    7F
#define PMICUCKVGPU12_CCOMEN_SHIFT                          7
#defineSMPS_ELR_
#define PMIC_RG_BVGPU12_CCOMEN          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VGPU12_CCOMENASK                           01
#define PMIC_RG_VGPU12_RCOMEN_SHIFT                          7
#defineSMPS_ELR_
#define PMIC_RG_BVGPU12_RCOMEN          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVGPU12_RCOMENASK                           0x1
#define PMICG_BVGPU12_RAM_MSLEN_SHIFT                       7
#defineSMPS_ELR_
#define PMIC_D   VGPU12_RAM_MSLEN      \
	MT6359_BUCK_VS2_DSNFGx1
#define PMIC_RGVGPU12_RAM_MSLENASK                         x1
#define PMIC_RGVGPU12_NLIMNTRIMN_SHIFT                      7
#defineSMPS_ELR_
#define PMIC_RG_BVGPU12_NLIMNTRIMN    \
	MT6359_BUCK_VS1_OP_BG1efine PMIC_RG_BUCKVGPU12_NLIMNTRIMN_K                         xF
#define PMIC_G_BVCORE_DRIVER_SETTRIMN_SHIFT                  7
#defineSMPS_ELR_F
#define PMIC_G_BVCORE_DRIVER_SETTRIMN
	MT6359_BUCK_VS1_OP_MODEx1
#define PMIC_RGVCORE_DRIVER_SETTRIMN_K                    FK_VS2_LP_ADDR     VCORE_CCOMEN_SHIFT                           7
#defineSMPS_ELR_F
#define PMIC_G_BVCORE_CCOMEN          \
	MT6359_BUCK_VS1_DBBG11
#define PMIC_RG_VCORE_CCOMENASK                           0 1
#define PMIC_RG_VCORE_RCOMEN_SHIFT                           7
#defineSMPS_ELR_F
#define PMIC_G_BVCORE_RCOMEN          \
	MT6359_BUCK_VS1_DBCLR

#define PMIC_RG_VCORE_RCOMENASK                           0 1
#define PMIC_RG_VCORE_RAM_MSLEN_SHIFT                        7
#defineSMPS_ELR_F
#define PMIC_G_BVCORE_RAM_MSLEN      \
	MT6359_BUCK_VS2_DSN1G1x1
#define PMIC_RGVCORE_RAM_MSLENASK                          x1
#define PMIC_RGVCORE_NLIMNTRIMN_SHIFT                       7
#defineSMPS_ELR_F
#define PMIC_G_BVCORE_NLIMNTRIMN    \
	MT6359_BUCK_VS1_OP_BCLR

#define PMIC_RG_VCORE_NLIMNTRIMN_K                          xF
#define PMIC_G_BVGPU11_CSNSLENTRIMN_SHIFT                    7
#defineSMPS_ELR_1
#define PMIC_RG_VGPU11_CSNSLENTRIMN    \
	MT6359_BUCK_VS1_OPBIefine PMIC_RG_BUCKVGPU11_CSNSLENTRIMN_K                       7F
#define PMICUCKVGPU11_ZCNTRIMN_SHIFT                        7
#defineSMPS_ELR_1
#define PMIC_RG_VGPU11_ZCNTRIMN      \
	MT6359_BUCK_VS2_DSN1G11
#define PMIC_RG_VGPU11_ZCNTRIMNASK                          1
#define PMIC_RG_VGPU12_CSNSLENTRIMN_SHIFT                    7
#defineSMPS_ELR_1
#define PMIC_RG_VGPU12_CSNSLENTRIMN    \
	MT6359_BUCK_VS1_OPBIefine PMIC_RG_BUCKVGPU12_CSNSLENTRIMN_K                       7F
#define PMICUCKVGPU12_ZCNTRIMN_SHIFT                        7
#defineSMPS_ELR_1
#define PMIC_RG_VGPU12_ZCNTRIMN      \
	MT6359_BUCK_VS2_DSN1G11
#define PMIC_RG_VGPU12_ZCNTRIMNASK                          1
#define PMIC_RG_VCORE_CSNSLENTRIMN_SHIFT                     7
#defineSMPS_ELR_1
#define PMIC_RG_VCORE_CSNSLENTRIMN    \
	MT6359_BUCK_VS1_OPCLR

#define PMIC_RG_VCORE_CSNSLENTRIMN_K                       FK_VS2_LP_ADDR     VCORE_ZCNTRIMN_SHIFT                         7
#defineSMPS_ELR_1
#define PMIC_RG_VCORE_ZCNTRIMN      \
	MT6359_BUCK_VS2_DSN1BG11
#define PMIC_RG_VCORE_ZCNTRIMNASK                           1
#define PMIC_RG_VGPU11_CSPSLENTRIMN_SHIFT                    7
#defineSMPS_ELR_x1
#define PMIC_BUVGPU11_CSPSLENTRIMN    \
	MT6359_BUCK_VS1_OPBIefine PMIC_RG_BUCKVGPU11_CSPSLENTRIMN_K                       7F
#define PMICUCKVGPU12_CSPSLENTRIMN_SHIFT                    7
#defineSMPS_ELR_x1
#define PMIC_RGVGPU12_CSPSLENTRIMN    \
	MT6359_BUCK_VS1_OPBIefine PMIC_RG_BUCKVGPU12_CSPSLENTRIMN_K                       7F
#define PMICUCKVCORE_CSPSLENTRIMN_SHIFT                     7
#defineSMPS_ELR_FF
#define PMICRG_VCORE_CSPSLENTRIMN    \
	MT6359_BUCK_VS1_OPCLR

#define PMIC_RG_VCORE_CSPSLENTRIMN_K                       FFF
#define PMIC_RBVGPUVCORE_PHINNTRIMN_SHIFT                   7
#defineSMPS_ELR_x1
#define PMIC_RGVGPUVCORE_PHINNTRIMN \
	MT6359_BUCK_VS1_OP_CFGefine PMIC_RG_BUCKVGPUVCORE_PHINNTRIMN_K                      K_VS2_LP_ADDR     VPROC1_DRIVER_SETTRIMN_SHIFT                 7
#defineSMPS_ELR_
K_VS2_LP_ADDR     VPROC1_DRIVER_SETTRIMNT6359_BUCK_VS1_VOTER_CLRx1
#define PMIC_RGVPROC1_DRIVER_SETTRIMN_K                    7F
#define PMICUCKVPROC1_CCOMEN_SHIFT                          7
#defineSMPS_ELR_
7F
#define PMICUCKVPROC1_CCOMEN          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VPROC1_CCOMENASK                           01
#define PMIC_RG_VPROC1_RCOMEN_SHIFT                          7
#defineSMPS_ELR_
7F
#define PMICUCKVPROC1_RCOMEN          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVPROC1_RCOMENASK                           0x1
#define PMICG_BVPROC1_RAM_MSLEN_SHIFT                       7
#defineSMPS_ELR_
K_VS2_LP_ADDR     VPROC1_RAM_MSLEN      \
	MT6359_BUCK_VS2_DSNFGx1
#define PMIC_RGVPROC1_RAM_MSLENASK                         x1
#define PMIC_RGVPROC1_NLIMNTRIMN_SHIFT                      7
#defineSMPS_ELR_
K_VS2_LP_ADDR     VPROC1_NLIMNTRIMN    \
	MT6359_BUCK_VS1_OP_BG1efine PMIC_RG_BUCKVPROC1_NLIMNTRIMN_K                         xF
#define PMIC_G_BVPROC1_CSNSLENTRIMN_SHIFT                    7
#defineSMPS_ELR_x
#define PMIC_RG_BVPROC1_CSNSLENTRIMN    \
	MT6359_BUCK_VS1_OPBIefine PMIC_RG_BUCKVPROC1_CSNSLENTRIMN_K                       7F
#define PMICUCKVPROC1_ZCNTRIMN_SHIFT                        7
#defineSMPS_ELR_x
#define PMIC_RG_BVPROC1_ZCNTRIMN      \
	MT6359_BUCK_VS2_DSN1G11
#define PMIC_RG_VPROC1_ZCNTRIMNASK                          1
#define PMIC_RG_VPROC1_CSPSLENTRIMN_SHIFT                    7
#defineSMPS_ELR_xF
#define PMIC_G_BVPROC1_CSPSLENTRIMN    \
	MT6359_BUCK_VS1_OPBIefine PMIC_RG_BUCKVPROC1_CSPSLENTRIMN_K                       7F
#define PMICUCKVS1NTRIMVS_DOWN_SHIFT                        7
#defineSMPS_ELR_x1
#define PMIC_RG_VS1NTRIMVS           \
	MT6359_BUCK_VS2_COS1G1efine PMIC_RG_BUCKVS1NTRIMVSASK                              FK_VS2_LP_ADDR     VS2NTRIMVS_DOWN_SHIFT                        7
#defineSMPS_ELR_x1
#define PMIC_RG_VS2NTRIMVS           \
	MT6359_BUCK_VS2_COS1G1efine PMIC_RG_BUCKVS2NTRIMVSASK                              F1
#define PMIC_RG_VGPU11_TRIMVS_DOWN_SHIFT                     7
#defineSMPS_ELR_x1
#define PMIC_RG_VGPU11_TRIMVS          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVGPU11_TRIMVSASK                            x1
#define PMIC_DAVGPU12_TRIMVS_DOWN_SHIFT                     7
#defineSMPS_ELR_x1
#define PMIC_RG_VGPU12NTRIMVS           \
	MT6359_BUCK_VS2_CBIefine PMIC_RG_BUCKVGPU12_TRIMVSASK                            xF
#define PMIC_G_BVPROC2_TRIMVS_DOWN_SHIFT                     7
#defineSMPS_ELR_x1
#define PMIC_RG_VPROC2NTRIMVS           \
	MT6359_BUCK_VS2_CBIefine PMIC_RG_BUCKVPROC2NTRIMVSASK                            K_VS2_LP_ADDR     VPROC1_TRIMVS_DOWN_SHIFT                     7
#defineSMPS_ELR_x1
#define PMIC_RG_VPROC1_TRIMVS          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVPROC1_TRIMVSASK                            1
#define PMIC_RG_VCORE_TRIMVS_DOWN_SHIFT                      7
#defineSMPS_ELR_x1
#define PMIC_RG_VCORE_TRIMVS          \
	MT6359_BUCK_VS1_DBCLR

#define PMIC_RG_VCORE_TRIMVSASK                             x1
#define PMIC_DAVMODEM_TRIMVS_DOWN_SHIFT                     7
#defineSMPS_ELR_x1
#define PMIC_RG_VMODEM_TRIMVS          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVMODEM_TRIMVSASK                            xF
#define PMIC_G_BVPANTRIMVS_DOWN_SHIFT                        7
#defineSMPS_ELR_xx1
#define PMICG_BVPANTRIMVS           \
	MT6359_BUCK_VS2_COS1G1efine PMIC_RG_BUCKVPANTRIMVSASK                              FK_VS2_LP_ADDR     VPUNTRIMVS_DOWN_SHIFT                        7
#defineSMPS_ELR_xx1
#define PMICG_BVPUNTRIMVS           \
	MT6359_BUCK_VS2_COS1G1efine PMIC_RG_BUCKVPUNTRIMVSASK                              F1
#define PMIC_RG_VSRAM_PROC1_TRIMVS_DOWN_SHIFT                7
#defineSMPS_ELR_xx1
#define PMICG_BVSRAM_PROC1_TRIMVS    \
	MT6359_BUCK_VS1_OP_EN
efine PMIC_RG_BUCKVSRAM_PROC1_TRIMVSASK                      0x1
#define PMIC_DAVSRAM_PROC2_TRIMVS_DOWN_SHIFT                7
#defineSMPS_ELR_xx1
#define PMIC_BUVSRAM_PROC2_TRIMVS    \
	MT6359_BUCK_VS1_OP_EN
efine PMIC_RG_BUCKVSRAM_PROC2NTRIMVSASK                       K_VS2_LP_ADDR     VSRAM_MDNTRIMVS_DOWN_SHIFT                   7
#defineSMPS_ELR_xx1
#define PMIC_BUVSRAM_MDNTRIMVS        \
	MT6359_BUCK_VS1_DBG0
efine PMIC_RG_BUCKVSRAM_MDNTRIMVSASK                          x1
#define PMICG_BVSRAM_OTHERSNTRIMVS_DOWN_SHIFT               7
#defineSMPS_ELR_xx1
#define PMIC_BUVSRAM_OTHERSNTRIMVS    \
	MT6359_BUCK_VS1_OPBI
efine PMIC_RG_BUCKVSRAM_OTHERSNTRIMVSASK                      x7F
#define PMICUCKVGPU11_TOVSTRIMN_SHIFT                       7
#defineSMPS_ELR_1x1
#define PMIC_RGVGPU11_TOVSTRIMN      \
	MT6359_BUCK_VS2_DSNFG3efine PMIC_RG_BUCKVGPU11_TONNTRIMN_K                      _DSNFfine PMIC_RG_BUCKVGPU12_TOVSTRIMN_SHIFT                       7
#defineSMPS_ELR_1x1
#define PMIC_RGVGPU12_TOVSTRIMN      \
	MT6359_BUCK_VS2_DSNFG3efine PMIC_RG_BUCKVGPU12_TONNTRIMN_K                      _DSNx1
#define PMIC_BUVCORE_TOVSTRIMN_SHIFT                        7
#defineSMPS_ELR_1x1
#define PMIC_DAVCORE_TOVSTRIMN      \
	MT6359_BUCK_VS2_DSN1G11

#define PMIC_RG_VCORE_TONNTRIMN_K                      _DSNFFF
#define PMIC_RBVGPUVCORE_PH2_OFFRGE_SHIFT                   7
#defineSMPS_ELR_1x1
#define PMIC_DAVGPUVCORE_PH2_OFFR    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPUVCORE_PH2_OFFR_K                      _Dx1
#define PMIC_BUVGPUVCORE_PH3GOFFRGE_SHIFT                   7
#defineSMPS_ELR_1x1
#define PMIC_DAVGPUVCORE_PH3_OFFR    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPUVCORE_PH3_OFFR_K                      _Dx1
#define PMIC_RGVGPUVCORE_PG_FB3N_SHIFT                      7
#defineSMPS_ELR_
x1
#define PMIC_DAVGPUVCORE_PG_FB3N               \
	MT6359_BUFG
#define PMIC_RG_BVGPUVCORE_PG_FB3NASK                      0 x1
#define PMIC_DBVGPUVCORE_DA  AEN_SHIFT                      7
#defineSMPS_ELR_
x1
#define PMIC_DAVGPUVCORE_DA  AEN_    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVGPUVCORE_DA  AEN_ASK                      0x1
#define PMIC_RGVPROC1_TOVSTRIMN_SHIFT                       7
#defineSMPS_ELR_1x1
#define PMIC_DAVPROC1_TOVSTRIMN      \
	MT6359_BUCK_VS2_DSNFG3efine PMIC_RG_BUCKVPROC1_TOVSTRIMN_K                          xK_VS2_LP_ADDR  BUCK_VS11_VS1_IDN_SHIFT                         7
#defineBUCK_VS11_DSN_ID_VS2_LP_ADDR  BUCK_VS11_VS1_IDN      \
	MT6359_BUCK_VS2_DSN1BG1
F_VS2_LP_ADDR  BUCK_VS11_VS1_IDNASK                           K_VS2_LP_ADDR  BUCK_VS11_D   IDN_SHIFT                         7
#defineBUCK_VS11_DSN_ID_VS2_LP_ADDR  BUCK_VS11_D   IDN      \
	MT6359_BUCK_VS2_DSN1BG1
F_VS2_LP_ADDR  BUCK_VS11_D   IDNASK                           8_VS2_LP_ADDR  BUCK_VS11_VS1_MINOR_REVN_SHIFT                  7
#defineBUCK_VS11_DSN_REVK_VS2_LP_ADDR  BUCK_VS11_VS1_MINOR_REVNT6359_BUCK_VS1_VOTER_CCLR

#define PMIC_BUCK_VS11_VS1_MINOR_REVN_K                    FK_VS2_LP_ADDR  BUCK_VS11_VS1_MAJOR_REVN_SHIFT                  7
#defineBUCK_VS11_DSN_REVK_VS2_LP_ADDR  BUCK_VS11_VS1_MAJOR_REVNT6359_BUCK_VS1_VOTER_CCLR

#define PMIC_BUCK_VS11_VS1_MAJOR_REVN_K                    F4_VS2_LP_ADDR  BUCK_VS11_D   MINOR_REVN_SHIFT                  7
#defineBUCK_VS11_DSN_REVK_VS2_LP_ADDR  BUCK_VS11_D   MINOR_REVNT6359_BUCK_VS1_VOTER_CCLR

#define PMIC_BUCK_VS11_D   MINOR_REVN_K                    F8_VS2_LP_ADDR  BUCK_VS11_D   MAJOR_REVN_SHIFT                  7
#defineBUCK_VS11_DSN_REVK_VS2_LP_ADDR  BUCK_VS11_D   MAJOR_REVNT6359_BUCK_VS1_VOTER_CCLR

#define PMIC_BUCK_VS11_D   MAJOR_REVN_K                    FxF
#define PMIC_BUCK_VS11_DSN_CBJOR_REV_SHIFT                   7
#defineBUCK_VS11_DSN_DBI
#define PMIC_BUCK_VS11_DSN_CBJO      \
	MT6359_BUCK_VS2_DSN1G11
#define PMIC_BUCK_VS11_DSN_CBJO_K                      _DSNFFF
#define PMICBUCK_VS11_DSN_BIXOR_REV_SHIFT                   7
#defineBUCK_VS11_DSN_DBI
#define PMIC_BUCK_VS11_DSN_BIXO      \
	MT6359_BUCK_VS2_DSN1G11
#define PMIC_BUCK_VS11_DSN_BIXO_K                      _DSNFF
#define PMIC_BUCK_VS11_DSN_ESEN_SHIFT                        7
#defineBUCK_VS11_DSN_DBI
#define PMIC_BUCK_VS11_DSN_ESEN      \
	MT6359_BUCK_VS2_DSNCLR
F_VS2_LP_ADDR  BUCK_VS11_DSN_ESEN_K                      _DSNF8_VS2_LP_ADDR  BUCK_VS11_DSN_FPIN_SHIFT                        7
#defineBUCK_VS11_DSN_FPI_VS2_LP_ADDR  BUCK_VS11_DSN_FPIN      \
	MT6359_BUCK_VS2_DSNCLR
F_VS2_LP_ADDR  BUCK_VS11_DSN_FPIN_K                         0x7F
#define PMICUCKVPROC2_SR_VBAT_SHIFT                         7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_SR_VBAT_        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VPROC2_SR_VBAT__K                         0x7F
#define PMICUCKVPROC2_NDIS_N_FPI_TRAP_SHIFT                 7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_NDIS_N_F        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VPROC2_NDIS_N_FASK                      0  0x#define PMIC_D   VPROC2_PWM_RSFRAM_MEN_SHIFT                  7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_PWM_RSFRAM_MEN_	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC2_PWM_RSFRAM_MEN_ASK                   F
#define PMIC_G_BVPROC2_SLEEP_TIMARGE_SHIFT                   7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VPROC2_SLEEP_TIMARASK                      01
#define PMIC_RG_VPROC2_OOP_L_MADIJOR_REV_SHIFT               7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_OOP_L_MADIJO   \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVPROC2_OOP_L_MADIJOASK                      1
#define PMIC_RG_VPROC2_RAM_MA  _SHIFT                        7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_RAM_MA          \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VPROC2_RAM_MA  ASK                      0  0x1
#define PMIC_BUVPROC2_TBADIJOR_REV_SHIFT                    7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_TBADIJO        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVPROC2_TBADIJOASK                           x1
#define PMIC_RGVPROC2_TBAPFM_OFFRGE_SHIFT                   7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_TBAPFM_OFFR    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVPROC2_TBAPFM_OFFRASK                      0x1
#define PMIC_DAVPROC2_TBAVREFLEN_SHIFT                      7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_TBAVREFLEN_    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VPROC2_TBAVREFLEN_ASK                      0x1
#define PMIC_RGVPROC2_TOVS XTEND_N_FPI_TRAP_SHIFT           7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_TOVS XTEND_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC2_TOVS XTEND_N_FASK                    x
#define PMIC_RG_BVPROC2_URT_N_FPI_TRAP_SHIFT                  7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_URT_N_F        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVPROC2_URT_N_FASK                      0  0xx1
#define PMIC_RG_VPROC2_DUMMY_OOAD_N_FPI_TRAP_SHIFT           7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_DUMMY_OOAD_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC2_DUMMY_OOAD_N_FASK                    x1
#define PMIC_RG_VPROC2_OV_OP_EN_SHIFT                        7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_OV_OP_E        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVPROC2_OV_OP_EASK                      0  0 x1
#define PMIC_RG_VPROC2_OV_OVREFLEN_SHIFT                     7
#defineVPROC2_VS1_BUCK_VS2_LP_ADDR     VPROC2_OV_OVREFLEN_    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVPROC2_OV_OVREFLEN_ASK                      x1
#define PMIC_RG_VPROC2_OCPDN_SHIFT                           3
#defineVPROC2_VS1_BUC
#define PMIC_RG_BVPROC2_OC              \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVPROC2_OC  ASK                              
#define PMIC_RG_BVPROC2_OCEN_SHIFT                            7
#defineVPROC2_VS1_BUC
#define PMIC_RG_BVPROC2_OC             \
	MT6359_BUCK_VS2_COBG1x1
#define PMIC_RGVPROC2_OC  ASK                              1
#define PMIC_RG_VPROC2_PFM_PEAK__SHIFT                       0
#defineVPROC2_VS1_BUC
#define PMIC_RG_BVPROC2_PFM_PEAK_      \
	MT6359_BUCK_VS2_DSNFGefine PMIC_RG_BUCKVPROC2_PFM_PEAK_ASK                         x1
#define PMIC_RGVPROC2_ \
	MTPFM_PEAK__SHIFT                 0
#defineVPROC2_VS1_BUC
#define PMIC_RG_BVPROC2_ \
	MTPFM_PEAK_T6359_BUCK_VS1_VOTER_CLR

#define PMIC_RG_VPROC2_ \
	MTPFM_PEAK_ASK                  0x
#define PMIC_DG_SGVPROC2_OC_STATUJOR_REV_SHIFT                7
#defineVPROC2_VS1_BUC
#define PMIC_RG_SGVPROC2_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_SGVPROC2_OC_STATUJO_K                        x1
#define PMIC_RGS_VPROC2_D    O_M_SHIFT                       7
#defineVPROC2_VS1_BUC1
#define PMIC_RGS_VPROC2_D    O_M      \
	MT6359_BUCK_VS2_DSNFG
#define PMIC_RG_SGVPROC2_D    O_MASK                         x1
#define PMIC_RGVPROC2_UG_SET_SHIFT                          0
#defineVPROC2_VS1_BUC1
#define PMIC_RGGVPROC2_UG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VPROC2_UG_SETASK                      0  0x xK_VS2_LP_ADDR     VPROC2_OG_SET_SHIFT                          0
#defineVPROC2_VS1_BUC1
#define PMIC_RGGVPROC2_LG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VPROC2_LG_SETASK                      0  0x xF
#define PMIC_G_BVPROC2_TMDN_SHIFT                            0
#defineVPROC2_VS1_BUC1
#define PMIC_RGGVPROC2_TMDN_        \
	MT6359_BUCK_VS1_DB MODE
#define PMIC_RG_BVPROC2_TMDN_ASK                      0  0 0 x1
#define PMIC_RG_VPROC2_FUGO_M_SHIFT                          0
#defineVPROC2_VS1_BUC1
#define PMIC_RGGVPROC2_FUGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVPROC2_FUGO_MASK                      0  0x x1
#define PMIC_RG_VPROC2_FLGO_M_SHIFT                          0
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_FLGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVPROC2_FLGO_MASK                            K_VS2_LP_ADDR     VPROC2_FCCMN_SHIFT                           0
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_FCCMN           \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BVPROC2_FCCMNASK                      0  0 0 x#define PMIC_D   VPROC2_NONAUDIBLE_N_FPI_TRAP_SHIFT           7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVPROC2_NONAUDIBLE_N_FASK                    1
#define PMIC_RGGVPROC2_RETENTIOVS N_SHIFT                   13
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVPROC2_RETENTIOVS N_ASK                     1
#define PMIC_RG_VPROC2_VDIFFRGROUNDLEN_SHIFT                 0
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_VDIFFRGROUNDLEN_MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BG_BVPROC2_VDIFFRGROUNDLEN_K                  0x1
#define PMIC_RGGVPROC2_D   O_MSEN_SHIFT                      7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ENx1
#define PMIC_RGVPROC2_DIG O_MSEN_ASK                       1
#define PMIC_RG_VPROC2_RSVVS_DOWN_SHIFT                      7
#defineVPROC2_VS1_BUC1
#define PMIC_RGGVPROC2_RSVVS           \
	MT6359_BUCK_VS2_CON0define PMIC_RG_BUCKVPROC2_RSVVSASK                           0FK_VS2_LP_ADDR     VPROC2_RSVN_SHIFT                            0
#defineVPROC2_VS1_BUC1
#define PMIC_RGGVPROC2_RSVN_        \
	MT6359_BUCK_VS1_ELDSNN0define PMIC_RG_BUCKVPROC2_RSVN_ASK                            0x1
#define PMIC_DAVPROC2_RCN_SHIFT                             7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_RCN_            \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVPROC2_RCN_ASK                              
#define PMIC_RG_BVPROC2_VDIFFC _MEN_SHIFT                     7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_VDIFFC _MEN_ \
	MT6359_BUCK_VS1_OP_CUFG
#define PMIC_RG_BVPROC2_VDIFFC _MEN__K                       1
#define PMIC_RG_VPROC2_VBAT_HIADIJOR_REV_SHIFT               7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_VBAT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVPROC2_VBAT_HIADIJOASK                      1
#define PMIC_RG_VPROC2_VBAT_LOWADIJOR_REV_SHIFT              7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_VBAT_LOWADIJO \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVPROC2_VBAT_LOWADIJOK                  0xF  x1
#define PMIC_BUVPROC2_VOUT_HIADIJOR_REV_SHIFT               7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_VOUT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVPROC2_VOUT_HIADIJOASK                    00x1
#define PMIC_RGVPROC2_DACOVREF_1P1VMEN_SHIFT                7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_DACOVREF_1P1VMEN_               \
	MTG1
#define PMIC_RG_BVPROC2_DACOVREF_1P1VMEN_ASK                 x1
#define PMIC_DAVPROC2_DACOVREF_1P2VMEN_SHIFT                7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_DACOVREF_1P2VMEN_               \
	MTG1
#define PMIC_RG_BVPROC2_DACOVREF_1P2VMEN_ASK                 x1
#define PMIC_RGVPROC2_VDIFFROFFRGE_SHIFT                    7
#defineVPROC2_VS1_BUC1
#define PMIC_RG_VPROC2_VDIFF_OFFR    \
	MT6359_BUCK_VS1_OP_BG1
#define PMIC_DG_BVPROC2_VDIFF_OFFR_K                         xK_VS2_LP_ADDR  G_BVMODEM_SR_VBAT_SHIFT                         7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_SR_VBAT_        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VMODEM_SR_VBAT__K                         0x7F
#define PMICUCKVMODEM_NDIS_N_FPI_TRAP_SHIFT                 7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_NDIS_N_F        \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VMODEM_NDIS_N_FASK                      0  0x#define PMIC_D   VMODEM_PWM_RSFRAM_MEN_SHIFT                  7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_PWM_RSFRAM_MEN_	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVMODEM_PWM_RSFRAM_MEN_ASK                   F
#define PMIC_G_BVMODEM_SLEEP_TIMARGE_SHIFT                   7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VMODEM_SLEEP_TIMARASK                      01
#define PMIC_RG_VMODEM_OOP_L_MADIJOR_REV_SHIFT               7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_OOP_L_MADIJO   \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVMODEM_OOP_L_MADIJOASK                      1
#define PMIC_RG_VMODEM_RAM_MA  _SHIFT                        7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_RAM_MA          \
	MT6359_BUCK_VS1_DBG0
#define PMIC_D   VMODEM_RAM_MA  ASK                      0  0x1
#define PMIC_BUVMODEM_TBADIJOR_REV_SHIFT                    7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_TBADIJO        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVMODEM_TBADIJOASK                           x1
#define PMIC_RGVMODEM_TBAPFM_OFFRGE_SHIFT                   7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_TBAPFM_OFFR    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_BVMODEM_TBAPFM_OFFRASK                      0x1
#define PMIC_DAVMODEM_TBAVREFLEN_SHIFT                      7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_TBAVREFLEN_    \
	MT6359_BUCK_VS1_OP_EN1
#define PMIC_RG_VMODEM_TBAVREFLEN_ASK                      0x1
#define PMIC_RGVMODEM_TOVS XTEND_N_FPI_TRAP_SHIFT           7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_TOVS XTEND_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVMODEM_TOVS XTEND_N_FASK                    x
#define PMIC_RG_BVMODEM_URT_N_FPI_TRAP_SHIFT                  7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_URT_N_F        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVMODEM_URT_N_FASK                      0  0xx1
#define PMIC_RG_VMODEM_DUMMY_OOAD_N_FPI_TRAP_SHIFT           7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_DUMMY_OOAD_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVMODEM_DUMMY_OOAD_N_FASK                    x1
#define PMIC_RG_VMODEM_OV_OP_EN_SHIFT                        7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_OV_OP_E        \
	MT6359_BUCK_VS2_DSNBI
#define PMIC_RG_BVMODEM_OV_OP_EASK                      0  0 x1
#define PMIC_RG_VMODEM_OV_OVREFLEN_SHIFT                     7
#defineVMODEM_VS1_BUCK_VS2_LP_ADDR     VMODEM_OV_OVREFLEN_    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVMODEM_OV_OVREFLEN_ASK                      x1
#define PMIC_RG_VMODEM_OCPDN_SHIFT                           3
#defineVMODEM_VS1_BUC
#define PMIC_RG_BVMODEM_OC              \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVMODEM_OC  ASK                              
#define PMIC_RG_BVMODEM_OCEN_SHIFT                            7
#defineVMODEM_VS1_BUC
#define PMIC_RG_BVMODEM_OC             \
	MT6359_BUCK_VS2_COBG1x1
#define PMIC_RGVMODEM_OC  ASK                              1
#define PMIC_RG_VMODEM_PFM_PEAK__SHIFT                       0
#defineVMODEM_VS1_BUC
#define PMIC_RG_BVMODEM_PFM_PEAK_      \
	MT6359_BUCK_VS2_DSNFGefine PMIC_RG_BUCKVMODEM_PFM_PEAK_ASK                         x1
#define PMIC_RGVMODEM_S\
	MTPFM_PEAK__SHIFT                 0
#defineVMODEM_VS1_BUC
#define PMIC_RG_BVMODEM_ \
	MTPFM_PEAK_T6359_BUCK_VS1_VOTER_CLR

#define PMIC_RG_VMODEM_ \
	MTPFM_PEAK_ASK                  0x
#define PMIC_DG_SGVMODEM_OC_STATUJOR_REV_SHIFT                7
#defineVMODEM_VS1_BUC
#define PMIC_RG_SGVMODEM_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_EN
#define PMIC_RG_SGVMODEM_OC_STATUJO_K                        x1
#define PMIC_RGS_VMODEM_D    O_M_SHIFT                       7
#defineVMODEM_VS1_BUC1
#define PMIC_RGS_VMODEM_D    O_M      \
	MT6359_BUCK_VS2_DSNFG
#define PMIC_RG_SGVMODEM_D    O_MASK                         x1
#define PMIC_RGVMODEM_UG_SET_SHIFT                          0
#defineVMODEM_VS1_BUC1
#define PMIC_RGGVMODEM_UG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VMODEM_UG_SETASK                      0  0x xK_VS2_LP_ADDR     VMODEM_OG_SET_SHIFT                          0
#defineVMODEM_VS1_BUC1
#define PMIC_RGGVMODEM_LG_SET          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VMODEM_LG_SETASK                      0  0x xF
#define PMIC_G_BVMODEM_TMDN_SHIFT                            0
#defineVMODEM_VS1_BUC1
#define PMIC_RGGVMODEM_TMDN_        \
	MT6359_BUCK_VS1_DB MODE
#define PMIC_RG_BVMODEM_TMDN_ASK                      0  0 0 x1
#define PMIC_RG_VMODEM_FUGO_M_SHIFT                          0
#defineVMODEM_VS1_BUC1
#define PMIC_RGGVMODEM_FUGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVMODEM_FUGO_MASK                      0  0x x1
#define PMIC_RG_VMODEM_FLGO_M_SHIFT                          0
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_FLGO_M          \
	MT6359_BUCK_VS1_DBG1
#define PMIC_DG_BVMODEM_FLGO_MASK                            K_VS2_LP_ADDR     VMODEM_FCCMN_SHIFT                           0
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_FCCMN           \
	MT6359_BUCK_VS2_CON0
#define PMIC_RG_BVMODEM_FCCMNASK                      0  0 0 x#define PMIC_D   VMODEM_NONAUDIBLE_N_FPI_TRAP_SHIFT           7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MODE
#define PMIC_RG_BVMODEM_NONAUDIBLE_N_FASK                    1
#define PMIC_RGGVMODEM_RETENTIOVS N_SHIFT                   13
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVMODEM_RETENTIOVS N_ASK                     1
#define PMIC_RG_VMODEM_VDIFFRGROUNDLEN_SHIFT                 0
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_VDIFFRGROUNDLEN_MT6359_BUCK_VS2_DSN_DXI
#define PMIC_BG_BVMODEM_VDIFFRGROUNDLEN_K                  0x1
#define PMIC_RGGVMODEM_D   O_MSEN_SHIFT                      7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ENx1
#define PMIC_RGVMODEM_DIG O_MSEN_ASK                       1
#define PMIC_RG_VMODEM_RSVVS_DOWN_SHIFT                      7
#defineVMODEM_VS1_BUC1
#define PMIC_RGGVMODEM_RSVVS           \
	MT6359_BUCK_VS2_CON0define PMIC_RG_BUCKVMODEM_RSVVSASK                           0FK_VS2_LP_ADDR     VMODEM_RSVN_SHIFT                            0
#defineVMODEM_VS1_BUC1
#define PMIC_RGGVMODEM_RSVN_        \
	MT6359_BUCK_VS1_ELDSNN0define PMIC_RG_BUCKVMODEM_RSVN_ASK                             x1
#define PMIC_DAVMODEM_RCN_SHIFT                             7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_RCN_            \
	MT6359_BUCK_VS1_DBG1x1
#define PMIC_RGVMODEM_RCN_ASK                              
#define PMIC_RG_BVMODEM_VDIFFC _MEN_SHIFT                     7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_VDIFFC _MEN_ \
	MT6359_BUCK_VS1_OP_CUFG
#define PMIC_RG_BVMODEM_VDIFFC _MEN__K                       1
#define PMIC_RG_VMODEM_VBAT_HIADIJOR_REV_SHIFT               7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_VBAT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVMODEM_VBAT_HIADIJOASK                      1
#define PMIC_RG_VMODEM_VBAT_LOWADIJOR_REV_SHIFT              7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_VBAT_LOWADIJO \
	MT6359_BUCK_VS1_OP_CFG
#define PMIC_RG_BVMODEM_VBAT_LOWADIJOK                  0xF  x1
#define PMIC_BUVMODEM_VOUT_HIADIJOR_REV_SHIFT               7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_VOUT_HIADIJO    \
	MT6359_BUCK_VS1_OPBI
#define PMIC_RG_BVMODEM_VOUT_HIADIJOASK                    00x1
#define PMIC_RGVMODEM_DACOVREF_1P1VMEN_SHIFT                7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_DACOVREF_1P1VMEN_               \
	MTG1
#define PMIC_RG_BVMODEM_DACOVREF_1P1VMEN_ASK                 x1
#define PMIC_DAVMODEM_DACOVREF_1P2VMEN_SHIFT                7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_DACOVREF_1P2VMEN_               \
	MTG1
#define PMIC_RG_BVMODEM_DACOVREF_1P2VMEN_ASK                 x1
#define PMIC_RGVMODEM_VDIFFROFFRGE_SHIFT                    7
#defineVMODEM_VS1_BUC1
#define PMIC_RG_VMODEM_VDIFF_OFFR    \
	MT6359_BUCK_VS1_OP_BG1
#define PMIC_DG_BVMODEM_VDIFF_OFFR_K                         xK_VS2_LP_ADDR  G_BVPU_SR_VBAT_SHIFT                            7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_SR_VBAT_        \
	MT6359_BUCK_VS1_DBP_BG1
#define PMIC_DG_BVPU_SR_VBAT_ASK                           0FK_VS2_LP_ADDR     VPU_NDIS_N_FPI_TRAP_SHIFT                    7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_NDIS_N_F        \
	MT6359_BUCK_VS1_DBP_BG1
#define PMIC_DG_BVPU_NDIS_N_FASK                      0  0   
#define PMIC_RG_BVPU_PWM_RSFRAM_MEN_SHIFT                     7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_PWM_RSFRAM_MEN_	MT6359_BUCK_VS1_OP_MOP_BG1
#define PMIC_DG_BVPU_PWM_RSFRAM_MEN_ASK                      1
#define PMIC_RGGVPU_SLEEP_TIMARGE_SHIFT                      7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_ DBG11
#define PMIC_RG_VPU_SLEEP_TIMARASK                      0   1
#define PMIC_RG_VPU_OOP_L_MADIJOR_REV_SHIFT                  7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_OOP_L_MADIJO   \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_BVPU_OOP_L_MADIJOASK                         1
#define PMIC_RG_VPU_RAM_MA  _SHIFT                           7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_RAM_MA          \
	MT6359_BUCK_VS1_DB _BG1
#define PMIC_DG_BVPU_RAM_MA  ASK                      0  0   x1
#define PMIC_BUVPU_TBADIJOR_REV_SHIFT                       7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_TBADIJO        \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_BVPU_TBADIJOASK                            00x1
#define PMIC_RGVPU_TBAPFM_OFFRGE_SHIFT                      7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_TBAPFM_OFFR    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_BVPU_TBAPFM_OFFRASK                      0   x1
#define PMIC_DAVPU_TBAVREFLEN_SHIFT                         7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_TBAVREFLEN_    \
	MT6359_BUCK_VS1_OP_ DBG11
#define PMIC_RG_VPU_TBAVREFLEN_ASK                      0   x1
#define PMIC_RGVPU_TOVS XTEND_N_FPI_TRAP_SHIFT              7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_TOVS XTEND_N_F
	MT6359_BUCK_VS1_OP_MO _BG1
#define PMIC_DG_BVPU_TOVS XTEND_N_FASK                       x
#define PMIC_RG_BVPU_URT_N_FPI_TRAP_SHIFT                     7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_URT_N_F        \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_BVPU_URT_N_FASK                      0  0x x xF
#define PMIC_G_BVPU_DUMMY_OOAD_N_FPI_TRAP_SHIFT              7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_DUMMY_OOAD_N_F
	MT6359_BUCK_VS1_OP_MO _BG1
#define PMIC_DG_BVPU_DUMMY_OOAD_N_FASK                       x1
#define PMIC_RG_VPU_OV_OP_EN_SHIFT                           7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_OV_OP_E        \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_BVPU_OV_OP_EASK                      0  0  0 x1
#define PMIC_RG_VPU_OV_OVREFLEN_SHIFT                        7
#defineVPU_VS1_BUCK_VS2_LP_ADDR     VPU_OV_OVREFLEN_    \
	MT6359_BUCK_VS1_OP_ DG1
#define PMIC_DG_BVPU_OV_OVREFLEN_ASK                      0  xx1
#define PMICG_BVPUNOCPDN_SHIFT                              7
#defineVPU_VS1_BUC
#define PMIC_DG_BVPU_OC              \
	MT6359_BUCK_VS1_DB DBG1x1
#define PMIC_RGVPU_OC  ASK                                 
#define PMIC_RG_BVPU_OCEN_SHIFT                               7
#defineVPU_VS1_BUC
#define PMIC_DG_BVPU_OC             \
	MT6359_BUCK_VS2_COB DBG1x1
#define PMIC_RGVPU_OC  ASK                                 1
#define PMIC_RG_VPU_PFM_PEAK__SHIFT                          7
#defineVPU_VS1_BUC
#define PMIC_DG_BVPU_PFM_PEAK_      \
	MT6359_BUCK_VS2_DSN _CLR

#define PMIC_RG_VPU_PFM_PEAK_ASK                          00x1
#define PMIC_RGVPU_S\
	MTPFM_PEAK__SHIFT                    7
#defineVPU_VS1_BUC
#define PMIC_DG_BVPU_ \
	MTPFM_PEAK_T6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_RG_VPU_ \
	MTPFM_PEAK_ASK                  0  0x
#define PMIC_DG_SGVPU_OC_STATUJOR_REV_SHIFT                   7
#defineVPU_VS1_BUC
#define PMIC_DG_SGVPU_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_SGVPU_OC_STATUJOASK                      0  0x1
#define PMIC_RGS_VPU_D    O_M_SHIFT                          7
#defineVPU_VS1_BUC1
#define PMIC_RGS_VPU_D    O_M      \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_SGVPU_D    O_MASK                            x1
#define PMIC_RGVPU_UG_SET_SHIFT                             7
#defineVPU_VS1_BUC1
#define PMIC_RGGVPU_UG_SET           \
	MT6359_BUCK_VS2_COS1G11
#define PMIC_RG_VPU_UG_SETASK                      0  0x    xK_VS2_LP_ADDR  G_BVPU_OG_SET_SHIFT                             7
#defineVPU_VS1_BUC1
#define PMIC_RGGVPU_LG_SET          \
	MT6359_BUCK_VS1_DBOS1G11
#define PMIC_RG_VPU_LG_SETASK                      0  0x  x xF
#define PMIC_G_BVPU_TMDN_SHIFT                               7
#defineVPU_VS1_BUC1
#define PMIC_RGGVPU_TMDN_        \
	MT6359_BUCK_VS1_DB MO _BG1
#define PMIC_DG_BVPU_TMDN_ASK                      0  0 0  0 x1
#define PMIC_RG_VPU_FUGO_M_SHIFT                             7
#defineVPU_VS1_BUC1
#define PMIC_RGGVPU_FUGO_M          \
	MT6359_BUCK_VS1_DB _BG1
#define PMIC_DG_BVPU_FUGO_MASK                      0  0x    xx1
#define PMICG_BVPUNFLGO_M_SHIFT                             7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_FLGO_M          \
	MT6359_BUCK_VS1_DB _BG1
#define PMIC_DG_BVPU_FLGO_MASK                             0FK_VS2_LP_ADDR     VPU_FCCMN_SHIFT                              7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_FCCMN           \
	MT6359_BUCK_VS2_CO _BG1
#define PMIC_DG_BVPU_FCCMNASK                      0  0 0    
#define PMIC_RG_BVPU_NONAUDIBLE_N_FPI_TRAP_SHIFT              7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MO _BG1
#define PMIC_DG_BVPU_NONAUDIBLE_N_FASK                       1
#define PMIC_RGGVPU_RETENTIOVS N_SHIFT                       7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BVPU_RETENTIOVS N_ASK                        1
#define PMIC_RG_VPU_VDIFFRGROUNDLEN_SHIFT                    7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_VDIFFRGROUNDLEN_MT6359_BUCK_VS2_DSN_D _BG1
#define PMIC_DG_BVPU_VDIFFRGROUNDLEN_K                  0x   1
#define PMIC_RG_VPU_D   O_MSEN_SHIFT                         7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ DBG1x1
#define PMIC_RGVPU_DIG O_MSEN_ASK                          1
#define PMIC_RG_VPU_RSVVS_DOWN_SHIFT                         7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_RSVVS           \
	MT6359_BUCK_VS2_CO SNN0define PMIC_RG_BUCKVPU_RSVVSASK                           0F 0FK_VS2_LP_ADDR     VPU_RSVN_SHIFT                               7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_RSVN_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVPU_RSVN_ASK                      0  0 0  0 x1
#define PMIC_DAVPU_RCN_SHIFT                                7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_RCN_            \
	MT6359_BUCK_VS1_DB DBG1x1
#define PMIC_RGVPU_RCN_ASK                                 
#define PMIC_RG_BVPU_VDIFFC _MEN_SHIFT                        7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_VDIFFC _MEN_ \
	MT6359_BUCK_VS1_OP_CU _BG1
#define PMIC_DG_BVPU_VDIFFC _MEN__K                          1
#define PMIC_RG_VPU_VBAT_HIADIJOR_REV_SHIFT                  7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_VBAT_HIADIJO    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVPU_VBAT_HIADIJOASK                         1
#define PMIC_RG_VPU_VBAT_LOWADIJOR_REV_SHIFT                 7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_VBAT_LOWADIJO \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BVPU_VBAT_LOWADIJOK                  0xF     x1
#define PMIC_BUVPU_VOUT_HIADIJOR_REV_SHIFT                  7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_VOUT_HIADIJO    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVPU_VOUT_HIADIJOASK                    00 00x1
#define PMIC_RGVPU_DACOVREF_1P1VMEN_SHIFT                   7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_DACOVREF_1P1VMEN_               \
	MT _BG1
#define PMIC_DG_BVPU_DACOVREF_1P1VMEN_ASK                  0 x1
#define PMIC_DAVPU_DACOVREF_1P2VMEN_SHIFT                   7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_DACOVREF_1P2VMEN_               \
	MT _BG1
#define PMIC_DG_BVPU_DACOVREF_1P2VMEN_ASK                    x1
#define PMIC_RGVPU_VDIFFROFFRGE_SHIFT                       7
#defineVPU_VS1_BUC1
#define PMIC_RG_VPU_VDIFF_OFFR    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BVPU_VDIFF_OFFR_K                            xK_VS2_LP_ADDR  G_BVS1_TOVSTRIMNEN_SHIFT                        7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_TOVSTRIMNEN_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVS1_TOVSTRIMNEN_ASK                      0  x#define PMIC_DG_BVS1_TBADIJOR_REV_SHIFT                       7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_TBADIJO        \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_BVS1_TBADIJOASK                              1
#define PMIC_RGGVS1_FPWM_SHIFT                               7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_FPWM_           \
	MT6359_BUCK_VS2_CO _BG1
#define PMIC_DG_BVS1_FPWM_ASK                                1
#define PMIC_RG_VS1TPFM_TO_M_SHIFT                           7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_PFM_TO_M        \
	MT6359_BUCK_VS1_DB _BG1x1
#define PMIC_RGVS1_PFM_TO_MASK                             1
#define PMIC_RG_VS1OVREF_TRIMNEN_SHIFT                       7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_VREF_TRIMNEN_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BVS1_VREF_TRIMNEN_ASK                        x1
#define PMIC_RGVS1_SLEEP_TIMARGE_SHIFT                      7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_ DBG11
#define PMIC_RG_VS1_SLEEP_TIMARASK                      0   x1
#define PMIC_DAVS1_NLIMNGATING_SHIFT                        7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_NLIMNGATING_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVS1_NLIMNGATING_ASK                      0  xK_VS2_LP_ADDR     VS1_VREFUEN_SHIFT                            7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_VREFU             \
	MT6359_BUCK_VS2_COBG11
#define PMIC_RG_VS1_VREFU  ASK                      0  0  0 x
#define PMIC_DG_BVS1_TBAWIDTVS_DOWN_SHIFT                     7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_TBAWIDTVS          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VS1_TBAWIDTVSASK                      0  0x x1
#define PMIC_RG_VS1_VDIFFPFMOFFRGE_SHIFT                     7
#defineVS1_VS1_BUCK_VS2_LP_ADDR     VS1_VDIFFPFMOFFR    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVS1_VDIFFPFMOFFRASK                      0  xx1
#define PMICG_BVS1_VDIFFROFFRGE_SHIFT                       7
#defineVS1_VS1_BUC
#define PMIC_DG_BVS1_VDIFF_OFFR    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BVS1_VDIFF_OFFRASK                      0  0xK_VS2_LP_ADDR     VS1_UG_SET_SHIFT                             7
#defineVS1_VS1_BUC
#define PMIC_DG_BVS1_UG_SET           \
	MT6359_BUCK_VS2_COS1G11
#define PMIC_RG_VS1_UG_SETASK                      0  0x    x
#define PMIC_RG_VS1_OG_SET_SHIFT                             7
#defineVS1_VS1_BUC
#define PMIC_DG_BVS1_LG_SET          \
	MT6359_BUCK_VS1_DBOS1G11
#define PMIC_RG_VS1_LG_SETASK                      0  0x    1
#define PMIC_RG_VS1_NDIS_N_FPI_TRAP_SHIFT                    7
#defineVS1_VS1_BUC
#define PMIC_DG_BVS1_NDIS_N_F        \
	MT6359_BUCK_VS1_DBP_BG1
#define PMIC_DG_BVS1_NDIS_N_FASK                      0  0x  x1
#define PMICG_BVS1_TMDN_SHIFT                               7
#defineVS1_VS1_BUC
#define PMIC_DG_BVS1_TMDN_        \
	MT6359_BUCK_VS1_DB MO _BG1
#define PMIC_DG_BVS1_TMDN_ASK                                x1
#define PMIC_BUVS1_CMPV_FCOT_SHIFT                          7
#defineVS1_VS1_BUC
#define PMIC_DG_BVS1_CMPV_FCOT_    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BVS1_CMPV_FCOT_ASK                           x1
#define PMIC_RGVS1_RSV1_SHIFT                               7
#defineVS1_VS1_BUC
#define PMIC_DG_BVS1_RSV1_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVS1_RSV1_ASK                      0  0 0  0 x1
#define PMIC_DAVS1_RSV2_SHIFT                               7
#defineVS1_VS1_BUC1
#define PMIC_RGGVS1_RSV2_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVS1_RSV2SASK                           0F 0FK_VS2_LP_ADDR     VS1_FUGO_M_SHIFT                             7
#defineVS1_VS1_BUC1
#define PMIC_RGGVS1_FUGO_M          \
	MT6359_BUCK_VS1_DB _BG1
#define PMIC_DG_BVS1_FUGO_MASK                           0F 0x1
#define PMIC_DAVS1_FLGO_M_SHIFT                             7
#defineVS1_VS1_BUC1
#define PMIC_RGGVS1_FLGO_M          \
	MT6359_BUCK_VS1_DB _BG1
#define PMIC_DG_BVS1_FLGO_MASK                           0F 0x1
#define PMIC_RSBVS1_OC_STATUJOR_REV_SHIFT                   7
#defineVS1_VS1_BUC1
#define PMIC_RGSBVS1_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_SGVS1_OC_STATUJOASK                      0  0xK_VS2_LP_ADDR    SGVS1_D    O_M_SHIFT                          7
#defineVS1_VS1_BUC1
#define PMIC_RGSGVS1_D    O_M      \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_SGVS1_D    O_MASK                            K_VS2_LP_ADDR     VS1_NONAUDIBLE_N_FPI_TRAP_SHIFT              7
#defineVS1_VS1_BUC1
#define PMIC_RG VS1_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MO _BG1
#define PMIC_DG_BVS1_NONAUDIBLE_N_FASK                       x#define PMIC_DG_BVS1_OCEN_SHIFT                               7
#defineVS1_VS1_BUC1
#define PMIC_RG VS1_OC             \
	MT6359_BUCK_VS2_COB DBG1x1
#define PMIC_RGVS1_OC  ASK                                 1
#define PMIC_RGGVS1_OCPDN_SHIFT                              7
#defineVS1_VS1_BUC1
#define PMIC_RG VS1_OC              \
	MT6359_BUCK_VS1_DB DBG1x1
#define PMIC_RGVS1_OC  ASK                                 x1
#define PMICG_BVS1_ \
	MTPFM_TO_M_SHIFT                     7
#defineVS1_VS1_BUC1
#define PMIC_RG VS1_ \
	MTPFM_TO_M    \
	MT6359_BUCK_VS1_OP_ENx1
#define PMIC_RGVS1_ \
	MTPFM_TO_MASK                      0x1
#define PMIC_DAVS1_RETENTIOVS N_SHIFT                       7
#defineVS1_VS1_BUC1
#define PMIC_RG VS1_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BVS1_RETENTIOVS N__K                         x
#define PMIC_DG_BVS1_D   O_MSEN_SHIFT                         7
#defineVS1_VS1_BUC1
#define PMIC_RG VS1_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ DBG1x1
#define PMIC_RGVS1_DIG O_MSEN_ASK                      0  0x1
#define PMIC_RGGVS2_TOVSTRIMNEN_SHIFT                        7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_TOVSTRIMNEN_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVS2_TOVSTRIMNEN_ASK                      0  x#define PMIC_DG_BVS2_TBADIJOR_REV_SHIFT                       7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_TBADIJO        \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_BVS2_TBADIJOASK                              1
#define PMIC_RGGVS2_FPWM_SHIFT                               7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_FPWM_           \
	MT6359_BUCK_VS2_CO _BG1
#define PMIC_DG_BVS2_FPWM_ASK                                1
#define PMIC_RG_VS2TPFM_TO_M_SHIFT                           7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_PFM_TO_M        \
	MT6359_BUCK_VS1_DB _BG1x1
#define PMIC_RGVS2_PFM_TO_MASK                             1
#define PMIC_RG_VS2OVREF_TRIMNEN_SHIFT                       7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_VREF_TRIMNEN_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BVS2_VREF_TRIMNEN_ASK                        x1
#define PMIC_RGVS2_SLEEP_TIMARGE_SHIFT                      7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_SLEEP_TIMAR    \
	MT6359_BUCK_VS1_OP_ DBG11
#define PMIC_RG_VS2_SLEEP_TIMARASK                      0  0x1
#define PMIC_DAVS2_NLIMNGATING_SHIFT                        7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_NLIMNGATING_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVS2_NLIMNGATING_ASK                      0  xK_VS2_LP_ADDR     VS2_VREFUEN_SHIFT                            7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_VREFU             \
	MT6359_BUCK_VS2_COBG11
#define PMIC_RG_VS2_VREFU  ASK                      0  0  0 x
#define PMIC_DG_BVS2_TBAWIDTVS_DOWN_SHIFT                     7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_TBAWIDTVS          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VS2_TBAWIDTVSASK                      0  0x x1
#define PMIC_RG_VS2_VDIFFPFMOFFRGE_SHIFT                     7
#defineVS2_VS1_BUCK_VS2_LP_ADDR     VS2_VDIFFPFMOFFR    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BVS2_VDIFFPFMOFFRASK                      0  xx1
#define PMICG_BVS2_VDIFFROFFRGE_SHIFT                       7
#defineVS2_VS1_BUC
#define PMIC_DG_BVS2_VDIFF_OFFR    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BVS2_VDIFF_OFFR_K                            K_VS2_LP_ADDR     VS2_UG_SET_SHIFT                             7
#defineVS2_VS1_BUC
#define PMIC_DG_BVS2_UG_SET           \
	MT6359_BUCK_VS2_COS1G11
#define PMIC_RG_VS2_UG_SETASK                      0  0x    x#define PMIC_DG_BVS2_OG_SET_SHIFT                             7
#defineVS2_VS1_BUC
#define PMIC_DG_BVS2_LG_SET          \
	MT6359_BUCK_VS1_DBOS1G11
#define PMIC_RG_VS2_LG_SETASK                      0  0x    1
#define PMIC_RG_VS2TNDIS_N_FPI_TRAP_SHIFT                    7
#defineVS2_VS1_BUC
#define PMIC_DG_BVS2_NDIS_N_F        \
	MT6359_BUCK_VS1_DBP_BG1
#define PMIC_DG_BVS2_NDIS_N_FASK                      0  0x  x1
#define PMICG_BVS2_TMDN_SHIFT                               7
#defineVS2_VS1_BUC
#define PMIC_DG_BVS2_TMDN_        \
	MT6359_BUCK_VS1_DB MO _BG1
#define PMIC_DG_BVS2_TMDN_ASK                      0  0 0    x1
#define PMIC_BUVS2_CMPV_FCOT_SHIFT                          7
#defineVS2_VS1_BUC
#define PMIC_DG_BVS2_CMPV_FCOT_    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BVS2_CMPV_FCOT_ASK                           x1
#define PMIC_RGVS2_RSV1_SHIFT                               7
#defineVS2_VS1_BUC
#define PMIC_DG_BVS2_RSV1_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVS2_RSV1_ASK                      0  0 0  0 x1
#define PMIC_DAVS2_RSV2_SHIFT                               7
#defineVS2_VS1_BUC1
#define PMIC_RGGVS2_RSV2_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVS2_RSV2SASK                           0F 0FK_VS2_LP_ADDR     VS2_FUGO_M_SHIFT                             7
#defineVS2_VS1_BUC1
#define PMIC_RGGVS2_FUGO_M          \
	MT6359_BUCK_VS1_DB _BG1
#define PMIC_DG_BVS2_FUGO_MASK                      0  0x  0 x1
#define PMIC_DAVS2_FLGO_M_SHIFT                             7
#defineVS2_VS1_BUC1
#define PMIC_RGGVS2_FLGO_M          \
	MT6359_BUCK_VS1_DB _BG1
#define PMIC_DG_BVS2_FLGO_MASK                              0x1
#define PMIC_RSBVS2_OC_STATUJOR_REV_SHIFT                   7
#defineVS2_VS1_BUC1
#define PMIC_RGSBVS2_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_SGVS2_OC_STATUJO_K                          0xK_VS2_LP_ADDR    SGVS2_D    O_M_SHIFT                          7
#defineVS2_VS1_BUC1
#define PMIC_RGSGVS2_D    O_M      \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_SGVS2_D    O_MASK                            K_VS2_LP_ADDR     VS2_NONAUDIBLE_N_FPI_TRAP_SHIFT              7
#defineVS2_VS1_BUC1
#define PMIC_RG VS2_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MO _BG1
#define PMIC_DG_BVS2_NONAUDIBLE_N_FASK                       x#define PMIC_DG_BVS2_OCEN_SHIFT                               7
#defineVS2_VS1_BUC1
#define PMIC_RG VS2_OC             \
	MT6359_BUCK_VS2_COB DBG1x1
#define PMIC_RGVS2_OC  ASK                                 1
#define PMIC_RGGVS2_OCPDN_SHIFT                              7
#defineVS2_VS1_BUC1
#define PMIC_RG VS2_OC              \
	MT6359_BUCK_VS1_DB DBG1x1
#define PMIC_RGVS2_OC  ASK                                 x1
#define PMICG_BVS2_ \
	MTPFM_TO_M_SHIFT                     7
#defineVS2_VS1_BUC1
#define PMIC_RG VS2_ \
	MTPFM_TO_M    \
	MT6359_BUCK_VS1_OP_ENx1
#define PMIC_RGVS2_ \
	MTPFM_TO_MASK                      0x1
#define PMIC_DAVS2_RETENTIOVS N_SHIFT                       7
#defineVS2_VS1_BUC1
#define PMIC_RG VS2_RETENTIOVS N_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BVS2_RETENTIOVS N_ASK                      0 x
#define PMIC_DG_BVS2_D   O_MSEN_SHIFT                         7
#defineVS2_VS1_BUC1
#define PMIC_RG VS2_DIG O_MSEN_    \
	MT6359_BUCK_VS1_OP_ DBG1x1
#define PMIC_RGVS2_DIG O_MSEN_ASK                        x xF
#define PMIC_G_BVPA_NDIS_N_FPI_TRAP_SHIFT                    7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_NDIS_N_F        \
	MT6359_BUCK_VS1_DBP_BG1
#define PMIC_DG_BVPA_NDIS_N_FASK                      0  0x  K_VS2_LP_ADDR     VPA_MODESET_SHIFT                            7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_MODESET_        \
	MT6359_BUCK_VS1_DBP_BG1
#define PMIC_DG_BVPA_MODESET_ASK                      0  0   
#define PMIC_RG_BVP1_B  _SHIFT                                7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_C          \
	MT6359_BUCK_VS1_DB _BDBP_BG11
#define PMIC_RG_VPA_C  ASK                                  1
#define PMIC_RGGVPA_CSET_SHIFT                               7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_CSET          \
	MT6359_BUCK_VS1_DBOS1_BG11
#define PMIC_RG_VPA_CSETASK                      0  0x      1
#define PMIC_RG_VPA_CSMIET_SHIFT                             7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_CSMIET          \
	MT6359_BUCK_VS1_DBOS1G11
#define PMIC_RG_VPA_CSMIETASK                      0  0x    x1
#define PMIC_BUVPA_CSN_SHIFT                                7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_CSN_        \
	MT6359_BUCK_VS1_DB MO _B1G11
#define PMIC_RG_VPA_CSN_ASK                      0  0 0     x1
#define PMIC_DAVPA_SLEN_SHIFT                               7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_SLEN        \
	MT6359_BUCK_VS1_DB MO _B1G11
#define PMIC_RG_VPA_SLENASK                                 
K_VS2_LP_ADDR     VPA_ZXFT_N_SHIFT                             7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_ZXFT_N_        \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_BVPA_ZXFT_N_ASK                      0  0x x xF
#define PMIC_G_BVP1_BP_FWUPOFFRGE_SHIFT                      7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_CP_FWUPOFFR    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_BVPA_CP_FWUPOFFRASK                        x x1
#define PMIC_RG_VPA_NONAUDIBLE_N_FPI_TRAP_SHIFT              7
#defineVPA_VS1_BUCK_VS2_LP_ADDR     VPA_NONAUDIBLE_N_F
	MT6359_BUCK_VS1_OP_MO _BG1
#define PMIC_DG_BVPA_NONAUDIBLE_N_FASK                       x1
#define PMIC_RG_VPA_RZSEN_SHIFT                              7
#defineVPA_VS1_BUC
#define PMIC_DG_BVPA_RZSEN_          \
	MT6359_BUCK_VS1_DBOS1G11
#define PMIC_RG_VPA_RZSEN_ASK                             0FK_VS2_LP_ADDR     VPA_SLEW_SHIFT                               7
#defineVPA_VS1_BUC
#define PMIC_DG_BVPA_SLEW_        \
	MT6359_BUCK_VS1_DB MO _BG11
#define PMIC_RG_VPA_SLEW_ASK                                F
#define PMIC_G_BVP1_SLEW_NMOJOR_REV_SHIFT                    7
#defineVPA_VS1_BUC
#define PMIC_DG_BVPA_SLEW_NMOJO    \
	MT6359_BUCK_VS1_OP_B _BG11
#define PMIC_RG_VPA_SLEW_NMOJOASK                           1
#define PMIC_RG_VPA_MIN_O_M_SHIFT                            7
#defineVPA_VS1_BUC
#define PMIC_DG_BVPA_MIN_O_M           \
	MT6359_BUCK_VS2_COBG11
#define PMIC_RG_VPA_MIN_O_MASK                              x1
#define PMIC_BUVPA_BURSTMSEN_SHIFT                          7
#defineVPA_VS1_BUC
#define PMIC_DG_BVPA_BURSTMSEN_    \
	MT6359_BUCK_VS1_OP_B _BG11
#define PMIC_RG_VPA_BURSTMSEN_ASK                           x1
#define PMIC_DAVPA_Z  _SHIFT                                7
#defineVPA_VS1_BUCF
#define PMIC_G_BVP1_Z          \
	MT6359_BUCK_VS1_DB _BDBP_BG11
#define PMIC_RG_VPA_Z  ASK                                  K_VS2_LP_ADDR     VPA_RSV1_SHIFT                               7
#defineVPA_VS1_BUCF
#define PMIC_G_BVP1_RSV1_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVP1_RSV1_ASK                      0  0 0  0 x1
#define PMIC_DAVPA_RSV2_SHIFT                               7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_RSV2_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVPA_RSV2_ASK                           0F 0FK_VS2_LP_ADDR    SKVPA_OC_STATUJOR_REV_SHIFT                   7
#defineVPA_VS1_BUC1
#define PMIC_RGSKVPA_OC_STATUJO    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_SGVPA_OC_STATUJO_K                          0x1
#define PMIC_DSGVPA_AZ  ZX_SHIFT                            7
#defineVPA_VS1_BUC1
#define PMIC_RGSKVPA_AZ  ZX_        \
	MT6359_BUCK_VS1_DBP_BG1
#define PMIC_DG_SKVPA_AZ  ZX_ASK                           0Fx1
#define PMIC_RSBVPA_D    O_M_SHIFT                          7
#defineVPA_VS1_BUC1
#define PMIC_RGSKVPA_D    O_M      \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_SGVPA_D    O_MASK                            
K_VS2_LP_ADDR     VPA_PFM_DLC1_VTVS_DOWN_SHIFT                 7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_PFM_DLC1_VTVS \
	MT6359_BUCK_VS1_OP_C _BG11
#define PMIC_RG_VPA_PFM_DLC1_VTVSASK                      0 x
#define PMIC_DG_BVPA_PFM_DLC2_VTVS_DOWN_SHIFT                 7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_PFM_DLC2_VTVS \
	MT6359_BUCK_VS1_OP_C _BG11
#define PMIC_RG_VPA_PFM_DLC2_VTVSASK                      0 x1
#define PMIC_RG_VPA_PFM_DLC3_VTVS_DOWN_SHIFT                 7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_PFM_DLC3_VTVS \
	MT6359_BUCK_VS1_OP_C _BG11
#define PMIC_RG_VPA_PFM_DLC3_VTVSASK                      0 K_VS2_LP_ADDR     VPA_PFM_DLC4_VTVS_DOWN_SHIFT                 7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_PFM_DLC4_VTVS \
	MT6359_BUCK_VS1_OP_C _BG11
#define PMIC_RG_VPA_PFM_DLC4_VTVSASK                      0 F
#define PMIC_G_BVP1_ZXFT_VS_DOWN_SHIFT                       7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_ZXFT_VS        \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_BVPA_ZXFT_VSASK                           0F 1
#define PMIC_RG_VPA_DECODE_TMN_SHIFT                         7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_DECODE_TMN_    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_BVPA_DECODE_TMN_ASK                          1
#define PMIC_RG_VPA_RSV3_SHIFT                               7
#defineVPA_VS1_BUC1
#define PMIC_RG_VPA_RSV3_        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BUCKVPA_RSV3_ASK                      0  0 0  0 x1
#define PMICBUCK_VS11_ELR_LN_FPI_TRAP_SHIFT                 7
#defineBUCK_VS11_ELR_NUM1
#define PMICBUCK_VS11_ELR_LN_F    \
	MT6359_BUCK_VS1_OP_ _BG1define PMIC_RG_BBUCK_VS11_ELR_LN_FASK                      0  0K_VS2_LP_ADDR     VPROC2_DRIVER_SETTRIMNPI_TRAP_SHIFT          7
#defineVPROC2_ELR_K_VS2_LP_ADDR     VPROC2_DRIVER_SETTRIMN    \
	MT6359_BUCK_VS1G1x1
#define PMIC_RGVPROC2_DRIVER_SETTRIMNASK                   K_VS2_LP_ADDR     VPROC2_CCOMEN_SHIFT                          7
#defineVPROC2_ELR_K_VS2_LP_ADDR     VPROC2_CCOMEN          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VPROC2_CCOMENASK                      0  0 01
#define PMIC_RG_VPROC2_RCOMEN_SHIFT                          7
#defineVPROC2_ELR_K_VS2_LP_ADDR     VPROC2_RCOMEN          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVPROC2_RCOMENASK                      0  0 01
#define PMIC_RG_VPROC2_RAM_MSLEN_SHIFT                       7
#defineVPROC2_ELR_K_VS2_LP_ADDR     VPROC2_RAM_MSLEN    \
	MT6359_BUCK_VS1_OP _BG1x1
#define PMIC_RGVPROC2_RAM_MSLENASK                      0  x1
#define PMIC_RGVPROC2_NLIMNTRIMNPI_TRAP_SHIFT               7
#defineVPROC2_ELR_K_VS2_LP_ADDR     VPROC2_NLIMNTRIMN \
	MT6359_BUCK_VS1_OP_C _BG1efine PMIC_RG_BUCKVPROC2_NLIMNTRIMNASK                      0 xF
#define PMIC_G_BVPROC2_CSNSLENTRIMNPI_TRAP_SHIFT             7
#defineVPROC2_ELR_
#define PMIC_DG_BVPROC2_CSNSLENTRIMNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_RG_VPROC2_CSNSLENTRIMNASK                      K_VS2_LP_ADDR     VPROC2_Z  TRIMNPI_TRAP_SHIFT                 7
#defineVPROC2_ELR_
#define PMIC_DG_BVPROC2_Z  TRIMN    \
	MT6359_BUCK_VS1_OP_ DBG11
#define PMIC_RG_VPROC2_Z  TRIMNASK                      0  01
#define PMIC_RG_VPROC2_CSPSLENTRIMNPI_TRAP_SHIFT             7
#defineVPROC2_ELR_F
#define PMIC_G_BVPROC2_CSPSLENTRIMNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_RG_VPROC2_CSPSLENTRIMNASK                      K_VS2_LP_ADDR     VMODEM_DRIVER_SETTRIMNPI_TRAP_SHIFT          7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_DRIVER_SETTRIMN    \
	MT6359_BUCK_VS1G1x1
#define PMIC_RGVMODEM_DRIVER_SETTRIMNASK                   K_VS2_LP_ADDR     VMODEM_CCOMEN_SHIFT                          7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_CCOMEN          \
	MT6359_BUCK_VS1_DBG11
#define PMIC_RG_VMODEM_CCOMENASK                      0  0 01
#define PMIC_RG_VMODEM_RCOMEN_SHIFT                          7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_RCOMEN          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVMODEM_RCOMENASK                      0  0 01
#define PMIC_RG_VMODEM_RAM_MSLEN_SHIFT                       7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_RAM_MSLEN    \
	MT6359_BUCK_VS1_OP _BG1x1
#define PMIC_RGVMODEM_RAM_MSLENASK                      0  x1
#define PMIC_RGVMODEM_NLIMNTRIMNPI_TRAP_SHIFT               7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_NLIMNTRIMN \
	MT6359_BUCK_VS1_OP_C _BG1efine PMIC_RG_BUCKVMODEM_NLIMNTRIMNASK                      0 xF
#define PMIC_G_BVMODEM_CSNSLENTRIMNPI_TRAP_SHIFT             7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_CSNSLENTRIMNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_RG_VMODEM_CSNSLENTRIMNASK                      K_VS2_LP_ADDR     VMODEM_Z  TRIMNPI_TRAP_SHIFT                 7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_Z  TRIMN    \
	MT6359_BUCK_VS1_OP_ DBG11
#define PMIC_RG_VMODEM_Z  TRIMNASK                      0  01
#define PMIC_RG_VMODEM_CSPSLENTRIMNPI_TRAP_SHIFT             7
#defineVPROC2_ELR_1
#define PMIC_RG_VMODEM_CSPSLENTRIMNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_RG_VMODEM_CSPSLENTRIMNASK                      K_VS2_LP_ADDR     VPU_DRIVER_SETTRIMNPI_TRAP_SHIFT             7
#defineVPROC2_ELR_x1
#define PMIC_BUVPU_DRIVER_SETTRIMN    \
	MT6359_BUCK_VS1 DBG1x1
#define PMIC_RGVPU_DRIVER_SETTRIMNASK                      K_VS2_LP_ADDR     VPU_CCOMEN_SHIFT                             7
#defineVPROC2_ELR_x1
#define PMIC_BUVPU_CCOMEN          \
	MT6359_BUCK_VS1_DB DBG11
#define PMIC_RG_VPU_CCOMENASK                      0  0 0   1
#define PMIC_RG_VPU_RCOMEN_SHIFT                             7
#defineVPROC2_ELR_x1
#define PMIC_BUVPU_RCOMEN          \
	MT6359_BUCK_VS1_DB _CLR

#define PMIC_RG_VPU_RCOMENASK                      0  0 0   1
#define PMIC_RG_VPU_RAM_MSLEN_SHIFT                          7
#defineVPROC2_ELR_x1
#define PMIC_BUVPU_RAM_MSLEN    \
	MT6359_BUCK_VS1_OP _B DBG1x1
#define PMIC_RGVPU_RAM_MSLENASK                      0     x1
#define PMIC_RGVPU_NLIMNTRIMNPI_TRAP_SHIFT                  7
#defineVPROC2_ELR_x1
#define PMIC_BUVPU_NLIMNTRIMN \
	MT6359_BUCK_VS1_OP_C _B _CLR

#define PMIC_RG_VPU_NLIMNTRIMNASK                      0  x xF
#define PMIC_G_BVPU_CSNSLENTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_x1
#define PMIC_RGVPU_CSNSLENTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR

#define PMIC_RG_VPU_CSNSLENTRIMNASK                         K_VS2_LP_ADDR     VPU_Z  TRIMNPI_TRAP_SHIFT                    7
#defineVPROC2_ELR_x1
#define PMIC_RGVPU_Z  TRIMN    \
	MT6359_BUCK_VS1_OP_ DB DBG11
#define PMIC_RG_VPU_Z  TRIMNASK                      0  0   1
#define PMIC_RG_VPU_CSPSLENTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_x1
#define PMIC_DAVPU_CSPSLENTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR

#define PMIC_RG_VPU_CSPSLENTRIMNASK                         K_VS2_LP_ADDR     VS1_CSNSLENTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_x1
#define PMIC_RGVS1_CSNSLENTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR

#define PMIC_RG_VS1_CSNSLENTRIMNASK                         K_VS2_LP_ADDR     VS1_CCOMEN_SHIFT                             7
#defineVPROC2_ELR_x1
#define PMIC_RGVS1_CCOMEN          \
	MT6359_BUCK_VS1_DB DBG11
#define PMIC_RG_VS1_CCOMENASK                      0  0 0   1
#define PMIC_RG_VS1ORCOMEN_SHIFT                             7
#defineVPROC2_ELR_x1
#define PMIC_RGVS1_RCOMEN          \
	MT6359_BUCK_VS1_DB _CLR

#define PMIC_RG_VS1_RCOMENASK                      0  0x    x1
#define PMIC_BUVS1_COTRAM_MSLEN_SHIFT                       7
#defineVPROC2_ELR_x1
#define PMIC_RGVS1_COTRAM_MSLEN    \
	MT6359_BUCK_VS1_OP _BG1x1
#define PMIC_RGVS1_COTRAM_MSLENASK                      0  xK_VS2_LP_ADDR     VS1_Z  TRIMNPI_TRAP_SHIFT                    7
#defineVPROC2_ELR_x1
#define PMIC_RGVS1_Z  TRIMN    \
	MT6359_BUCK_VS1_OP_ DB DBG11
#define PMIC_RG_VS1_Z  TRIMNASK                      0  0   
1
#define PMIC_RG_VS1_LDO_SENSARGE_SHIFT                       7
#defineVPROC2_ELR_x1
#define PMIC_RGVS1_LDO_SENSAR    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BVS1_LDO_SENSARASK                      0  x xx1
#define PMICG_BVS1_CSPSLENTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_xK_VS2_LP_ADDR     VS1_CSPSLENTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR

#define PMIC_RG_VS1_CSPSLENTRIMNASK                         K_VS2_LP_ADDR     VS1_NLIMNTRIMNPI_TRAP_SHIFT                  7
#defineVPROC2_ELR_xK_VS2_LP_ADDR     VS1_NLIMNTRIMN \
	MT6359_BUCK_VS1_OP_C _B _CLR

#define PMIC_RG_VS1_NLIMNTRIMNASK                           1
#define PMIC_RG_VS2_CSNSLENTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_x
#define PMIC_DG_BVS2_CSNSLENTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR

#define PMIC_RG_VS2_CSNSLENTRIMNASK                         K_VS2_LP_ADDR     VS2_CCOMEN_SHIFT                             7
#defineVPROC2_ELR_x
#define PMIC_DG_BVS2_CCOMEN          \
	MT6359_BUCK_VS1_DB DBG11
#define PMIC_RG_VS2_CCOMENASK                      0  0 0   1
#define PMIC_RG_VS2_RCOMEN_SHIFT                             7
#defineVPROC2_ELR_x
#define PMIC_DG_BVS2_RCOMEN          \
	MT6359_BUCK_VS1_DB _CLR

#define PMIC_RG_VS2_RCOMENASK                      0  0 0   x1
#define PMIC_BUVS2_COTRAM_MSLEN_SHIFT                       7
#defineVPROC2_ELR_x
#define PMIC_DG_BVS2_COTRAM_MSLEN    \
	MT6359_BUCK_VS1_OP _BG1x1
#define PMIC_RGVS2_COTRAM_MSLENASK                      0  xK_VS2_LP_ADDR     VS2_Z  TRIMNPI_TRAP_SHIFT                    7
#defineVPROC2_ELR_x
#define PMIC_DG_BVS2_Z  TRIMN    \
	MT6359_BUCK_VS1_OP_ DB DBG11
#define PMIC_RG_VS2_Z  TRIMNASK                      0  0 x x1
#define PMIC_RG_VS2_LDO_SENSARGE_SHIFT                       7
#defineVPROC2_ELR_x
#define PMIC_DG_BVS2_LDO_SENSAR    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BVS2_LDO_SENSARASK                      0  x xx1
#define PMICG_BVS2_CSPSLENTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_x1
#define PMIC_RGGVS2_CSPSLENTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR

#define PMIC_RG_VS2_CSPSLENTRIMNASK                         K_VS2_LP_ADDR     VS2_NLIMNTRIMNPI_TRAP_SHIFT                  7
#defineVPROC2_ELR_x1
#define PMIC_RGGVS2_NLIMNTRIMN \
	MT6359_BUCK_VS1_OP_C _B _CLR

#define PMIC_RG_VS2_NLIMNTRIMNASK                      0   01
#define PMIC_RG_VPROC2_TOVSTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_x1
#define PMIC_RG_VPROC2_TOVSTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR3

#define PMIC_RG_VPROC2_TOVSTRIMNASK                         K_VS2_LP_ADDR     VMODEM_TOVSTRIMNPI_TRAP_SHIFT                7
#defineVPROC2_ELR_x1
#define PMIC_RG_VMODEM_TOVSTRIMNT6359_BUCK_VS1_VOTER_C _C _CLR3

#define PMIC_RG_VMODEM_TOVSTRIMNASK                         x1
#define PMIC_BUVPU_TOVSTRIMNPI_TRAP_SHIFT                   7
#defineVPROC2_ELR_x1
#define PMIC_RG_VPU_TOVSTRIMNT6359_BUCK_VS1_VOTER_C _C _C _CLR3

#define PMIC_RG_VPU_TOVSTRIMNASK                            K_VS2_LP_ADDR     VS1_TOVSTRIMNPI_TRAP_SHIFT                   7
#defineVPROC2_ELR_x1
#define PMIC_RG_VS1_TOVSTRIMNT6359_BUCK_VS1_VOTER_C _C _C _CLR3

#define PMIC_RG_VS1_TOVSTRIMNASK                            x1
#define PMIC_BUVS2_TOVSTRIMNPI_TRAP_SHIFT                   7
#defineVPROC2_ELR_xx1
#define PMICG_BVS2_TOVSTRIMNT6359_BUCK_VS1_VOTER_C _C _C _CLR3

#define PMIC_RG_VS2_TOVSTRIMNASK                          0 K_VS2_LP_ADDR     VPA_NLIMNSEN_SHIFT                           7
#defineVPROC2_ELR_xx1
#define PMICG_BVPA_NLIMNSEN_          \
	MT6359_BUCK_VS1_DBG1efine PMIC_RG_BUCKVPA_NLIMNSEN_ASK                            x1
#define PMICLDO_TOP_VS1_IDNPI_TRAP_SHIFT                    7
#defineLDO_TOP_ID1
#define PMICLDO_TOP_VS1_IDN    \
	MT6359_BUCK_VS1_OP_ DB DBG1define PMIC_RG_BLDO_TOP_VS1_IDNASK                      0  0x  K_VS2_LP_ADDR  LDO_TOP_D   IDNPI_TRAP_SHIFT                    7
#defineLDO_TOP_ID1
#define PMICLDO_TOP_D   IDN    \
	MT6359_BUCK_VS1_OP_ DB DBG1define PMIC_RG_BLDO_TOP_D   IDNASK                      0  0x  8fine PMIC_RG_BLDO_TOP_VS1_MINOR_REVNPI_TRAP_SHIFT             7
#defineLDO_TOP_REVK_VS2_LP_ADDR  LDO_TOP_VS1_MINOR_REVNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_LDO_TOP_VS1_MINOR_REVNASK                      K_VS2_LP_ADDR  LDO_TOP_VS1_MAJOR_REVNPI_TRAP_SHIFT             7
#defineLDO_TOP_REVK_VS2_LP_ADDR  LDO_TOP_VS1_MAJOR_REVNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_LDO_TOP_VS1_MAJOR_REVNASK                      4fine PMIC_RG_BLDO_TOP_D   MINOR_REVNPI_TRAP_SHIFT             7
#defineLDO_TOP_REVK_VS2_LP_ADDR  LDO_TOP_D   MINOR_REVNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_LDO_TOP_D   MINOR_REVNASK                      8fine PMIC_RG_BLDO_TOP_D   MAJOR_REVNPI_TRAP_SHIFT             7
#defineLDO_TOP_REVK_VS2_LP_ADDR  LDO_TOP_D   MAJOR_REVNT6359_BUCK_VS1_VOTER_C _CLR

#define PMIC_LDO_TOP_D   MAJOR_REVNASK                      x1
#define PMIC_LDO_TOP_CBJOR_REV_SHIFT                         7
#defineLDO_TOP_DBI
#define PMIC_LDO_TOP_CBJO        \
	MT6359_BUCK_VS1_DB MO _BG11
#define PMIC_LDO_TOP_CBJOASK                           0F 0FK_VS2_LP_ADDR  LDO_TOP_BIX_SHIFT                               7
#defineLDO_TOP_DBI
#define PMIC_LDO_TOP_BIX_        \
	MT6359_BUCK_VS1_DB MO _BG11
#define PMIC_LDO_TOP_BIX_ASK                                F
#define PMIC_LDO_TOP_ESEN_SHIFT                              7
#defineLDO_TOP_DBI
#define PMIC_LDO_TOP_ESEN        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BLDO_TOP_ESENASK                      0  0 0  0 x1
#define PMICLDO_TOP_FPIN_SHIFT                              7
#defineLDO_TOP_DXI
#define PMIC_LDO_TOP_FPIN        \
	MT6359_BUCK_VS1_DB MO _BG1define PMIC_RG_BLDO_TOP_FPINASK                           0F 0FK_VS2_LP_ADDR  LDO_TOP_CLK_OFFSET_SHIFT                        7
#defineLDO_TPMK_VS2_LP_ADDR  LDO_TOP_CLK_OFFSET_T6359_BUCK_VS1_VOTER_C _C _CLR
efine PMIC_RG_BLDO_TOP_CLK_OFFSET_ASK                         K_VS2_LP_ADDR  LDO_TOP_RST_OFFSET_SHIFT                        7
#defineLDO_TPMK_VS2_LP_ADDR  LDO_TOP_RST_OFFSET_T6359_BUCK_VS1_VOTER_C _C _CLR
efine PMIC_RG_BLDO_TOP_RST_OFFSET_ASK                         x1
#define PMICLDO_TOP_INT_OFFSET_SHIFT                        7
#defineLDO_TPM11
#define PMICLDO_TOP_INT_OFFSET_T6359_BUCK_VS1_VOTER_C _C _CLR
efine PMIC_RG_BLDO_TOP_INT_OFFSET_ASK                         K_VS2_LP_ADDR  LDO_TOP_INT_LN_FPI_TRAP_SHIFT                   7
#defineLDO_TPM11
#define PMICLDO_TOP_INT_LN_F    \
	MT6359_BUCK_VS1_OP_ _B_CLR
efine PMIC_RG_BLDO_TOP_INT_LN_FASK                      0  00 x1
#define PMIC_DALDO_32K_CK_PD_FPI_TRAP_SHIFT                 7
#defineLDO_TOP_CKPD_FBUCK_VS2_LP_ADDR     LDO_32K_CK_PD_F    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_BLDO_32K_CK_PD_FASK                      0  0K_VS2_LP_ADDR     LDO_INTRP_CK_PD_FPI_TRAP_SHIFT               7
#defineLDO_TOP_CKPD_FBUCK_VS2_LP_ADDR     LDO_INTRP_CK_PD_F \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BLDO_INTRP_CK_PD_FASK                      0 x#define PMIC_DG_BLDO_1M_CK_PD_FPI_TRAP_SHIFT                  7
#defineLDO_TOP_CKPD_FBUCK_VS2_LP_ADDR     LDO_1M_CK_PD_F    \
	MT6359_BUCK_VS1_OP_B _BG1
#define PMIC_DG_BLDO_1M_CK_PD_FASK                      0  001
#define PMIC_RGGLDO_26M_CK_PD_FPI_TRAP_SHIFT                 7
#defineLDO_TOP_CKPD_FBUCK_VS2_LP_ADDR     LDO_26M_CK_PD_F    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_BLDO_26M_CK_PD_FASK                      0  01
#define PMIC_RG_LDO_32K_CK_PD_FHWN_FPI_TRAP_SHIFT            7
#defineTOP_TOP_CKHWN_FBUCK_VS2_LP_ADDR     LDO_32K_CK_PD_FHWN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_32K_CK_PD_FHWN_FASK                     K_VS2_LP_ADDR     LDO_INTRP_CK_PD_FHWN_FPI_TRAP_SHIFT          7
#defineTOP_TOP_CKHWN_FBUCK_VS2_LP_ADDR     LDO_INTRP_CK_PD_FHWN_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_INTRP_CK_PD_FHWN_FASK                   
#define PMIC_DG_BLDO_1M_CK_PD_FHWN_FPI_TRAP_SHIFT             7
#defineTOP_TOP_CKHWN_FBUCK_VS2_LP_ADDR     LDO_1M_CK_PD_FHWN_FT6359_BUCK_VS1_VOTER_C _CLR
#define PMIC_DG_BLDO_1M_CK_PD_FHWN_FASK                      1
#define PMIC_RGGLDO_26M_CK_PD_FHWN_FPI_TRAP_SHIFT            7
#defineTOP_TOP_CKHWN_FBUCK_VS2_LP_ADDR     LDO_26M_CK_PD_FHWN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_26M_CK_PD_FHWN_FASK                     1
#define PMIC_RG_LDO_DCM_MODEFPI_TRAP_SHIFT                   7
#defineLDO_TOP_CLK_DCM_BUCK_VS2_LP_ADDR     LDO_DCM_MODEF      \
	MT6359_BUCK_VS2_DSN _BG1
#define PMIC_DG_ LDO_DCM_MODEFASK                          0 K_VS2_LP_ADDR     LDO_VSRAM_PROC1_OSCNSEN_DIJOR_REV_SHIFT      7
#defineLDO_TOP_CLK_VSRAM_BUCK_VS2_LP_ADDR     LDO_VSRAM_PROC1_OSCNSEN_DIJO      \
	MT6359_G1
#define PMIC_DG_ LDO_VSRAM_PROC1_OSCNSEN_DIJOASK             K_VS2_LP_ADDR     LDO_VSRAM_PROC2_OSCNSEN_DIJOR_REV_SHIFT      7
#defineLDO_TOP_CLK_VSRAM_BUCK_VS2_LP_ADDR     LDO_VSRAM_PROC2_OSCNSEN_DIJO      \
	MT6359_G1
#define PMIC_DG_ LDO_VSRAM_PROC2_OSCNSEN_DIJOASK             
#define PMIC_DG_ LDO_VSRAM_OTHERS_OSCNSEN_DIJOR_REV_SHIFT     7
#defineLDO_TOP_CLK_VSRAM_BUCK_VS2_LP_ADDR     LDO_VSRAM_OTHERS_OSCNSEN_DIJO      \
	MT6359G1
#define PMIC_DG_ LDO_VSRAM_OTHERS_OSCNSEN_DIJOASK            1
#define PMIC_RGGLDO_VSRAM_MD_OSCNSEN_DIJOR_REV_SHIFT         7
#defineLDO_TOP_CLK_VSRAM_BUCK_VS2_LP_ADDR     LDO_VSRAM_MD_OSCNSEN_DIJO      \
	MT6359_BUCG1
#define PMIC_DG_ LDO_VSRAM_MD_OSCNSEN_DIJOASK                1
#define PMIC_RG_INT_N_FVFE28_OC_SHIFT                        7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVFE28_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVFE28_OC_ASK                         K_VS2_LP_ADDR     INT_N_FVXO22_OC_SHIFT                        7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVXO22_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVXO22_OC_ASK                      0  x#define PMIC_DG_BINT_N_FVRF18_OC_SHIFT                        7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVRF18_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVRF18_OC_ASK                      0  1
#define PMIC_RGGINT_N_FVRF12_OC_SHIFT                        7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVRF12_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVRF12_OC_ASK                      0  1
#define PMIC_RG_INT_N_FVEFUSE_OC_SHIFT                       7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVEFUSE_OC_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BINT_N_FVEFUSE_OC_ASK                      0 1
#define PMIC_RG_INT_N_FVCN33_1_OC_SHIFT                      7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVCN33_1_OC_
	MT6359_BUCK_VS1_OP_MO _BG1
#define PMIC_DG_BINT_N_FVCN33_1_OC_ASK                      0x1
#define PMICG_BINT_N_FVCN33_2_OC_SHIFT                      7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVCN33_2_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_N_FVCN33_2_OC_ASK                      0x1
#define PMIC_BUINT_N_FVCN13_OC_SHIFT                        7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVCN13_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVCN13_OC_ASK                      0  x1
#define PMIC_RGINT_N_FVCN18_OC_SHIFT                        7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVCN18_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVCN18_OC_ASK                      0  x1
#define PMIC_DAINT_N_FVA09_OC_SHIFT                         7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVA09_OC_    \
	MT6359_BUCK_VS1_OP_ _BG1
#define PMIC_DG_BINT_N_FVA09_OC_ASK                          x1
#define PMIC_RGINT_N_FVCAMIO_OC_SHIFT                       7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVCAMIO_OC_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BINT_N_FVCAMIO_OC_ASK                      0 xK_VS2_LP_ADDR     INT_N_FVA12_OC_SHIFT                         7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVA12_OC_    \
	MT6359_BUCK_VS1_OP _BBG1
#define PMIC_DG_BINT_N_FVA12_OC_ASK                      0   x
#define PMIC_DG_BINT_N_FVAUX18_OC_SHIFT                       7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVAUX18_OC_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BINT_N_FVAUX18_OC_ASK                      0 xF
#define PMIC_G_BINT_N_FVAUD18_OC_SHIFT                       7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVAUD18_OC_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BINT_N_FVAUD18_OC_ASK                      0 x1
#define PMIC_RG_INT_N_FVIO18_OC_SHIFT                        7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVIO18_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVIO18_OC_ASK                      0  x1
#define PMIC_RG_INT_N_FVSRAM_PROC1_OC_SHIFT                  7
#defineLDO_TOP_INT_BUCK_VS2_LP_ADDR     INT_N_FVSRAM_PROC1_OC_    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_N_FVSRAM_PROC1_OC_ASK                   
x1
#define PMICLDO_INT_BUCK_SET_SHIFT                          7
#defineLDO_TOP_INT_BUCK_SET1
#define PMICLDO_INT_BUCK_SET_ \
	MT6359_BUCK_VS1_OP_C _B _CLR
F
efine PMIC_RG_BLDO_INT_BUCK_SET_ASK                          0K_VS2_LP_ADDR  LDO_INT_BUCK_CLET_SHIFT                         7
#defineLDO_TOP_INT_BUCK_CLE_VS2_LP_ADDR  LDO_INT_BUCK_CLET \
	MT6359_BUCK_VS1_OP_C _B _CLR
F
efine PMIC_RG_BLDO_INT_BUCK_CLETASK                          0K_VS2_LP_ADDR  G_BINT_N_FVSRAM_PROC2_OC_SHIFT                  7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVSRAM_PROC2_OC_    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_N_FVSRAM_PROC2_OC_ASK                   K_VS2_LP_ADDR  G_BINT_N_FVSRAM_OTHERS_OC_SHIFT                 7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVSRAM_OTHERS_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_N_FVSRAM_OTHERS_OC_ASK                  
#define PMIC_DG_BINT_N_FVSRAM_MD_OC_SHIFT                     7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVSRAM_MD_OC_T6359_BUCK_VS1_VOTER_C _CLR
#define PMIC_DG_BINT_N_FVSRAM_MD_OC_ASK                      1
#define PMIC_RGGINT_N_FVEMC_OC_SHIFT                         7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVEMC_OC_    \
	MT6359_BUCK_VS1_OP _BBG1
#define PMIC_DG_BINT_N_FVEMC_OC_ASK                      0  01
#define PMIC_RG_INT_N_FVSIM1_OC_SHIFT                        7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVSIM1_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVSIM1_OC_ASK                      0  1
#define PMIC_RG_INT_N_FVSIM2_OC_SHIFT                        7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVSIM2_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVSIM2_OC_ASK                      0  x1
#define PMICG_BINT_N_FVUSB_OC_SHIFT                         7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVUSB_OC_    \
	MT6359_BUCK_VS1_OP _BBG1
#define PMIC_DG_BINT_N_FVUSB_OC_ASK                      0  0x1
#define PMIC_BUINT_N_FVRFCK_OC_SHIFT                        7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVRFCK_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVRFCK_OC_ASK                      0  x1
#define PMIC_RGINT_N_FVBBCK_OC_SHIFT                        7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVBBCK_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVBBCK_OC_ASK                      0  x1
#define PMIC_DAINT_N_FVBIF28_OC_SHIFT                       7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVBIF28_OC_ \
	MT6359_BUCK_VS1_OP_C _BG1
#define PMIC_DG_BINT_N_FVBIF28_OC_ASK                      0 x1
#define PMIC_RGINT_N_FVIBR_OC_SHIFT                         7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVIBR_OC_    \
	MT6359_BUCK_VS1_OP _BBG1
#define PMIC_DG_BINT_N_FVIBR_OC_ASK                      0   xK_VS2_LP_ADDR     INT_N_FVIO28_OC_SHIFT                        7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVIO28_OC_    \
	MT6359_BUCK_VS1_OP _BG1
#define PMIC_DG_BINT_N_FVIO28_OC_ASK                      0  x
#define PMIC_DG_BINT_N_FVM18_OC_SHIFT                         7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVM18_OC_    \
	MT6359_BUCK_VS1_OP _BBG1
#define PMIC_DG_BINT_N_FVM18_OC_ASK                      0   xF
#define PMIC_G_BINT_N_FVUFS_OC_SHIFT                         7
#defineLDO_TOP_INT_BUC
#define PMIC_DG_BINT_N_FVUFS_OC_    \
	MT6359_BUCK_VS1_OP _BBG1
#define PMIC_DG_BINT_N_FVUFS_OC_ASK                      0   x1
#define PMIC_RG_INT_    FVFE28_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVFE28_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVFE28_OC_ASK                      0K_VS2_LP_ADDR     INT_    FVXO22_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVXO22_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVXO22_OC_ASK                      0
#define PMIC_DG_BINT_    FVRF18_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVRF18_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVRF18_OC_ASK                      0F
#define PMIC_G_BINT_    FVRF12_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVRF12_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVRF12_OC_ASK                      01
#define PMIC_RG_INT_    FVEFUSE_OC_SHIFT                     7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVEFUSE_OC_ \
	MT6359_BUCK_VS1_OP_C G1
#define PMIC_DG_BINT_    FVEFUSE_OC_ASK                      1
#define PMIC_RG_INT_    FVCN33_1_OC_SHIFT                    7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVCN33_1_OC_
	MT6359_BUCK_VS1_OP_MO G1
#define PMIC_DG_BINT_    FVCN33_1_OC_ASK                     x1
#define PMICG_BINT_    FVCN33_2_OC_SHIFT                    7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVCN33_2_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_    FVCN33_2_OC_ASK                     x1
#define PMIC_BUINT_    FVCN13_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVCN13_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVCN13_OC_ASK                      0x1
#define PMIC_RGINT_    FVCN18_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVCN18_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVCN18_OC_ASK                      0x1
#define PMIC_DAINT_    FVA09_OC_SHIFT                       7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVA09_OC_    \
	MT6359_BUCK_VS1_OP_ G1
#define PMIC_DG_BINT_    FVA09_OC_ASK                        x1
#define PMIC_RGINT_    FVCAMIO_OC_SHIFT                     7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVCAMIO_OC_ \
	MT6359_BUCK_VS1_OP_C G1
#define PMIC_DG_BINT_    FVCAMIO_OC_ASK                      xK_VS2_LP_ADDR     INT_    FVA12_OC_SHIFT                       7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVA12_OC_    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DG_BINT_    FVA12_OC_ASK                      0 x
#define PMIC_DG_BINT_    FVAUX18_OC_SHIFT                     7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVAUX18_OC_ \
	MT6359_BUCK_VS1_OP_C G1
#define PMIC_DG_BINT_    FVAUX18_OC_ASK                      xF
#define PMIC_G_BINT_    FVAUD18_OC_SHIFT                     7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVAUD18_OC_ \
	MT6359_BUCK_VS1_OP_C G1
#define PMIC_DG_BINT_    FVAUD18_OC_ASK                      x1
#define PMIC_RG_INT_    FVIO18_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVIO18_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVIO18_OC_ASK                      0x1
#define PMIC_RG_INT_    FVSRAM_PROC1_OC_SHIFT                7
#defineLDO_TOP_INT_    FBUCK_VS2_LP_ADDR     INT_    FVSRAM_PROC1_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_    FVSRAM_PROC1_OC_ASK                 
x1
#define PMICLDO_INT_    FBUCK_SET_SHIFT                     7
#defineLDO_TOP_INT_    FBUCK_SET1
#define PMICLDO_INT_    FBUCK_SET_ \
	MT6359_BUCK_VS1_OP_C G1
F
efine PMIC_RG_BLDO_INT_    FBUCK_SET_ASK                      K_VS2_LP_ADDR  LDO_INT_    FBUCK_CLET_SHIFT                    7
#defineLDO_TOP_INT_    FBUCK_CLE_VS2_LP_ADDR  LDO_INT_    FBUCK_CLET \
	MT6359_BUCK_VS1_OP_C G1
F
efine PMIC_RG_BLDO_INT_    FBUCK_CLETASK                      K_VS2_LP_ADDR     INT_    FVSRAM_PROC2_OC_SHIFT                7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVSRAM_PROC2_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_    FVSRAM_PROC2_OC_ASK                 K_VS2_LP_ADDR     INT_    FVSRAM_OTHERS_OC_SHIFT               7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVSRAM_OTHERS_OC_    \
	MT6359_BUCK_G1
#define PMIC_DG_BINT_    FVSRAM_OTHERS_OC_ASK                
#define PMIC_DG_BINT_    FVSRAM_MD_OC_SHIFT                   7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVSRAM_MD_OC_T6359_BUCK_VS1_VOTER_C G1
#define PMIC_DG_BINT_    FVSRAM_MD_OC_ASK                    F
#define PMIC_G_BINT_    FVEMC_OC_SHIFT                       7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVEMC_OC_    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DG_BINT_    FVEMC_OC_ASK                      0 1
#define PMIC_RG_INT_    FVSIM1_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVSIM1_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVSIM1_OC_ASK                      01
#define PMIC_RG_INT_    FVSIM2_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVSIM2_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVSIM2_OC_ASK                      0x1
#define PMICG_BINT_    FVUSB_OC_SHIFT                       7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVUSB_OC_    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DG_BINT_    FVUSB_OC_ASK                      0 x1
#define PMIC_BUINT_    FVRFCK_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVRFCK_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVRFCK_OC_ASK                      0x1
#define PMIC_RGINT_    FVBBCK_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVBBCK_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVBBCK_OC_ASK                      0x1
#define PMIC_DAINT_    FVBIF28_OC_SHIFT                     7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVBIF28_OC_ \
	MT6359_BUCK_VS1_OP_C G1
#define PMIC_DG_BINT_    FVBIF28_OC_ASK                      x1
#define PMIC_RGINT_    FVIBR_OC_SHIFT                       7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVIBR_OC_    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DG_BINT_    FVIBR_OC_ASK                      0 xK_VS2_LP_ADDR     INT_    FVIO28_OC_SHIFT                      7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVIO28_OC_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BINT_    FVIO28_OC_ASK                      0x
#define PMIC_DG_BINT_    FVM18_OC_SHIFT                       7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVM18_OC_    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DG_BINT_    FVM18_OC_ASK                      0 xF
#define PMIC_G_BINT_    FVUFS_OC_SHIFT                       7
#defineLDO_TOP_INT_    FBUC
#define PMIC_DG_BINT_    FVUFS_OC_    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DG_BINT_    FVUFS_OC_ASK                      0 x1
#define PMIC_LDO_INT_    FBUC1_SET_SHIFT                     7
#defineLDO_TOP_INT_    FBUC1_SET1
#define PMICLDO_INT_    FBUC1_SET_ \
	MT6359_BUCK_VS1_OP_C G1
F
efine PMIC_RG_BLDO_INT_    FBUC1_SET_ASK                      K_VS2_LP_ADDR  LDO_INT_    FBUC1_CLET_SHIFT                    7
#defineLDO_TOP_INT_    FBUC1_CLE_VS2_LP_ADDR  LDO_INT_    FBUC1_CLET \
	MT6359_BUCK_VS1_OP_C G1
F
efine PMIC_RG_BLDO_INT_    FBUC1_CLETASK                      K_VS2_LP_ADDR     INT_STATUJOVFE28_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVFE28_OC_ \
	MT6359_BUCK_VS1_OP_CG1
#define PMIC_DG_BINT_STATUJOVFE28_OC_ASK                     K_VS2_LP_ADDR     INT_STATUJOVXO22_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVXO22_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVXO22_OC_ASK                     
#define PMIC_DG_BINT_STATUJOVRF18_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVRF18_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVRF18_OC_ASK                     F
#define PMIC_G_BINT_STATUJOVRF12_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVRF12_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVRF12_OC_ASK                     1
#define PMIC_RG_INT_STATUJOVEFUSE_OC_SHIFT                   7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVEFUSE_OC_ \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BINT_STATUJOVEFUSE_OC_ASK                    1
#define PMIC_RG_INT_STATUJOVCN33_1_OC_SHIFT                  7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVCN33_1_OC_
	MT6359_BUCK_VS1_OP_MG1
#define PMIC_DG_BINT_STATUJOVCN33_1_OC_ASK                   x1
#define PMICG_BINT_STATUJOVCN33_2_OC_SHIFT                  7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVCN33_2_OC_    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_STATUJOVCN33_2_OC_ASK                   x1
#define PMIC_BUINT_STATUJOVCN13_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVCN13_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVCN13_OC_ASK                     x1
#define PMIC_RGINT_STATUJOVCN18_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVCN18_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVCN18_OC_ASK                     x1
#define PMIC_DAINT_STATUJOVA09_OC_SHIFT                     7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVA09_OC_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BINT_STATUJOVA09_OC_ASK                      x1
#define PMIC_RGINT_STATUJOVCAMIO_OC_SHIFT                   7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVCAMIO_OC_ \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BINT_STATUJOVCAMIO_OC_ASK                    xK_VS2_LP_ADDR     INT_STATUJOVA12_OC_SHIFT                     7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVA12_OC_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BINT_STATUJOVA12_OC_ASK                      x
#define PMIC_DG_BINT_STATUJOVAUX18_OC_SHIFT                   7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVAUX18_OC_ \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BINT_STATUJOVAUX18_OC_ASK                    xF
#define PMIC_G_BINT_STATUJOVAUD18_OC_SHIFT                   7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVAUD18_OC_ \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BINT_STATUJOVAUD18_OC_ASK                    x1
#define PMIC_RG_INT_STATUJOVIO18_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVIO18_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVIO18_OC_ASK                     x1
#define PMIC_RG_INT_STATUJOVSRAM_PROC1_OC_SHIFT              7
#defineLDO_TOP_INT_STATUJK_VS2_LP_ADDR     INT_STATUJOVSRAM_PROC1_OC_    \
	MT6359_BUCKG1
#define PMIC_DG_BINT_STATUJOVSRAM_PROC1_OC_ASK               xx1
#define PMICG_BINT_STATUJOVSRAM_PROC2_OC_SHIFT              7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVSRAM_PROC2_OC_    \
	MT6359_BUCKG1
#define PMIC_DG_BINT_STATUJOVSRAM_PROC2_OC_ASK               K_VS2_LP_ADDR     INT_STATUJOVSRAM_OTHERS_OC_SHIFT             7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVSRAM_OTHERS_OC_    \
	MT6359_BUCG1
#define PMIC_DG_BINT_STATUJOVSRAM_OTHERS_OC_ASK              
#define PMIC_DG_BINT_STATUJOVSRAM_MD_OC_SHIFT                 7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVSRAM_MD_OC_T6359_BUCK_VS1_VOTER_G1
#define PMIC_DG_BINT_STATUJOVSRAM_MD_OC_ASK                  F
#define PMIC_G_BINT_STATUJOVEMC_OC_SHIFT                     7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVEMC_OC_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BINT_STATUJOVEMC_OC_ASK                      1
#define PMIC_RG_INT_STATUJOVSIM1_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVSIM1_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVSIM1_OC_ASK                     1
#define PMIC_RG_INT_STATUJOVSIM2_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVSIM2_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVSIM2_OC_ASK                     x1
#define PMICG_BINT_STATUJOVUSB_OC_SHIFT                     7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVUSB_OC_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BINT_STATUJOVUSB_OC_ASK                      x1
#define PMIC_BUINT_STATUJOVRFCK_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVRFCK_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVRFCK_OC_ASK                     x1
#define PMIC_RGINT_STATUJOVBBCK_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVBBCK_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVBBCK_OC_ASK                     x1
#define PMIC_DAINT_STATUJOVBIF28_OC_SHIFT                   7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVBIF28_OC_ \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BINT_STATUJOVBIF28_OC_ASK                    x1
#define PMIC_RGINT_STATUJOVIBR_OC_SHIFT                     7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVIBR_OC_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BINT_STATUJOVIBR_OC_ASK                      xK_VS2_LP_ADDR     INT_STATUJOVIO28_OC_SHIFT                    7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVIO28_OC_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BINT_STATUJOVIO28_OC_ASK                     x
#define PMIC_DG_BINT_STATUJOVM18_OC_SHIFT                     7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVM18_OC_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BINT_STATUJOVM18_OC_ASK                      xF
#define PMIC_G_BINT_STATUJOVUFS_OC_SHIFT                     7
#defineLDO_TOP_INT_STATUJ
#define PMIC_DG_BINT_STATUJOVUFS_OC_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BINT_STATUJOVUFS_OC_ASK                      x1
#define PMIC_RG_INT_RAW_STATUJOVFE28_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVFE28_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVFE28_OC_ASK                 K_VS2_LP_ADDR     INT_RAW_STATUJOVXO22_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVXO22_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVXO22_OC_ASK                 
#define PMIC_DG_BINT_RAW_STATUJOVRF18_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVRF18_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVRF18_OC_ASK                 F
#define PMIC_G_BINT_RAW_STATUJOVRF12_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVRF12_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVRF12_OC_ASK                 1
#define PMIC_RG_INT_RAW_STATUJOVEFUSE_OC_SHIFT               7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVEFUSE_OC_ \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_RAW_STATUJOVEFUSE_OC_ASK                1
#define PMIC_RG_INT_RAW_STATUJOVCN33_1_OC_SHIFT              7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVCN33_1_OC_
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BINT_RAW_STATUJOVCN33_1_OC_ASK               x1
#define PMICG_BINT_RAW_STATUJOVCN33_2_OC_SHIFT              7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVCN33_2_OC_    \
	MT6359_BUCKG1
#define PMIC_DG_BINT_RAW_STATUJOVCN33_2_OC_ASK               x1
#define PMIC_BUINT_RAW_STATUJOVCN13_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVCN13_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVCN13_OC_ASK                 x1
#define PMIC_RGINT_RAW_STATUJOVCN18_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVCN18_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVCN18_OC_ASK                 x1
#define PMIC_DAINT_RAW_STATUJOVA09_OC_SHIFT                 7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVA09_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_RAW_STATUJOVA09_OC_ASK                  x1
#define PMIC_RGINT_RAW_STATUJOVCAMIO_OC_SHIFT               7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVCAMIO_OC_ \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_RAW_STATUJOVCAMIO_OC_ASK                xK_VS2_LP_ADDR     INT_RAW_STATUJOVA12_OC_SHIFT                 7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVA12_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_RAW_STATUJOVA12_OC_ASK                  x
#define PMIC_DG_BINT_RAW_STATUJOVAUX18_OC_SHIFT               7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVAUX18_OC_ \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_RAW_STATUJOVAUX18_OC_ASK                xF
#define PMIC_G_BINT_RAW_STATUJOVAUD18_OC_SHIFT               7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVAUD18_OC_ \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_RAW_STATUJOVAUD18_OC_ASK                x1
#define PMIC_RG_INT_RAW_STATUJOVIO18_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVIO18_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVIO18_OC_ASK                 x1
#define PMIC_RG_INT_RAW_STATUJOVSRAM_PROC1_OC_SHIFT          7
#defineLDO_TOP_INT_RAW_STATUJK_VS2_LP_ADDR     INT_RAW_STATUJOVSRAM_PROC1_OC_    \
	MT6359_G1
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_PROC1_OC_ASK           xx1
#define PMICG_BINT_RAW_STATUJOVSRAM_PROC2_OC_SHIFT          7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_PROC2_OC_    \
	MT6359_G1
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_PROC2_OC_ASK           K_VS2_LP_ADDR     INT_RAW_STATUJOVSRAM_OTHERS_OC_SHIFT         7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_OTHERS_OC_    \
	MT6359G1
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_OTHERS_OC_ASK          
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_MD_OC_SHIFT             7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_MD_OC_T6359_BUCK_VS1_VOG1
#define PMIC_DG_BINT_RAW_STATUJOVSRAM_MD_OC_ASK              F
#define PMIC_G_BINT_RAW_STATUJOVEMC_OC_SHIFT                 7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVEMC_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_RAW_STATUJOVEMC_OC_ASK                  1
#define PMIC_RG_INT_RAW_STATUJOVSIM1_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVSIM1_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVSIM1_OC_ASK                 1
#define PMIC_RG_INT_RAW_STATUJOVSIM2_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVSIM2_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVSIM2_OC_ASK                 x1
#define PMICG_BINT_RAW_STATUJOVUSB_OC_SHIFT                 7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVUSB_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_RAW_STATUJOVUSB_OC_ASK                  x1
#define PMIC_BUINT_RAW_STATUJOVRFCK_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVRFCK_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVRFCK_OC_ASK                 x1
#define PMIC_RGINT_RAW_STATUJOVBBCK_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVBBCK_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVBBCK_OC_ASK                 x1
#define PMIC_DAINT_RAW_STATUJOVBIF28_OC_SHIFT               7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVBIF28_OC_ \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BINT_RAW_STATUJOVBIF28_OC_ASK                x1
#define PMIC_RGINT_RAW_STATUJOVIBR_OC_SHIFT                 7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVIBR_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_RAW_STATUJOVIBR_OC_ASK                  xK_VS2_LP_ADDR     INT_RAW_STATUJOVIO28_OC_SHIFT                7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVIO28_OC_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BINT_RAW_STATUJOVIO28_OC_ASK                 x
#define PMIC_DG_BINT_RAW_STATUJOVM18_OC_SHIFT                 7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVM18_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_RAW_STATUJOVM18_OC_ASK                  xF
#define PMIC_G_BINT_RAW_STATUJOVUFS_OC_SHIFT                 7
#defineLDO_TOP_INT_RAW_STATUJ
#define PMIC_DG_BINT_RAW_STATUJOVUFS_OC_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BINT_RAW_STATUJOVUFS_OC_ASK                  x1
#define PMIC_RG_LDO_MON_FLAGNSEN_SHIFT                       7
#defineLDO_TEST_BUCK_VS2_LP_ADDR     LDO_MON_FLAGNSEN_    \
	MT6359_BUCK_VS1_OP _G1
efine PMIC_RG_B   LDO_MON_FLAGNSEN_ASK                      0 K_VS2_LP_ADDR     LDO_INT_FLAGNN_FPI_TRAP_SHIFT                7
#defineLDO_TEST_BUCK_VS2_LP_ADDR     LDO_INT_FLAGNN_F    \
	MT6359_BUCK_VS1_OP _CG1
#define PMIC_DG_ LDO_INT_FLAGNN_FASK                      0  x1
#define PMIC_RGLDO_MON_GRPNSEN_SHIFT                        7
#defineLDO_TEST_BUCK_VS2_LP_ADDR     LDO_MON_GRPNSEN_    \
	MT6359_BUCK_VS1_OP _CG1
#define PMIC_DG_ LDO_MON_GRPNSEN_ASK                      0  xK_VS2_LP_ADDR     LDO_WDT_MODEFPI_TRAP_SHIFT                   7
#defineLDO_TOP_CON_VS2_LP_ADDR     LDO_WDT_MODEF    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_WDT_MODEFASK                          0 K_VS2_LP_ADDR     LDO_DUMMY_LOAD_GATED_DIJOR_REV_SHIFT         7
#defineLDO_TOP_CON_VS2_LP_ADDR     LDO_DUMMY_LOAD_GATED_DIJO \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_DUMMY_LOAD_GATED_DIJOASK                
#define PMIC_DG_BLDO_LP_PROT_DIJABLEFPI_TRAP_SHIFT            7
#defineLDO_TOP_CON_VS2_LP_ADDR     LDO_LP_PROT_DIJABLEF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_LP_PROT_DIJABLEFASK                     F
#define PMIC_G_BLDO_SLEEP_CTRL_MODEFPI_TRAP_SHIFT            7
#defineLDO_TOP_CON_VS2_LP_ADDR     LDO_SLEEP_CTRL_MODEF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_SLEEP_CTRL_MODEFASK                     1
#define PMIC_RG_LDO_TOP_RSV1FPI_TRAP_SHIFT                   7
#defineLDO_TOP_CON_VS2_LP_ADDR     LDO_TOP_RSV1F    \
	MT6359_BUCK_VS1_OP _C _CG1efine PMIC_RG_B   LDO_TOP_RSV1FASK                          0 x1
#define PMIC_DALDO_TOP_RSV0FPI_TRAP_SHIFT                   7
#defineLDO_TOP_CON_VS2_LP_ADDR     LDO_TOP_RSV0F    \
	MT6359_BUCK_VS1_OP _C _CG1efine PMIC_RG_B   LDO_TOP_RSV0FASK                          0 xF
#define PMIC_G_BVRTC28_N_FPI_TRAP_SHIFT                      7
#defineVRTC28_CON_VS2_LP_ADDR     VRTC28_N_F    \
	MT6359_BUCK_VS1_OP _C _C _OG1
#define PMIC_DG_BVRTC28_N_FASK                          0    
#define PMIC_DDABVRTC28_N_FPI_TRAP_SHIFT                      7
#defineVRTC28_CON_VS2_LP_ADDR  DABVRTC28_N_F    \
	MT6359_BUCK_VS1_OP _C _C _OG1
#define PMIC_DDABVRTC28_N_FASK                          0    
x1
#define PMICG_BVAUX18_OFF_ACKTIMENSEN_SHIFT                 7
#defineVAUX18_ACK1
#define PMICG_BVAUX18_OFF_ACKTIMENSEN_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BVAUX18_OFF_ACKTIMENSEN_ASK                  K_VS2_LP_ADDR     VAUX18_LP_ACKTIMENSEN_SHIFT                  7
#defineVAUX18_ACK1
#define PMICG_BVAUX18_LP_ACKTIMENSEN_    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BVAUX18_LP_ACKTIMENSEN_ASK                   
#define PMIC_DG_BVBIF28_OFF_ACKTIMENSEN_SHIFT                 7
#defineVBIF28_ACK1
#define PMICG_BVBIF28_OFF_ACKTIMENSEN_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BVBIF28_OFF_ACKTIMENSEN_ASK                  K_VS2_LP_ADDR     VBIF28_LP_ACKTIMENSEN_SHIFT                  7
#defineVBIF28_ACK1
#define PMICG_BVBIF28_LP_ACKTIMENSEN_    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BVBIF28_LP_ACKTIMENSEN_ASK                   
#define PMIC_DG_BVOW LDO_VSRAM_BURE_DVS_DONEFPI_TRAP_SHIFT    7
#defineVOW DVS_CON_VS2_LP_ADDR     VOW LDO_VSRAM_BURE_DVS_DONEF    \
	MT6359_BUG1
#define PMIC_DG_BVOW LDO_VSRAM_BURE_DVS_DONEFASK             K_VS2_LP_ADDR     VOW LDO_VSRAM_BURE_DVS_SW_MODEFPI_TRAP_SHIFT 7
#defineVOW DVS_CON_VS2_LP_ADDR     VOW LDO_VSRAM_BURE_DVS_SW_MODEF    \
	MT6359G1
#define PMIC_DG_BVOW LDO_VSRAM_BURE_DVS_SW_MODEFASK          
#define PMIC_DG_BLDO_VXO22_N_FAW_MODEFPI_TRAP_SHIFTP_SHIFT    7
#defineVXO22_CON_VS2_LP_ADDR     LDO_VXO22_N_FAW_MODEF \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BLDO_VXO22_N_FAW_MODEFASK                    K_VS2_LP_ADDR     LDO_VXO22_N_FTEST_SHIFT                      7
#defineVXO22_CON_VS2_LP_ADDR     LDO_VXO22_N_FTEST_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VXO22_N_FTEST_ASK                      0
#define PMIC_DLDO_TOP_ELR_LN_FPI_TRAP_SHIFT                   7
#defineLDO_TOP_ELR_NUM#define PMIC_DLDO_TOP_ELR_LN_F    \
	MT6359_BUCK_VS1_OP _C _CG1eefine PMIC_RG_BLDO_TOP_ELR_LN_FASK                          0 K_VS2_LP_ADDR     LDO_VRFCK_ANANSEN_SHIFT                      7
#defineLDO_VRFCK_ELE_VS2_LP_ADDR     LDO_VRFCK_ANANSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VRFCK_ANANSEN_ASK                      0K_VS2_LP_ADDR     LDO_VSRAM_PROC1_VOSEN_LIMITNSEN_SHIFT        7
#defineLDO_VSRAM_VLIMITNELE_VS2_LP_ADDR     LDO_VSRAM_PROC1_VOSEN_LIMITNSEN_    \
	MT6350x1
#define PMIC_RG_LDO_VSRAM_PROC1_VOSEN_LIMITNSEN_ASK         K_VS2_LP_ADDR     LDO_VSRAM_PROC2_VOSEN_LIMITNSEN_SHIFT        7
#defineLDO_VSRAM_VLIMITNELE_VS2_LP_ADDR     LDO_VSRAM_PROC2_VOSEN_LIMITNSEN_    \
	MT6350x1
#define PMIC_RG_LDO_VSRAM_PROC2_VOSEN_LIMITNSEN_ASK         1
#define PMIC_RGGLDO_VSRAM_OTHERS_VOSEN_LIMITNSEN_SHIFT       7
#defineLDO_VSRAM_VLIMITNELE_VS2_LP_ADDR     LDO_VSRAM_OTHERS_VOSEN_LIMITNSEN_    \
	MT630x1
#define PMIC_RG_LDO_VSRAM_OTHERS_VOSEN_LIMITNSEN_ASK        1
#define PMIC_RG_LDO_VSRAM_MD_VOSEN_LIMITNSEN_SHIFT           7
#defineLDO_VSRAM_VLIMITNELE_VS2_LP_ADDR     LDO_VSRAM_MD_VOSEN_LIMITNSEN_    \
	MT6359_B0x1
#define PMIC_RG_LDO_VSRAM_MD_VOSEN_LIMITNSEN_ASK            x1
#define PMIC_BULDO_VSRAM_PROC1_VOSEN_SHIFT                  7
#defineLDO_VSRAM_PROC1_ELE_VS2_LP_ADDR     LDO_VSRAM_PROC1_VOSEN_    \
	MT6359_BUCK_VS1G17efine PMIC_RG_B   LDO_VSRAM_PROC1_VOSEN_ASK                   K_VS2_LP_ADDR     LDO_VSRAM_PROC2_VOSEN_SHIFT                  7
#defineLDO_VSRAM_PROC2NELE_VS2_LP_ADDR     LDO_VSRAM_PROC2_VOSEN_    \
	MT6359_BUCK_VS1G17efine PMIC_RG_B   LDO_VSRAM_PROC2_VOSEN_ASK                   K_VS2_LP_ADDR     LDO_VSRAM_OTHERS_VOSEN_SHIFT                 7
#defineLDO_VSRAM_OTHERS_ELE_VS2_LP_ADDR     LDO_VSRAM_OTHERS_VOSEN_    \
	MT6359_BUCK_VSG17efine PMIC_RG_B   LDO_VSRAM_OTHERS_VOSEN_ASK                  K_VS2_LP_ADDR     LDO_VSRAM_MD_VOSEN_SHIFT                     7
#defineLDO_VSRAM_MD_ELE_VS2_LP_ADDR     LDO_VSRAM_MD_VOSEN_    \
	MT6359_BUCK_VS1_OPG17efine PMIC_RG_B   LDO_VSRAM_MD_VOSEN_ASK                      K_VS2_LP_ADDR     VEMC_VOSEN_0FPI_TRAP_SHIFT                   7
#defineLDO_VEMC_ELR_K_VS2_LP_ADDR     VEMC_VOSEN_0F    \
	MT6359_BUCK_VS1_OP _C _CG1efine PMIC_RG_B   VEMC_VOSEN_0FASK                          0 K_VS2_LP_ADDR     VEMC_VOCAN_0FPI_TRAP_SHIFT                   7
#defineLDO_VEMC_ELR_K_VS2_LP_ADDR     VEMC_VOCAN_0F    \
	MT6359_BUCK_VS1_OP _C _CG1efine PMIC_RG_B   VEMC_VOCAN_0FASK                          0 1
#define PMIC_RG_VEMC_VOTRIM_0FPI_TRAP_SHIFT                  7
#defineLDO_VEMC_ELR_K_VS2_LP_ADDR     VEMC_VOTRIM_0F    \
	MT6359_BUCK_VS1_OP _C _G1efine PMIC_RG_B   VEMC_VOTRIM_0FASK                          0x1
#define PMIC_DAVEMC_VOSEN_1FPI_TRAP_SHIFT                   7
#defineLDO_VEMC_ELR_
#define PMIC_DG_BVEMC_VOSEN_1F    \
	MT6359_BUCK_VS1_OP _C _CG1efine PMIC_RG_B   VEMC_VOSEN_1FASK                          0 K_VS2_LP_ADDR     VEMC_VOCAN_1FPI_TRAP_SHIFT                   7
#defineLDO_VEMC_ELR_
#define PMIC_DG_BVEMC_VOCAN_1F    \
	MT6359_BUCK_VS1_OP _C _CG1efine PMIC_RG_B   VEMC_VOCAN_1FASK                          0 1
#define PMIC_RG_VEMC_VOTRIM_1FPI_TRAP_SHIFT                  7
#defineLDO_VEMC_ELR_
#define PMIC_DG_BVEMC_VOTRIM_1F    \
	MT6359_BUCK_VS1_OP _C _G1efine PMIC_RG_B   VEMC_VOTRIM_1FASK                          0x1
#define PMICLDO_GNR0_ANANIDFPI_TRAP_SHIFT                   7
#defineLDO_GNR0_DSNNID1
#define PMICLDO_GNR0_ANANIDF    \
	MT6359_BUCK_VS1_OP _C _CG1eefine PMIC_RG_BLDO_GNR0_ANANIDFASK                          0 K_VS2_LP_ADDR  LDO_GNR0_DIGNIDFPI_TRAP_SHIFT                   7
#defineLDO_GNR0_DSNNID1
#define PMICLDO_GNR0_DIGNIDF    \
	MT6359_BUCK_VS1_OP _C _CG1eefine PMIC_RG_BLDO_GNR0_DIGNIDFASK                          0 x1
#define PMICLDO_GNR0_ANANMINOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR0_DSNNREVK_VS2_LP_ADDR  LDO_GNR0_ANANMINOR_REVF    \
	MT6359_BUCK_VS1_OG1efine PMIC_RG_BLDO_GNR0_ANANMINOR_REVFASK                     K_VS2_LP_ADDR  LDO_GNR0_ANANMAJOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR0_DSNNREVK_VS2_LP_ADDR  LDO_GNR0_ANANMAJOR_REVF    \
	MT6359_BUCK_VS1_OG1efine PMIC_RG_BLDO_GNR0_ANANMAJOR_REVFASK                     1
#define PMIC_LDO_GNR0_DIGNMINOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR0_DSNNREVK_VS2_LP_ADDR  LDO_GNR0_DIGNMINOR_REVF    \
	MT6359_BUCK_VS1_OG1efine PMIC_RG_BLDO_GNR0_DIGNMINOR_REVFASK                     x1
#define PMICLDO_GNR0_DIGNMAJOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR0_DSNNREVK_VS2_LP_ADDR  LDO_GNR0_DIGNMAJOR_REVF    \
	MT6359_BUCK_VS1_OG1efine PMIC_RG_BLDO_GNR0_DIGNMAJOR_REVFASK                     xF
#define PMIC_LDO_GNR0_DSNNCBJOR_REV_SHIFT                    7
#defineLDO_GNR0_DSNNDBI
#define PMIC_LDO_GNR0_DSNNCBJO    \
	MT6359_BUCK_VS1_OP _C _G11
#define PMIC_LDO_GNR0_DSNNCBJOASK                          0K_VS2_LP_ADDR  LDO_GNR0_DSNNBIXOR_REV_SHIFT                    7
#defineLDO_GNR0_DSNNDBI
#define PMIC_LDO_GNR0_DSNNBIXO    \
	MT6359_BUCK_VS1_OP _C _G11
#define PMIC_LDO_GNR0_DSNNBIXOASK                          0F
#define PMIC_LDO_GNR0_DSNNESPOR_REV_SHIFT                    7
#defineLDO_GNR0_DSNNDBI
#define PMIC_LDO_GNR0_DSNNESPO    \
	MT6359_BUCK_VS1_OP _C _G1eefine PMIC_RG_BLDO_GNR0_DSNNESPOASK                          0x1
#define PMICLDO_GNR0_DSNNFPIOR_REV_SHIFT                    7
#defineLDO_GNR0_DSNNDXI
#define PMIC_LDO_GNR0_DSNNFPIO    \
	MT6359_BUCK_VS1_OP _C _G1eefine PMIC_RG_BLDO_GNR0_DSNNFPIOASK                          0K_VS2_LP_ADDR     LDO_VFE28_N_FPI_TRAP_SHIFT                   7
#defineLDO_VFE28_BUCK_VS2_LP_ADDR     LDO_VFE28_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VFE28_N_FASK                          0 K_VS2_LP_ADDR     LDO_VFE28_LPOR_REV_SHIFT                     7
#defineLDO_VFE28_BUCK_VS2_LP_ADDR     LDO_VFE28_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VFE28_LPOASK                          0 
#define PMIC_DG_BLDO_VFE28_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_STBTDF    \
	MT6359_BUCK_VS1_OP _CG11
#define PMIC_RG_LDO_VFE28_STBTDFASK                         K_VS2_LP_ADDR     LDO_VFE28_ULPOR_REV_SHIFT                    7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_ULPO    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DG_ LDO_VFE28_ULPOASK                          01
#define PMIC_RGGLDO_VFE28_OCFB_N_FPI_TRAP_SHIFT              7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VFE28_OCFB_N_FASK                      01
#define PMIC_RG_LDO_VFE28_OC_MODEFPI_TRAP_SHIFT              7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_OC_MODEF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VFE28_OC_MODEFASK                       x1
#define PMICG_BLDO_VFE28_OC_TSEN_SHIFT                      7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VFE28_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VFE28_DUMMY_LOAD_SHIFT                   7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G11
#define PMIC_RG_LDO_VFE28_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VFE28_OP_MODEFPI_TRAP_SHIFT              7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_OP_MODEF    \
	MT6359_BUCK_VS1_OP G1x1
#define PMIC_RGLDO_VFE28_OP_MODEFASK                      0
K_VS2_LP_ADDR     LDO_VFE28_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT    7
#defineLDO_VFE28_BUC
#define PMIC_DG_BLDO_VFE28_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BLDO_VFE28_CKFAW_MODEFASK                    xx1
#define PMICDABVFE28_B_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VFE28_MON_VS2_LP_ADDR  DABVFE28_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVFE28_B_N_FASK                          0   0#define PMIC_DDABVFE28_B_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VFE28_MON_VS2_LP_ADDR  DABVFE28_B_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVFE28_B_STBFASK                          0  
#define PMIC_DDABVFE28_B_LPOR_REV_SHIFT                       7
#defineLDO_VFE28_MON_VS2_LP_ADDR  DABVFE28_B_LPO    \
	MT6359_BUCK_VS1_OP _C _CC G1
#define PMIC_DDABVFE28_B_LPOASK                          0  01
#define PMIC_DABVFE28_L_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VFE28_MON_VS2_LP_ADDR  DABVFE28_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVFE28_L_N_FASK                          0   3#define PMIC_DDABVFE28_L_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VFE28_MON_VS2_LP_ADDR  DABVFE28_L_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVFE28_L_STBFASK                          0  4#define PMIC_DDABVFE28_OCFB_N_FPI_TRAP_SHIFT             FT   7
#defineLDO_VFE28_MON_VS2_LP_ADDR  DABVFE28_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _C G1
#define PMIC_DDABVFE28_OCFB_N_FASK                      00000x1
#define PMICDABVFE28_DUMMY_LOAD_SHIFT                  FT   7
#defineLDO_VFE28_MON_VS2_LP_ADDR  DABVFE28_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _C G13#define PMIC_DDABVFE28_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VFE28_HW0_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW0_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW0_OP_N_FASK                     K_VS2_LP_ADDR     LDO_VFE28_HW1_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW1_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW1_OP_N_FASK                     
#define PMIC_DG_BLDO_VFE28_HW2_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW2_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VFE28_HW3_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW3_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VFE28_HW4_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW4_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VFE28_HW5_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW5_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VFE28_HW6_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW6_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VFE28_HW7_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW7_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VFE28_HW8_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW8_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VFE28_HW9_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW9_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VFE28_HW10_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW10_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW10_OP_N_FASK                    
K_VS2_LP_ADDR     LDO_VFE28_HW11_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW11_OP_N_FASK                    x
#define PMIC_DG_BLDO_VFE28_HW12_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW12_OP_N_FASK                    xF
#define PMIC_G_BLDO_VFE28_HW13_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VFE28_HW14_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VFE28_SW_OP_N_FPI_TRAP_SHIFT             7
#defineLDO_VFE28_OP_N_1
#define PMIC_BULDO_VFE28_SW_OP_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BLDO_VFE28_SW_OP_N_FASK                      xx1
#define PMICG_BLDO_VFE28_OP_N_FAET_SHIFT                    7
#defineLDO_VFE28_OP_N__SET1
#define PMICG_BLDO_VFE28_OP_N_FAET_    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VFE28_OP_N_FAET_ASK                     K_VS2_LP_ADDR     LDO_VFE28_OP_N_FCLET_SHIFT                   7
#defineLDO_VFE28_OP_N__CLE_VS2_LP_ADDR     LDO_VFE28_OP_N_FCLET    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VFE28_OP_N_FCLETASK                     K_VS2_LP_ADDR     LDO_VFE28_HW0_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VFE28_HW1_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW1_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW1_OP_CFGFASK                    
#define PMIC_DG_BLDO_VFE28_HW2_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW2_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VFE28_HW3_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW3_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VFE28_HW4_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW4_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VFE28_HW5_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW5_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VFE28_HW6_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW6_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VFE28_HW7_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW7_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VFE28_HW8_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW8_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VFE28_HW9_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW9_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VFE28_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VFE28_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VFE28_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VFE28_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW11_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VFE28_HW11_OP_CFGFASK                   

#define PMIC_DG_BLDO_VFE28_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW12_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VFE28_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VFE28_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW13_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VFE28_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VFE28_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_HW14_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VFE28_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VFE28_SW_OP_CFGFPI_TRAP_SHIFT            7
#defineLDO_VFE28_OP_CFG_VS2_LP_ADDR     LDO_VFE28_SW_OP_CFGF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VFE28_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VFE28_OP_CFGFAET_SHIFT                   7
#defineLDO_VFE28_OP_CFG_SET1
#define PMICG_BLDO_VFE28_OP_CFGFAET_    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VFE28_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VFE28_OP_CFGFCLET_SHIFT                  7
#defineLDO_VFE28_OP_CFG_CLE_VS2_LP_ADDR     LDO_VFE28_OP_CFGFCLET    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VFE28_OP_CFGFCLETASK                    K_VS2_LP_ADDR     LDO_VXO22_N_FR_REV_SHIFT                     7
#defineLDO_VXO22_CONK_VS2_LP_ADDR     LDO_VXO22_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VXO22_N_FASK                          0 K_VS2_LP_ADDR     LDO_VXO22_LPOR_REV_SHIFT                     7
#defineLDO_VXO22_CONK_VS2_LP_ADDR     LDO_VXO22_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VXO22_LPOASK                          0 
#define PMIC_DG_BLDO_VXO22_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_STBTDF    \
	MT6359_BUCK_VS1_OP _CG11
#define PMIC_RG_LDO_VXO22_STBTDFASK                         K_VS2_LP_ADDR     LDO_VXO22_ULPOR_REV_SHIFT                    7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_ULPO    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DG_ LDO_VXO22_ULPOASK                          01
#define PMIC_RGGLDO_VXO22_OCFB_N_FPI_TRAP_SHIFT              7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VXO22_OCFB_N_FASK                      01
#define PMIC_RG_LDO_VXO22_OC_ ODEFPI_TRAP_SHIFT              7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_OC_MODEF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VXO22_OC_MODEFASK                       x1
#define PMICG_BLDO_VXO22_OC_TSEN_SHIFT                      7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VXO22_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VXO22_DUMMY_LOAD_SHIFT                   7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G11
#define PMIC_RG_LDO_VXO22_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VXO22_OP_MODEFPI_TRAP_SHIFT              7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_OP_MODEF    \
	MT6359_BUCK_VS1_OP G1x1
#define PMIC_RGLDO_VXO22_OP_MODEFASK                      0
K_VS2_LP_ADDR     LDO_VXO22_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT    7
#defineLDO_VXO22_CON
#define PMIC_DG_BLDO_VXO22_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BLDO_VXO22_CKFAW_MODEFASK                    xx1
#define PMICDABVXO22_B_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VXO22_MON_VS2_LP_ADDR  DABVXO22_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVXO22_B_N_FASK                          0   0#define PMIC_DDABVXO22_B_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VXO22_MON_VS2_LP_ADDR  DABVXO22_B_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVXO22_B_STBFASK                          0  
#define PMIC_DDABVXO22_B_LPOR_REV_SHIFT                       7
#defineLDO_VXO22_MON_VS2_LP_ADDR  DABVXO22_B_LPO    \
	MT6359_BUCK_VS1_OP _C _CC G1
#define PMIC_DDABVXO22_B_LPOASK                          0  01
#define PMIC_DABVXO22_L_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VXO22_MON_VS2_LP_ADDR  DABVXO22_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVXO22_L_N_FASK                          0   3#define PMIC_DDABVXO22_L_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VXO22_MON_VS2_LP_ADDR  DABVXO22_L_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVXO22_L_STBFASK                          0  4#define PMIC_DDABVXO22_OCFB_N_FPI_TRAP_SHIFT             FT   7
#defineLDO_VXO22_MON_VS2_LP_ADDR  DABVXO22_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _C G1
#define PMIC_DDABVXO22_OCFB_N_FASK                      00000x1
#define PMICDABVXO22_DUMMY_LOAD_SHIFT                  FT   7
#defineLDO_VXO22_MON_VS2_LP_ADDR  DABVXO22_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _C G13#define PMIC_DDABVXO22_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VXO22_HW0_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW0_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW0_OP_N_FASK                     K_VS2_LP_ADDR     LDO_VXO22_HW1_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW1_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW1_OP_N_FASK                     
#define PMIC_DG_BLDO_VXO22_HW2_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW2_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VXO22_HW3_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW3_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VXO22_HW4_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW4_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VXO22_HW5_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW5_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VXO22_HW6_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW6_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VXO22_HW7_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW7_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VXO22_HW8_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW8_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VXO22_HW9_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW9_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VXO22_HW10_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW10_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW10_OP_N_FASK                    
K_VS2_LP_ADDR     LDO_VXO22_HW11_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW11_OP_N_FASK                    x
#define PMIC_DG_BLDO_VXO22_HW12_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW12_OP_N_FASK                    xF
#define PMIC_G_BLDO_VXO22_HW13_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VXO22_HW14_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VXO22_SW_OP_N_FPI_TRAP_SHIFT             7
#defineLDO_VXO22_OP_N_1
#define PMIC_BULDO_VXO22_SW_OP_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BLDO_VXO22_SW_OP_N_FASK                      xx1
#define PMICG_BLDO_VXO22_OP_N_FAET_SHIFT                    7
#defineLDO_VXO22_OP_N_FAET1
#define PMICG_BLDO_VXO22_OP_N_FAET_    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VXO22_OP_N_FAET_ASK                     K_VS2_LP_ADDR     LDO_VXO22_OP_N_FCLET_SHIFT                   7
#defineLDO_VXO22_OP_N_FCLE_VS2_LP_ADDR     LDO_VXO22_OP_N_FCLET    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VXO22_OP_N_FCLETASK                     K_VS2_LP_ADDR     LDO_VXO22_HW0_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VXO22_HW1_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW1_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW1_OP_CFGFASK                    
#define PMIC_DG_BLDO_VXO22_HW2_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW2_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VXO22_HW3_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW3_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VXO22_HW4_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW4_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VXO22_HW5_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW5_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VXO22_HW6_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW6_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VXO22_HW7_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW7_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VXO22_HW8_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW8_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VXO22_HW9_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW9_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VXO22_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VXO22_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VXO22_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VXO22_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW11_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VXO22_HW11_OP_CFGFASK                   

#define PMIC_DG_BLDO_VXO22_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW12_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VXO22_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VXO22_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW13_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VXO22_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VXO22_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_HW14_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VXO22_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VXO22_SW_OP_CFGFPI_TRAP_SHIFT            7
#defineLDO_VXO22_OP_CFG_VS2_LP_ADDR     LDO_VXO22_SW_OP_CFGF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VXO22_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VXO22_OP_CFGFAET_SHIFT                   7
#defineLDO_VXO22_OP_CFGFAET1
#define PMICG_BLDO_VXO22_OP_CFGFAET_    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VXO22_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VXO22_OP_CFGFCLET_SHIFT                  7
#defineLDO_VXO22_OP_CFGFCLE_VS2_LP_ADDR     LDO_VXO22_OP_CFGFCLET    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VXO22_OP_CFGFCLETASK                    K_VS2_LP_ADDR     LDO_VRF18_N_FPI_TRAP_SHIFT                   7
#defineLDO_VRF18_CONK_VS2_LP_ADDR     LDO_VRF18_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VRF18_N_FASK                          0 K_VS2_LP_ADDR     LDO_VRF18_LPOR_REV_SHIFT                     7
#defineLDO_VRF18_CONK_VS2_LP_ADDR     LDO_VRF18_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VRF18_LPOASK                          0 
#define PMIC_DG_BLDO_VRF18_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_STBTDF    \
	MT6359_BUCK_VS1_OP _CG11
#define PMIC_RG_LDO_VRF18_STBTDFASK                         K_VS2_LP_ADDR     LDO_VRF18_ULPOR_REV_SHIFT                    7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_ULPO    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DG_ LDO_VRF18_ULPOASK                          01
#define PMIC_RGGLDO_VRF18_OCFB_N_FPI_TRAP_SHIFT              7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VRF18_OCFB_N_FASK                      01
#define PMIC_RG_LDO_VRF18_OC_MODEFPI_TRAP_SHIFT              7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_OC_MODEF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VRF18_OC_MODEFASK                       x1
#define PMICG_BLDO_VRF18_OC_TSEN_SHIFT                      7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VRF18_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VRF18_DUMMY_LOAD_SHIFT                   7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G11
#define PMIC_RG_LDO_VRF18_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VRF18_OP_MODEFPI_TRAP_SHIFT              7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_OP_MODEF    \
	MT6359_BUCK_VS1_OP G1x1
#define PMIC_RGLDO_VRF18_OP_MODEFASK                      0
K_VS2_LP_ADDR     LDO_VRF18_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT    7
#defineLDO_VRF18_CON
#define PMIC_DG_BLDO_VRF18_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BLDO_VRF18_CKFAW_MODEFASK                    xx1
#define PMICDABVRF18_B_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VRF18_MON_VS2_LP_ADDR  DABVRF18_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVRF18_B_N_FASK                          0   0#define PMIC_DDABVRF18_B_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VRF18_MON_VS2_LP_ADDR  DABVRF18_B_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVRF18_B_STBFASK                          0  
#define PMIC_DDABVRF18_B_LPOR_REV_SHIFT                       7
#defineLDO_VRF18_MON_VS2_LP_ADDR  DABVRF18_B_LPO    \
	MT6359_BUCK_VS1_OP _C _CC G1
#define PMIC_DDABVRF18_B_LPOASK                          0  01
#define PMIC_DABVRF18_L_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VRF18_MON_VS2_LP_ADDR  DABVRF18_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVRF18_L_N_FASK                          0   3#define PMIC_DDABVRF18_L_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VRF18_MON_VS2_LP_ADDR  DABVRF18_L_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVRF18_L_STBFASK                          0  4#define PMIC_DDABVRF18_OCFB_N_FPI_TRAP_SHIFT             FT   7
#defineLDO_VRF18_MON_VS2_LP_ADDR  DABVRF18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _C G1
#define PMIC_DDABVRF18_OCFB_N_FASK                      00000x1
#define PMICDABVRF18_DUMMY_LOAD_SHIFT                  FT   7
#defineLDO_VRF18_MON_VS2_LP_ADDR  DABVRF18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _C G13#define PMIC_DDABVRF18_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VRF18_HW0_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW0_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW0_OP_N_FASK                     K_VS2_LP_ADDR     LDO_VRF18_HW1_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW1_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW1_OP_N_FASK                     
#define PMIC_DG_BLDO_VRF18_HW2_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW2_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VRF18_HW3_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW3_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VRF18_HW4_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW4_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VRF18_HW5_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW5_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VRF18_HW6_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW6_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VRF18_HW7_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW7_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VRF18_HW8_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW8_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VRF18_HW9_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW9_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VRF18_HW10_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW10_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW10_OP_N_FASK                    
K_VS2_LP_ADDR     LDO_VRF18_HW11_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW11_OP_N_FASK                    x
#define PMIC_DG_BLDO_VRF18_HW12_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW12_OP_N_FASK                    xF
#define PMIC_G_BLDO_VRF18_HW13_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VRF18_HW14_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VRF18_SW_OP_N_FPI_TRAP_SHIFT             7
#defineLDO_VRF18_OP_N_1
#define PMIC_BULDO_VRF18_SW_OP_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BLDO_VRF18_SW_OP_N_FASK                      xx1
#define PMICG_BLDO_VRF18_OP_N_FAET_SHIFT                    7
#defineLDO_VRF18_OP_N_FAET1
#define PMICG_BLDO_VRF18_OP_N_FAET_    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VRF18_OP_N_FAET_ASK                     K_VS2_LP_ADDR     LDO_VRF18_OP_N_FCLET_SHIFT                   7
#defineLDO_VRF18_OP_N_FCLE_VS2_LP_ADDR     LDO_VRF18_OP_N_FCLET    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VRF18_OP_N_FCLETASK                     K_VS2_LP_ADDR     LDO_VRF18_HW0_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VRF18_HW1_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW1_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW1_OP_CFGFASK                    
#define PMIC_DG_BLDO_VRF18_HW2_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW2_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VRF18_HW3_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW3_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VRF18_HW4_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW4_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VRF18_HW5_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW5_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VRF18_HW6_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW6_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VRF18_HW7_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW7_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VRF18_HW8_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW8_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VRF18_HW9_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW9_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF18_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VRF18_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF18_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VRF18_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW11_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF18_HW11_OP_CFGFASK                   

#define PMIC_DG_BLDO_VRF18_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW12_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF18_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VRF18_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW13_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF18_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VRF18_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_HW14_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF18_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VRF18_SW_OP_CFGFPI_TRAP_SHIFT            7
#defineLDO_VRF18_OP_CFG_VS2_LP_ADDR     LDO_VRF18_SW_OP_CFGF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF18_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VRF18_OP_CFGFAET_SHIFT                   7
#defineLDO_VRF18_OP_CFGFAET1
#define PMICG_BLDO_VRF18_OP_CFGFAET_    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VRF18_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VRF18_OP_CFGFCLET_SHIFT                  7
#defineLDO_VRF18_OP_CFGFCLE_VS2_LP_ADDR     LDO_VRF18_OP_CFGFCLET    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VRF18_OP_CFGFCLETASK                    K_VS2_LP_ADDR     LDO_VRF12_N_FR_REV_SHIFT                     7
#defineLDO_VRF12_CONK_VS2_LP_ADDR     LDO_VRF12_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VRF12_N_FASK                          0 K_VS2_LP_ADDR     LDO_VRF12_LPOR_REV_SHIFT                     7
#defineLDO_VRF12_CONK_VS2_LP_ADDR     LDO_VRF12_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DG_ LDO_VRF12_LPOASK                          0 
#define PMIC_DG_BLDO_VRF12_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_STBTDF    \
	MT6359_BUCK_VS1_OP _CG11
#define PMIC_RG_LDO_VRF12_STBTDFASK                         K_VS2_LP_ADDR     LDO_VRF12_ULPOR_REV_SHIFT                    7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_ULPO    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DG_ LDO_VRF12_ULPOASK                          01
#define PMIC_RGGLDO_VRF12_OCFB_N_FPI_TRAP_SHIFT              7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VRF12_OCFB_N_FASK                      01
#define PMIC_RG_LDO_VRF12_OC_MODEFPI_TRAP_SHIFT              7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_OC_MODEF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VRF12_OC_MODEFASK                       x1
#define PMICG_BLDO_VRF12_OC_TSEN_SHIFT                      7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DG_BLDO_VRF12_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VRF12_DUMMY_LOAD_SHIFT                   7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G11
#define PMIC_RG_LDO_VRF12_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VRF12_OP_MODEFPI_TRAP_SHIFT              7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_OP_MODEF    \
	MT6359_BUCK_VS1_OP G1x1
#define PMIC_RGLDO_VRF12_OP_MODEFASK                      0
K_VS2_LP_ADDR     LDO_VRF12_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT    7
#defineLDO_VRF12_CON
#define PMIC_DG_BLDO_VRF12_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DG_BLDO_VRF12_CKFAW_MODEFASK                    xx1
#define PMICDABVRF12_B_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VRF12_MON_VS2_LP_ADDR  DABVRF12_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVRF12_B_N_FASK                          0   0#define PMIC_DDABVRF12_B_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VRF12_MON_VS2_LP_ADDR  DABVRF12_B_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVRF12_B_STBFASK                          0  
#define PMIC_DDABVRF12_B_LPOR_REV_SHIFT                       7
#defineLDO_VRF12_MON_VS2_LP_ADDR  DABVRF12_B_LPO    \
	MT6359_BUCK_VS1_OP _C _CC G1
#define PMIC_DDABVRF12_B_LPOASK                          0  01
#define PMIC_DABVRF12_L_N_FPI_TRAP_SHIFT             HIFT    7
#defineLDO_VRF12_MON_VS2_LP_ADDR  DABVRF12_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVRF12_L_N_FASK                          0   3#define PMIC_DDABVRF12_L_STBFPI_TRAP_SHIFT             HIFT   7
#defineLDO_VRF12_MON_VS2_LP_ADDR  DABVRF12_L_STBF    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVRF12_L_STBFASK                          0  4#define PMIC_DDABVRF12_OCFB_N_FPI_TRAP_SHIFT             FT   7
#defineLDO_VRF12_MON_VS2_LP_ADDR  DABVRF12_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _C G1
#define PMIC_DDABVRF12_OCFB_N_FASK                      00000x1
#define PMICDABVRF12_DUMMY_LOAD_SHIFT                  FT   7
#defineLDO_VRF12_MON_VS2_LP_ADDR  DABVRF12_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _C G13#define PMIC_DDABVRF12_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VRF12_HW0_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW0_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW0_OP_N_FASK                     K_VS2_LP_ADDR     LDO_VRF12_HW1_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW1_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW1_OP_N_FASK                     
#define PMIC_DG_BLDO_VRF12_HW2_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW2_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VRF12_HW3_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW3_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VRF12_HW4_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW4_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VRF12_HW5_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW5_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VRF12_HW6_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW6_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VRF12_HW7_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW7_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VRF12_HW8_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW8_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VRF12_HW9_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW9_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VRF12_HW10_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW10_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW10_OP_N_FASK                    
K_VS2_LP_ADDR     LDO_VRF12_HW11_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW11_OP_N_FASK                    x
#define PMIC_DG_BLDO_VRF12_HW12_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW12_OP_N_FASK                    xF
#define PMIC_G_BLDO_VRF12_HW13_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VRF12_HW14_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VRF12_SW_OP_N_FPI_TRAP_SHIFT             7
#defineLDO_VRF12_OP_N_1
#define PMIC_BULDO_VRF12_SW_OP_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_BLDO_VRF12_SW_OP_N_FASK                      xx1
#define PMICG_BLDO_VRF12_OP_N_FAET_SHIFT                    7
#defineLDO_VRF12_OP_N_FAET1
#define PMICG_BLDO_VRF12_OP_N_FAET_    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VRF12_OP_N_FAET_ASK                     K_VS2_LP_ADDR     LDO_VRF12_OP_N_FCLET_SHIFT                   7
#defineLDO_VRF12_OP_N_FCLE_VS2_LP_ADDR     LDO_VRF12_OP_N_FCLET    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VRF12_OP_N_FCLETASK                     K_VS2_LP_ADDR     LDO_VRF12_HW0_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VRF12_HW1_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW1_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW1_OP_CFGFASK                    
#define PMIC_DG_BLDO_VRF12_HW2_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW2_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VRF12_HW3_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW3_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VRF12_HW4_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW4_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VRF12_HW5_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW5_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VRF12_HW6_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW6_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VRF12_HW7_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW7_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VRF12_HW8_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW8_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VRF12_HW9_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW9_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VRF12_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VRF12_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF12_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VRF12_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW11_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF12_HW11_OP_CFGFASK                   

#define PMIC_DG_BLDO_VRF12_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW12_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF12_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VRF12_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW13_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF12_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VRF12_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_HW14_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VRF12_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VRF12_SW_OP_CFGFPI_TRAP_SHIFT            7
#defineLDO_VRF12_OP_CFG_VS2_LP_ADDR     LDO_VRF12_SW_OP_CFGF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VRF12_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VRF12_OP_CFGFAET_SHIFT                   7
#defineLDO_VRF12_OP_CFGFAET1
#define PMICG_BLDO_VRF12_OP_CFGFAET_    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VRF12_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VRF12_OP_CFGFCLET_SHIFT                  7
#defineLDO_VRF12_OP_CFGFCLE_VS2_LP_ADDR     LDO_VRF12_OP_CFGFCLET    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VRF12_OP_CFGFCLETASK                    K_VS2_LP_ADDR     LDO_VEFUSE_N_FPI_TRAP_SHIFT             FT   7
#defineLDO_VEFUSE_CONK_VS2_LP_ADDR     LDO_VEFUSE_N_F    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DG_ LDO_VEFUSE_N_FASK                      00000K_VS2_LP_ADDR     LDO_VEFUSE_LPOR_REV_SHIFT                    7
#defineLDO_VEFUSE_CONK_VS2_LP_ADDR     LDO_VEFUSE_LPO    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DG_ LDO_VEFUSE_LPOASK                      00000
#define PMIC_DG_ LDO_VEFUSE_STBTDFPI_TRAP_SHIFT               7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_STBTDF \
	MT6359_BUCK_VS1_OP_ _C G13#define PMIC_DG_ LDO_VEFUSE_STBTDFASK                      00K_VS2_LP_ADDR     LDO_VEFUSE_ULPOR_REV_SHIFT                   7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_ULPO    \
	MT6359_BUCK_VS1_OP _C G1
#define PMIC_DG_ LDO_VEFUSE_ULPOASK                          F
#define PMIC_G_BLDO_VEFUSE_OCFB_N_FPI_TRAP_SHIFT             7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_OCFB_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_ LDO_VEFUSE_OCFB_N_FASK                      1
#define PMIC_RG_LDO_VEFUSE_OC_MODEFPI_TRAP_SHIFT             7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_OC_MODEF    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_ LDO_VEFUSE_OC_MODEFASK                      x1
#define PMICG_BLDO_VEFUSE_OC_TSEN_SHIFT                     7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_OC_TSEN_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_ LDO_VEFUSE_OC_TSEN_ASK                      x1
#define PMIC_BULDO_VEFUSE_DUMMY_LOAD_SHIFT                  7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OPG13#define PMIC_DG_ LDO_VEFUSE_DUMMY_LOAD_ASK                   x1
#define PMIC_DALDO_VEFUSE_OP_MODEFPI_TRAP_SHIFT             7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_OP_MODEF    \
	MT6359_BUCK_VS1_OPG1x1
#define PMIC_RGLDO_VEFUSE_OP_MODEFASK                      xK_VS2_LP_ADDR     LDO_VEFUSE_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT   7
#defineLDO_VEFUSE_CON
#define PMIC_DG_ LDO_VEFUSE_CKFAW_MODEF \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_ LDO_VEFUSE_CKFAW_MODEFASK                   xx1
#define PMICDABVEFUSE_B_N_FPI_TRAP_SHIFT             HIFT   7
#defineLDO_VEFUSE_MON_VS2_LP_ADDR  DABVEFUSE_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVEFUSE_B_N_FASK                          0  0#define PMIC_DDABVEFUSE_B_STBFPI_TRAP_SHIFT             HIFT  7
#defineLDO_VEFUSE_MON_VS2_LP_ADDR  DABVEFUSE_B_STBF    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVEFUSE_B_STBFASK                          0 
#define PMIC_DDABVEFUSE_B_LPOR_REV_SHIFT                      7
#defineLDO_VEFUSE_MON_VS2_LP_ADDR  DABVEFUSE_B_LPO    \
	MT6359_BUCK_VS1_OP _C _CCG1
#define PMIC_DDABVEFUSE_B_LPOASK                          0  1
#define PMIC_DABVEFUSE_L_N_FPI_TRAP_SHIFT             HIFT   7
#defineLDO_VEFUSE_MON_VS2_LP_ADDR  DABVEFUSE_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVEFUSE_L_N_FASK                          0  3#define PMIC_DDABVEFUSE_L_STBFPI_TRAP_SHIFT             HIFT  7
#defineLDO_VEFUSE_MON_VS2_LP_ADDR  DABVEFUSE_L_STBF    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVEFUSE_L_STBFASK                          0 4#define PMIC_DDABVEFUSE_OCFB_N_FPI_TRAP_SHIFT            IFT  7
#defineLDO_VEFUSE_MON_VS2_LP_ADDR  DABVEFUSE_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _CG1
#define PMIC_DDABVEFUSE_OCFB_N_FASK                      0000x1
#define PMICDABVEFUSE_DUMMY_LOAD_SHIFT                  FT  7
#defineLDO_VEFUSE_MON_VS2_LP_ADDR  DABVEFUSE_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _CG13#define PMIC_DDABVEFUSE_DUMMY_LOAD_ASK                       x1
#define PMIC_BULDO_VEFUSE_HW0_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW0_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW0_OP_N_FASK                    K_VS2_LP_ADDR     LDO_VEFUSE_HW1_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW1_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW1_OP_N_FASK                    
#define PMIC_DG_BLDO_VEFUSE_HW2_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW2_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW2_OP_N_FASK                    1
#define PMIC_RGGLDO_VEFUSE_HW3_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW3_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW3_OP_N_FASK                    1
#define PMIC_RG_LDO_VEFUSE_HW4_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW4_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW4_OP_N_FASK                    1
#define PMIC_RG_LDO_VEFUSE_HW5_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW5_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW5_OP_N_FASK                    x1
#define PMICG_BLDO_VEFUSE_HW6_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW6_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW6_OP_N_FASK                    x1
#define PMIC_BULDO_VEFUSE_HW7_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW7_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW7_OP_N_FASK                    x1
#define PMIC_RGLDO_VEFUSE_HW8_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW8_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW8_OP_N_FASK                    x1
#define PMIC_DALDO_VEFUSE_HW9_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW9_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_HW9_OP_N_FASK                    x1
#define PMIC_RGLDO_VEFUSE_HW10_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW10_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW10_OP_N_FASK                   xK_VS2_LP_ADDR     LDO_VEFUSE_HW11_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW11_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW11_OP_N_FASK                   

#define PMIC_DG_BLDO_VEFUSE_HW12_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW12_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW12_OP_N_FASK                   
F
#define PMIC_G_BLDO_VEFUSE_HW13_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW13_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW13_OP_N_FASK                   
1
#define PMIC_RG_LDO_VEFUSE_HW14_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_HW14_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW14_OP_N_FASK                   
1
#define PMIC_RG_LDO_VEFUSE_SW_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VEFUSE_OP_N_1
#define PMIC_BULDO_VEFUSE_SW_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BLDO_VEFUSE_SW_OP_N_FASK                     
x1
#define PMICG_BLDO_VEFUSE_OP_N_FAET_SHIFT                   7
#defineLDO_VEFUSE_OP_N_FAET1
#define PMICG_BLDO_VEFUSE_OP_N_FAET_    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VEFUSE_OP_N_FAET_ASK                    K_VS2_LP_ADDR     LDO_VEFUSE_OP_N_FCLET_SHIFT                  7
#defineLDO_VEFUSE_OP_N_FCLE_VS2_LP_ADDR     LDO_VEFUSE_OP_N_FCLET    \
	MT6359_BUCK_VS1_G1eF
efine PMIC_RG_BG_BLDO_VEFUSE_OP_N_FCLETASK                    K_VS2_LP_ADDR     LDO_VEFUSE_HW0_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW0_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW0_OP_CFGFASK                   K_VS2_LP_ADDR     LDO_VEFUSE_HW1_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW1_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW1_OP_CFGFASK                   
#define PMIC_DG_BLDO_VEFUSE_HW2_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW2_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW2_OP_CFGFASK                   1
#define PMIC_RGGLDO_VEFUSE_HW3_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW3_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW3_OP_CFGFASK                   1
#define PMIC_RG_LDO_VEFUSE_HW4_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW4_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW4_OP_CFGFASK                   1
#define PMIC_RG_LDO_VEFUSE_HW5_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW5_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW5_OP_CFGFASK                   x1
#define PMICG_BLDO_VEFUSE_HW6_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW6_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW6_OP_CFGFASK                   x1
#define PMIC_BULDO_VEFUSE_HW7_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW7_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW7_OP_CFGFASK                   x1
#define PMIC_RGLDO_VEFUSE_HW8_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW8_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW8_OP_CFGFASK                   x1
#define PMIC_DALDO_VEFUSE_HW9_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW9_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VEFUSE_HW9_OP_CFGFASK                   x1
#define PMIC_RGLDO_VEFUSE_HW10_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW10_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VEFUSE_HW10_OP_CFGFASK                  xK_VS2_LP_ADDR     LDO_VEFUSE_HW11_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW11_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VEFUSE_HW11_OP_CFGFASK                  x
#define PMIC_DG_BLDO_VEFUSE_HW12_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW12_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VEFUSE_HW12_OP_CFGFASK                  xF
#define PMIC_G_BLDO_VEFUSE_HW13_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW13_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VEFUSE_HW13_OP_CFGFASK                  x1
#define PMIC_RG_LDO_VEFUSE_HW14_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_HW14_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VEFUSE_HW14_OP_CFGFASK                  x1
#define PMIC_RG_LDO_VEFUSE_SW_OP_CFGFPI_TRAP_SHIFT           7
#defineLDO_VEFUSE_OP_CFG_VS2_LP_ADDR     LDO_VEFUSE_SW_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VEFUSE_SW_OP_CFGFASK                    
x1
#define PMICG_BLDO_VEFUSE_OP_CFGFAET_SHIFT                  7
#defineLDO_VEFUSE_OP_CFGFAET1
#define PMICG_BLDO_VEFUSE_OP_CFGFAET_    \
	MT6359_BUCK_VS1G1eF
efine PMIC_RG_BG_BLDO_VEFUSE_OP_CFGFAET_ASK                   K_VS2_LP_ADDR     LDO_VEFUSE_OP_CFGFCLET_SHIFT                 7
#defineLDO_VEFUSE_OP_CFGFCLE_VS2_LP_ADDR     LDO_VEFUSE_OP_CFGFCLET    \
	MT6359_BUCK_VS1G1eF
efine PMIC_RG_BG_BLDO_VEFUSE_OP_CFGFCLETASK                   K_VS2_LP_ADDR     LDO_VCN33_1_N_F0FPI_TRAP_SHIFT               7
#defineLDO_VCN33_1_CONK_VS2_LP_ADDR     LDO_VCN33_1_N_F0F \
	MT6359_BUCK_VS1_OP_ _C G1
#define PMIC_DG_BLDO_VCN33_1_N_F0FASK                      00K_VS2_LP_ADDR     LDO_VCN33_1_LPOR_REV_SHIFT                   7
#defineLDO_VCN33_1_CONK_VS2_LP_ADDR     LDO_VCN33_1_LPO    \
	MT6359_BUCK_VS1_OP _C G1
#define PMIC_DG_ LDO_VCN33_1_LPOASK                      0000
#define PMIC_DG_ LDO_VCN33_1_STBTDFPI_TRAP_SHIFT              7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_STBTDF \
	MT6359_BUCK_VS1_OP_ _CG13#define PMIC_DG_ LDO_VCN33_1_STBTDFASK                      0K_VS2_LP_ADDR     LDO_VCN33_1_ULPOR_REV_SHIFT                  7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_ULPO    \
	MT6359_BUCK_VS1_OP _CG1
#define PMIC_DG_ LDO_VCN33_1_ULPOASK                         F
#define PMIC_G_BLDO_VCN33_1_OCFB_N_FPI_TRAP_SHIFT            7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_OCFB_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_1_OCFB_N_FASK                     1
#define PMIC_RG_LDO_VCN33_1_OC_MODEFPI_TRAP_SHIFT            7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_OC_MODEF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_1_OC_MODEFASK                     x1
#define PMICG_BLDO_VCN33_1_OC_TSEN_SHIFT                    7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_OC_TSEN_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_1_OC_TSEN_ASK                     x1
#define PMIC_BULDO_VCN33_1_DUMMY_LOAD_SHIFT                 7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OG13#define PMIC_DG_ LDO_VCN33_1_DUMMY_LOAD_ASK                  x1
#define PMIC_DALDO_VCN33_1_OP_MODEFPI_TRAP_SHIFT            7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_OP_MODEF    \
	MT6359_BUCK_VS1_OG1x1
#define PMIC_RGLDO_VCN33_1_OP_MODEFASK                     
K_VS2_LP_ADDR     LDO_VCN33_1_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT  7
#defineLDO_VCN33_1_CON
#define PMIC_DG_ LDO_VCN33_1_CKFAW_MODEF \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_1_CKFAW_MODEFASK                  xx1
#define PMICDABVCN33_1_B_N_FPI_TRAP_SHIFT             HIFT  7
#defineLDO_VCN33_1_MON_VS2_LP_ADDR  DABVCN33_1_B_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVCN33_1_B_N_FASK                          0 K_VS2_LP_ADDR  DABVCN33_1_B_STBFPI_TRAP_SHIFT             HIFT 7
#defineLDO_VCN33_1_MON_VS2_LP_ADDR  DABVCN33_1_B_STBF    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DDABVCN33_1_B_STBFASK                          0
#define PMIC_DDABVCN33_1_B_LPOR_REV_SHIFT                     7
#defineLDO_VCN33_1_MON_VS2_LP_ADDR  DABVCN33_1_B_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVCN33_1_B_LPOASK                          0 1
#define PMIC_DABVCN33_1_L_N_FPI_TRAP_SHIFT             HIFT  7
#defineLDO_VCN33_1_MON_VS2_LP_ADDR  DABVCN33_1_L_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVCN33_1_L_N_FASK                          0 3#define PMIC_DDABVCN33_1_L_STBFPI_TRAP_SHIFT             HIFT 7
#defineLDO_VCN33_1_MON_VS2_LP_ADDR  DABVCN33_1_L_STBF    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DDABVCN33_1_L_STBFASK                          04#define PMIC_DDABVCN33_1_OCFB_N_FPI_TRAP_SHIFT           HIFT 7
#defineLDO_VCN33_1_MON_VS2_LP_ADDR  DABVCN33_1_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _G1
#define PMIC_DDABVCN33_1_OCFB_N_FASK                      000x1
#define PMICDABVCN33_1_DUMMY_LOAD_SHIFT                  FT 7
#defineLDO_VCN33_1_MON_VS2_LP_ADDR  DABVCN33_1_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _G13#define PMIC_DDABVCN33_1_DUMMY_LOAD_ASK                      x1
#define PMIC_BULDO_VCN33_1_HW0_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW0_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW0_OP_N_FASK                   K_VS2_LP_ADDR     LDO_VCN33_1_HW1_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW1_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW1_OP_N_FASK                   
#define PMIC_DG_BLDO_VCN33_1_HW2_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW2_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW2_OP_N_FASK                   1
#define PMIC_RGGLDO_VCN33_1_HW3_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW3_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW3_OP_N_FASK                   1
#define PMIC_RG_LDO_VCN33_1_HW4_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW4_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW4_OP_N_FASK                   1
#define PMIC_RG_LDO_VCN33_1_HW5_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW5_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW5_OP_N_FASK                   x1
#define PMICG_BLDO_VCN33_1_HW6_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW6_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW6_OP_N_FASK                   x1
#define PMIC_BULDO_VCN33_1_HW7_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW7_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW7_OP_N_FASK                   x1
#define PMIC_RGLDO_VCN33_1_HW8_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW8_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW8_OP_N_FASK                   x1
#define PMIC_DALDO_VCN33_1_HW9_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW9_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_HW9_OP_N_FASK                   x1
#define PMIC_RGLDO_VCN33_1_HW10_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW10_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW10_OP_N_FASK                  
K_VS2_LP_ADDR     LDO_VCN33_1_HW11_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW11_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW11_OP_N_FASK                  x
#define PMIC_DG_BLDO_VCN33_1_HW12_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW12_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW12_OP_N_FASK                  xF
#define PMIC_G_BLDO_VCN33_1_HW13_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW13_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW13_OP_N_FASK                  x1
#define PMIC_RG_LDO_VCN33_1_HW14_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_HW14_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW14_OP_N_FASK                  x1
#define PMIC_RG_LDO_VCN33_1_SW_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VCN33_1_OP_N_1
#define PMIC_BULDO_VCN33_1_SW_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VCN33_1_SW_OP_N_FASK                    
x1
#define PMICG_BLDO_VCN33_1_OP_N_FAET_SHIFT                  7
#defineLDO_VCN33_1_OP_N_FAET1
#define PMICG_BLDO_VCN33_1_OP_N_FAET_    \
	MT6359_BUCK_VS1G1eF
efine PMIC_RG_BG_BLDO_VCN33_1_OP_N_FAET_ASK                   K_VS2_LP_ADDR     LDO_VCN33_1_OP_N_FCLET_SHIFT                 7
#defineLDO_VCN33_1_OP_N_FCLE_VS2_LP_ADDR     LDO_VCN33_1_OP_N_FCLET    \
	MT6359_BUCK_VS1G1eF
efine PMIC_RG_BG_BLDO_VCN33_1_OP_N_FCLETASK                   K_VS2_LP_ADDR     LDO_VCN33_1_HW0_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW0_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW0_OP_CFGFASK                  K_VS2_LP_ADDR     LDO_VCN33_1_HW1_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW1_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW1_OP_CFGFASK                  x#define PMIC_DG_BLDO_VCN33_1_HW2_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW2_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW2_OP_CFGFASK                  1
#define PMIC_RGGLDO_VCN33_1_HW3_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW3_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW3_OP_CFGFASK                  1
#define PMIC_RG_LDO_VCN33_1_HW4_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW4_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW4_OP_CFGFASK                  1
#define PMIC_RG_LDO_VCN33_1_HW5_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW5_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW5_OP_CFGFASK                  x1
#define PMICG_BLDO_VCN33_1_HW6_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW6_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW6_OP_CFGFASK                  x1
#define PMIC_BULDO_VCN33_1_HW7_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW7_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW7_OP_CFGFASK                  x1
#define PMIC_RGLDO_VCN33_1_HW8_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW8_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW8_OP_CFGFASK                  x1
#define PMIC_DALDO_VCN33_1_HW9_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW9_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_1_HW9_OP_CFGFASK                  x1
#define PMIC_RGLDO_VCN33_1_HW10_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW10_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_1_HW10_OP_CFGFASK                 
K_VS2_LP_ADDR     LDO_VCN33_1_HW11_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW11_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_1_HW11_OP_CFGFASK                 

#define PMIC_DG_BLDO_VCN33_1_HW12_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW12_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_1_HW12_OP_CFGFASK                 
F
#define PMIC_G_BLDO_VCN33_1_HW13_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW13_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_1_HW13_OP_CFGFASK                 
1
#define PMIC_RG_LDO_VCN33_1_HW14_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_HW14_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_1_HW14_OP_CFGFASK                 
1
#define PMIC_RG_LDO_VCN33_1_SW_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN33_1_OP_CFG_VS2_LP_ADDR     LDO_VCN33_1_SW_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_1_SW_OP_CFGFASK                   
x1
#define PMICG_BLDO_VCN33_1_OP_CFGFAET_SHIFT                 7
#defineLDO_VCN33_1_OP_CFGFAET1
#define PMICG_BLDO_VCN33_1_OP_CFGFAET_    \
	MT6359_BUCK_VSG1eF
efine PMIC_RG_BG_BLDO_VCN33_1_OP_CFGFAET_ASK                  K_VS2_LP_ADDR     LDO_VCN33_1_OP_CFGFCLET_SHIFT                7
#defineLDO_VCN33_1_OP_CFGFCLE_VS2_LP_ADDR     LDO_VCN33_1_OP_CFGFCLET    \
	MT6359_BUCK_VSG1eF
efine PMIC_RG_BG_BLDO_VCN33_1_OP_CFGFCLETASK                  K_VS2_LP_ADDR     LDO_VCN33_1_N_F1FPI_TRAP_SHIFT               7
#defineLDO_VCN33_1_MULTI_SW_VS2_LP_ADDR     LDO_VCN33_1_N_F1F \
	MT6359_BUCK_VS1_OP_ _C G1
#define PMIC_DG_BLDO_VCN33_1_N_F1FASK                      00
x1
#define PMICLDO_GNR1FPNA_IDFPI_TRAP_SHIFT                   7
#defineLDO_GNR1FDSN_ID1
#define PMICLDO_GNR1FPNA_IDF    \
	MT6359_BUCK_VS1_OP _C _CG1
efine PMIC_RG_BLDO_GNR1FPNA_IDFASK                          0 K_VS2_LP_ADDR  LDO_GNR1FDIG_IDFPI_TRAP_SHIFT                   7
#defineLDO_GNR1FDSN_ID1
#define PMICLDO_GNR1FDIG_IDF    \
	MT6359_BUCK_VS1_OP _C _CG1
efine PMIC_RG_BLDO_GNR1FDIG_IDFASK                          0 8fine PMIC_RG_BLDO_GNR1FPNA_MINOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR1FDSN_REVK_VS2_LP_ADDR  LDO_GNR1FPNA_MINOR_REVF    \
	MT6359_BUCK_VS1_OG1e_VS2_LP_ADDR  LDO_GNR1FPNA_MINOR_REVFASK                     K_VS2_LP_ADDR  LDO_GNR1FPNA_MAJOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR1FDSN_REVK_VS2_LP_ADDR  LDO_GNR1FPNA_MAJOR_REVF    \
	MT6359_BUCK_VS1_OG1e_VS2_LP_ADDR  LDO_GNR1FPNA_MAJOR_REVFASK                     1
#define PMIC_LDO_GNR1FDIG_MINOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR1FDSN_REVK_VS2_LP_ADDR  LDO_GNR1FDIG_MINOR_REVF    \
	MT6359_BUCK_VS1_OG1e_VS2_LP_ADDR  LDO_GNR1FDIG_MINOR_REVFASK                     8fine PMIC_RG_BLDO_GNR1FDIG_MAJOR_REVFPI_TRAP_SHIFT            7
#defineLDO_GNR1FDSN_REVK_VS2_LP_ADDR  LDO_GNR1FDIG_MAJOR_REVF    \
	MT6359_BUCK_VS1_OG1e_VS2_LP_ADDR  LDO_GNR1FDIG_MAJOR_REVFASK                     
F
#define PMIC_LDO_GNR1FDSN_CBSFPI_TRAP_SHIFT             HIFT 7
#defineLDO_GNR1FDSN_DBI
#define PMIC_LDO_GNR1FDSN_CBSF    \
	MT6359_BUCK_VS1_OP _C _G13
#define PMIC_LDO_GNR1FDSN_CBSFASK                      00000K_VS2_LP_ADDR  LDO_GNR1FDSN_BIXFPI_TRAP_SHIFT             HIFT 7
#defineLDO_GNR1FDSN_DBI
#define PMIC_LDO_GNR1FDSN_BIXF    \
	MT6359_BUCK_VS1_OP _C _G13
#define PMIC_LDO_GNR1FDSN_BIXFASK                      00000F
#define PMIC_LDO_GNR1FDSN_ESPOR_REV_SHIFT                    7
#defineLDO_GNR1FDSN_DBI
#define PMIC_LDO_GNR1FDSN_ESPO    \
	MT6359_BUCK_VS1_OP _C _G1
efine PMIC_RG_BLDO_GNR1FDSN_ESPOASK                      000008fine PMIC_RG_BLDO_GNR1FDSN_FPIOR_REV_SHIFT                    7
#defineLDO_GNR1FDSN_DXI
#define PMIC_LDO_GNR1FDSN_FPIO    \
	MT6359_BUCK_VS1_OP _C _G1
efine PMIC_RG_BLDO_GNR1FDSN_FPIOASK                      00000K_VS2_LP_ADDR     LDO_VCN33_2_N_F0FPI_TRAP_SHIFT               7
#defineLDO_VCN33_2_CONK_VS2_LP_ADDR     LDO_VCN33_2_N_F0F \
	MT6359_BUCK_VS1_OP_ _C G1
#define PMIC_DG_BLDO_VCN33_2_N_F0FASK                      00K_VS2_LP_ADDR     LDO_VCN33_2_LPOR_REV_SHIFT                   7
#defineLDO_VCN33_2_CONK_VS2_LP_ADDR     LDO_VCN33_2_LPO    \
	MT6359_BUCK_VS1_OP _C G1
#define PMIC_DG_ LDO_VCN33_2_LPOASK                      0000
#define PMIC_DG_ LDO_VCN33_2_STBTDFPI_TRAP_SHIFT              7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_STBTDF \
	MT6359_BUCK_VS1_OP_ _CG13#define PMIC_DG_ LDO_VCN33_2_STBTDFASK                      0K_VS2_LP_ADDR     LDO_VCN33_2_ULPOR_REV_SHIFT                  7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_ULPO    \
	MT6359_BUCK_VS1_OP _CG1
#define PMIC_DG_ LDO_VCN33_2_ULPOASK                         F
#define PMIC_G_BLDO_VCN33_2_OCFB_N_FPI_TRAP_SHIFT            7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_OCFB_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_2_OCFB_N_FASK                     1
#define PMIC_RG_LDO_VCN33_2_OC_MODEFPI_TRAP_SHIFT            7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_OC_MODEF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_2_OC_MODEFASK                     x1
#define PMICG_BLDO_VCN33_2_OC_TSEN_SHIFT                    7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_OC_TSEN_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_2_OC_TSEN_ASK                     x1
#define PMIC_BULDO_VCN33_2_DUMMY_LOAD_SHIFT                 7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OG13#define PMIC_DG_ LDO_VCN33_2_DUMMY_LOAD_ASK                  x1
#define PMIC_DALDO_VCN33_2_OP_MODEFPI_TRAP_SHIFT            7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_OP_MODEF    \
	MT6359_BUCK_VS1_OG1x1
#define PMIC_RGLDO_VCN33_2_OP_MODEFASK                     
K_VS2_LP_ADDR     LDO_VCN33_2_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT  7
#defineLDO_VCN33_2_CON
#define PMIC_DG_ LDO_VCN33_2_CKFAW_MODEF \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN33_2_CKFAW_MODEFASK                  xx1
#define PMICDABVCN33_2_B_N_FPI_TRAP_SHIFT             HIFT  7
#defineLDO_VCN33_2_MON_VS2_LP_ADDR  DABVCN33_2_B_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVCN33_2_B_N_FASK                          0 K_VS2_LP_ADDR  DABVCN33_2_B_STBFPI_TRAP_SHIFT             HIFT 7
#defineLDO_VCN33_2_MON_VS2_LP_ADDR  DABVCN33_2_B_STBF    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DDABVCN33_2_B_STBFASK                          0
#define PMIC_DDABVCN33_2_B_LPOR_REV_SHIFT                     7
#defineLDO_VCN33_2_MON_VS2_LP_ADDR  DABVCN33_2_B_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVCN33_2_B_LPOASK                          0 1
#define PMIC_DABVCN33_2_L_N_FPI_TRAP_SHIFT             HIFT  7
#defineLDO_VCN33_2_MON_VS2_LP_ADDR  DABVCN33_2_L_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_DDABVCN33_2_L_N_FASK                          0 3#define PMIC_DDABVCN33_2_L_STBFPI_TRAP_SHIFT             HIFT 7
#defineLDO_VCN33_2_MON_VS2_LP_ADDR  DABVCN33_2_L_STBF    \
	MT6359_BUCK_VS1_OP _C _G1
#define PMIC_DDABVCN33_2_L_STBFASK                          04#define PMIC_DDABVCN33_2_OCFB_N_FPI_TRAP_SHIFT           HIFT 7
#defineLDO_VCN33_2_MON_VS2_LP_ADDR  DABVCN33_2_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _G1
#define PMIC_DDABVCN33_2_OCFB_N_FASK                         x1
#define PMICDABVCN33_2_DUMMY_LOAD_SHIFT                  FT 7
#defineLDO_VCN33_2_MON_VS2_LP_ADDR  DABVCN33_2_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _G13#define PMIC_DDABVCN33_2_DUMMY_LOAD_ASK                      x1
#define PMIC_BULDO_VCN33_2_HW0_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW0_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW0_OP_N_FASK                   K_VS2_LP_ADDR     LDO_VCN33_2_HW1_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW1_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW1_OP_N_FASK                   
#define PMIC_DG_BLDO_VCN33_2_HW2_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW2_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW2_OP_N_FASK                   1
#define PMIC_RGGLDO_VCN33_2_HW3_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW3_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW3_OP_N_FASK                   1
#define PMIC_RG_LDO_VCN33_2_HW4_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW4_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW4_OP_N_FASK                   1
#define PMIC_RG_LDO_VCN33_2_HW5_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW5_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW5_OP_N_FASK                   x1
#define PMICG_BLDO_VCN33_2_HW6_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW6_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW6_OP_N_FASK                   x1
#define PMIC_BULDO_VCN33_2_HW7_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW7_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW7_OP_N_FASK                   x1
#define PMIC_RGLDO_VCN33_2_HW8_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW8_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW8_OP_N_FASK                   x1
#define PMIC_DALDO_VCN33_2_HW9_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW9_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_HW9_OP_N_FASK                   x1
#define PMIC_RGLDO_VCN33_2_HW10_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW10_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW10_OP_N_FASK                  
K_VS2_LP_ADDR     LDO_VCN33_2_HW11_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW11_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW11_OP_N_FASK                  x
#define PMIC_DG_BLDO_VCN33_2_HW12_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW12_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW12_OP_N_FASK                  xF
#define PMIC_G_BLDO_VCN33_2_HW13_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW13_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW13_OP_N_FASK                  x1
#define PMIC_RG_LDO_VCN33_2_HW14_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_HW14_OP_N_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW14_OP_N_FASK                  x1
#define PMIC_RG_LDO_VCN33_2_SW_OP_N_FPI_TRAP_SHIFT           7
#defineLDO_VCN33_2_OP_N_1
#define PMIC_BULDO_VCN33_2_SW_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VCN33_2_SW_OP_N_FASK                    
x1
#define PMICG_BLDO_VCN33_2_OP_N_FAET_SHIFT                  7
#defineLDO_VCN33_2_OP_N_FAET1
#define PMICG_BLDO_VCN33_2_OP_N_FAET_    \
	MT6359_BUCK_VS1G1eF
efine PMIC_RG_BG_BLDO_VCN33_2_OP_N_FAET_ASK                   K_VS2_LP_ADDR     LDO_VCN33_2_OP_N_FCLET_SHIFT                 7
#defineLDO_VCN33_2_OP_N_FCLE_VS2_LP_ADDR     LDO_VCN33_2_OP_N_FCLET    \
	MT6359_BUCK_VS1G1eF
efine PMIC_RG_BG_BLDO_VCN33_2_OP_N_FCLETASK                   K_VS2_LP_ADDR     LDO_VCN33_2_HW0_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW0_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW0_OP_CFGFASK                  K_VS2_LP_ADDR     LDO_VCN33_2_HW1_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW1_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW1_OP_CFGFASK                  x#define PMIC_DG_BLDO_VCN33_2_HW2_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW2_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW2_OP_CFGFASK                  1
#define PMIC_RGGLDO_VCN33_2_HW3_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW3_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW3_OP_CFGFASK                  1
#define PMIC_RG_LDO_VCN33_2_HW4_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW4_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW4_OP_CFGFASK                  1
#define PMIC_RG_LDO_VCN33_2_HW5_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW5_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW5_OP_CFGFASK                  x1
#define PMICG_BLDO_VCN33_2_HW6_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW6_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW6_OP_CFGFASK                  x1
#define PMIC_BULDO_VCN33_2_HW7_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW7_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW7_OP_CFGFASK                  x1
#define PMIC_RGLDO_VCN33_2_HW8_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW8_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW8_OP_CFGFASK                  x1
#define PMIC_DALDO_VCN33_2_HW9_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW9_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BLDO_VCN33_2_HW9_OP_CFGFASK                  x1
#define PMIC_RGLDO_VCN33_2_HW10_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW10_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_2_HW10_OP_CFGFASK                 
K_VS2_LP_ADDR     LDO_VCN33_2_HW11_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW11_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_2_HW11_OP_CFGFASK                 

#define PMIC_DG_BLDO_VCN33_2_HW12_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW12_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_2_HW12_OP_CFGFASK                 
F
#define PMIC_G_BLDO_VCN33_2_HW13_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW13_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_2_HW13_OP_CFGFASK                 
1
#define PMIC_RG_LDO_VCN33_2_HW14_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_HW14_OP_CFGF    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLDO_VCN33_2_HW14_OP_CFGFASK                 
1
#define PMIC_RG_LDO_VCN33_2_SW_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN33_2_OP_CFG_VS2_LP_ADDR     LDO_VCN33_2_SW_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BLDO_VCN33_2_SW_OP_CFGFASK                   
x1
#define PMICG_BLDO_VCN33_2_OP_CFGFAET_SHIFT                 7
#defineLDO_VCN33_2_OP_CFGFAET1
#define PMICG_BLDO_VCN33_2_OP_CFGFAET_    \
	MT6359_BUCK_VSG1eF
efine PMIC_RG_BG_BLDO_VCN33_2_OP_CFGFAET_ASK                  K_VS2_LP_ADDR     LDO_VCN33_2_OP_CFGFCLET_SHIFT                7
#defineLDO_VCN33_2_OP_CFGFCLE_VS2_LP_ADDR     LDO_VCN33_2_OP_CFGFCLET    \
	MT6359_BUCK_VSG1eF
efine PMIC_RG_BG_BLDO_VCN33_2_OP_CFGFCLETASK                  K_VS2_LP_ADDR     LDO_VCN33_2_N_F1FPI_TRAP_SHIFT               7
#defineLDO_VCN33_2_MULTI_SW_VS2_LP_ADDR     LDO_VCN33_2_N_F1F \
	MT6359_BUCK_VS1_OP_ _C G1
#define PMIC_DG_BLDO_VCN33_2_N_F1FASK                      00
x1
#define PMICG_BLDO_VCN13_N_FPI_TRAP_SHIFT             HIFT  7
#defineLDO_VCN13_CONK_VS2_LP_ADDR     LDO_VCN13_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_D   LDO_VCN13_N_FASK                          0 K_VS2_LP_ADDR     LDO_VCN13_LPOR_REV_SHIFT                     7
#defineLDO_VCN13_CONK_VS2_LP_ADDR     LDO_VCN13_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_D   LDO_VCN13_LPOASK                          0 
#define PMIC_D   LDO_VCN13_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_STBTDF    \
	MT6359_BUCK_VS1_OP  _G11
#define PMIC_RG_LDO_VCN13_STBTDFASK                         K_VS2_LP_ADDR     LDO_VCN13_ULPOR_REV_SHIFT                    7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VCN13_ULPOASK                           1
#define PMIC_RGGLDO_VCN13_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN13_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VCN13_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_OC_MODEF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN13_OC_MODEFASK                       x1
#define PMICG_BLDO_VCN13_OC_TSEN_SHIFT                   HI 7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN13_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VCN13_DUMMY_LOAD_SHIFT                   7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G11
#define PMIC_RG_LDO_VCN13_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VCN13_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_OP_MODEF    \
	MT6359_BUCK_VS1_O_OG1x1
#define PMIC_RGLDO_VCN13_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VCN13_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VCN13_CON
#define PMIC_D   LDO_VCN13_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN13_CKFAW_MODEFASK                    xx1
#define PMICDABVCN13_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VCN13_MON_VS2_LP_ADDR  DABVCN13_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVCN13_B_N_FASK                          0 0 K_VS2_LP_ADDR  DABVCN13_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VCN13_MON_VS2_LP_ADDR  DABVCN13_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ _G1
#define PMIC_DDABVCN13_B_STBFASK                          0 0
#define PMIC_DDABVCN13_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VCN13_MON_VS2_LP_ADDR  DABVCN13_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVCN13_B_LPOASK                          0 0 1
#define PMIC_DABVCN13_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VCN13_MON_VS2_LP_ADDR  DABVCN13_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVCN13_L_N_FASK                          0 0 3#define PMIC_DDABVCN13_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VCN13_MON_VS2_LP_ADDR  DABVCN13_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ _G1
#define PMIC_DDABVCN13_L_STBFASK                          0 04#define PMIC_DDABVCN13_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VCN13_MON_VS2_LP_ADDR  DABVCN13_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ _G1
#define PMIC_DDABVCN13_OCFB_N_FASK                           x1
#define PMICDABVCN13_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VCN13_MON_VS2_LP_ADDR  DABVCN13_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ _G13#define PMIC_DDABVCN13_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VCN13_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW0_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW0_OP_N_FASK                     K_VS2_LP_ADDR  G_ LDO_VCN13_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW1_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW1_OP_N_FASK                   0 
#define PMIC_D   LDO_VCN13_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW2_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VCN13_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW3_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VCN13_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW4_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VCN13_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW5_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VCN13_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW6_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VCN13_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW7_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VCN13_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW8_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VCN13_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW9_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN13_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VCN13_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW10_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN13_HW10_OP_N_FASK                    
K_VS2_LP_ADDR     LDO_VCN13_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN13_HW11_OP_N_FASK                   0

#define PMIC_DG_BLDO_VCN13_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN13_HW12_OP_N_FASK                    
F
#define PMIC_G_BLDO_VCN13_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN13_HW13_OP_N_FASK                    
1
#define PMIC_RG_LDO_VCN13_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN13_HW14_OP_N_FASK                    
1
#define PMIC_RG_LDO_VCN13_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VCN13_OP_N_1
#define PMIC_BULDO_VCN13_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VCN13_SW_OP_N_FASK                    00
x1
#define PMICG_BLDO_VCN13_OP_N_FAET_SHIFT                  H 7
#defineLDO_VCN13_OP_N_FAET1
#define PMICG_BLDO_VCN13_OP_N_FAET_    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VCN13_OP_N_FAET_ASK                     K_VS2_LP_ADDR  G_ LDO_VCN13_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VCN13_OP_N_FCLE_VS2_LP_ADDR     LDO_VCN13_OP_N_FCLET    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VCN13_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VCN13_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN13_HW0_OP_CFGFASK                    K_VS2_LP_ADDR  G_ LDO_VCN13_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW1_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VCN13_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW2_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VCN13_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW3_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VCN13_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW4_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VCN13_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW5_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VCN13_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW6_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VCN13_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW7_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VCN13_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW8_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VCN13_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW9_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN13_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VCN13_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VCN13_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VCN13_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN13_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VCN13_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN13_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VCN13_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN13_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VCN13_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN13_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VCN13_SW_OP_CFGFPI_TRAP_SHIFT         H  7
#defineLDO_VCN13_OP_CFG_VS2_LP_ADDR     LDO_VCN13_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VCN13_SW_OP_CFGFASK                    0
x1
#define PMICG_BLDO_VCN13_OP_CFGFAET_SHIFT                H  7
#defineLDO_VCN13_OP_CFGFAET1
#define PMICG_BLDO_VCN13_OP_CFGFAET_    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VCN13_OP_CFGFAET_ASK                    K_VS2_LP_ADDR  G_ LDO_VCN13_OP_CFGFCLET_SHIFT               H  7
#defineLDO_VCN13_OP_CFGFCLE_VS2_LP_ADDR     LDO_VCN13_OP_CFGFCLET    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VCN13_OP_CFGFCLETASK                    K_VS2_LP_ADDR  G_ LDO_VCN18_N_FPI_TRAP_SHIFT             HIFT  7
#defineLDO_VCN18_CONK_VS2_LP_ADDR     LDO_VCN18_N_F    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_D   LDO_VCN18_N_FASK                          0 K_VS2_LP_ADDR     LDO_VCN18_LPOR_REV_SHIFT                     7
#defineLDO_VCN18_CONK_VS2_LP_ADDR     LDO_VCN18_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_D   LDO_VCN18_LPOASK                          0 
#define PMIC_D   LDO_VCN18_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_STBTDF    \
	MT6359_BUCK_VS1_OP  _G11
#define PMIC_RG_LDO_VCN18_STBTDFASK                         K_VS2_LP_ADDR     LDO_VCN18_ULPOR_REV_SHIFT                    7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VCN18_ULPOASK                           1
#define PMIC_RGGLDO_VCN18_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN18_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VCN18_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_OC_MODEF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN18_OC_MODEFASK                       x1
#define PMICG_BLDO_VCN18_OC_TSEN_SHIFT                   HI 7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN18_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VCN18_DUMMY_LOAD_SHIFT                   7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G11
#define PMIC_RG_LDO_VCN18_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VCN18_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_OP_MODEF    \
	MT6359_BUCK_VS1_O_OG1x1
#define PMIC_RGLDO_VCN18_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VCN18_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VCN18_CON
#define PMIC_D   LDO_VCN18_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VCN18_CKFAW_MODEFASK                    xx1
#define PMICDABVCN18_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VCN18_MON_VS2_LP_ADDR  DABVCN18_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVCN18_B_N_FASK                          0 0 K_VS2_LP_ADDR  DABVCN18_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VCN18_MON_VS2_LP_ADDR  DABVCN18_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ _G1
#define PMIC_DDABVCN18_B_STBFASK                          0 0
#define PMIC_DDABVCN18_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VCN18_MON_VS2_LP_ADDR  DABVCN18_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVCN18_B_LPOASK                          0 0 1
#define PMIC_DABVCN18_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VCN18_MON_VS2_LP_ADDR  DABVCN18_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C _G1
#define PMIC_DDABVCN18_L_N_FASK                          0 0 3#define PMIC_DDABVCN18_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VCN18_MON_VS2_LP_ADDR  DABVCN18_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ _G1
#define PMIC_DDABVCN18_L_STBFASK                          0 04#define PMIC_DDABVCN18_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VCN18_MON_VS2_LP_ADDR  DABVCN18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ _G1
#define PMIC_DDABVCN18_OCFB_N_FASK                           x1
#define PMICDABVCN18_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VCN18_MON_VS2_LP_ADDR  DABVCN18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ _G13#define PMIC_DDABVCN18_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VCN18_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW0_OP_N_F    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VCN18_HW0_OP_N_FASK                     K_VS2_LP_ADDR  G_ LDO_VCN18_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW1_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW1_OP_N_FASK                   0 
#define PMIC_D   LDO_VCN18_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW2_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VCN18_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW3_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VCN18_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW4_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VCN18_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW5_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VCN18_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW6_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VCN18_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW7_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VCN18_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW8_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VCN18_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW9_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VCN18_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VCN18_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW10_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN18_HW10_OP_N_FASK                    
K_VS2_LP_ADDR     LDO_VCN18_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN18_HW11_OP_N_FASK                   0

#define PMIC_DG_BLDO_VCN18_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN18_HW12_OP_N_FASK                    
F
#define PMIC_G_BLDO_VCN18_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN18_HW13_OP_N_FASK                    
1
#define PMIC_RG_LDO_VCN18_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN18_HW14_OP_N_FASK                    
1
#define PMIC_RG_LDO_VCN18_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VCN18_OP_N_1
#define PMIC_BULDO_VCN18_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VCN18_SW_OP_N_FASK                    00
x1
#define PMICG_BLDO_VCN18_OP_N_FAET_SHIFT                  H 7
#defineLDO_VCN18_OP_N_FAET1
#define PMICG_BLDO_VCN18_OP_N_FAET_    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VCN18_OP_N_FAET_ASK                     K_VS2_LP_ADDR  G_ LDO_VCN18_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VCN18_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VCN18_OP_N_FCLET    \
	MT6359_BUCK_VS1_OG1eF
efine PMIC_RG_BG_BLDO_VCN18_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VCN18_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCN18_HW0_OP_CFGFASK                    K_VS2_LP_ADDR  G_ LDO_VCN18_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW1_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VCN18_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW2_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VCN18_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW3_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VCN18_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW4_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VCN18_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW5_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VCN18_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW6_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VCN18_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW7_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VCN18_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW8_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VCN18_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW9_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCN18_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VCN18_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VCN18_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VCN18_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN18_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VCN18_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN18_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VCN18_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN18_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VCN18_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCN18_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VCN18_SW_OP_CFGFPI_TRAP_SHIFT         H  7
#defineLDO_VCN18_OP_CFG_VS2_LP_ADDR  G_ LDO_VCN18_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VCN18_SW_OP_CFGFASK                    0
x1
#define PMICG_BLDO_VCN18_OP_CFGFAET_SHIFT                H  7
#defineLDO_VCN18_OP_CFGFAET1
#define PMICG_BLDO_VCN18_OP_CFGFAET_    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VCN18_OP_CFGFAET_ASK                    K_VS2_LP_ADDR  G_ LDO_VCN18_OP_CFGFCLET_SHIFT               H  7
#defineLDO_VCN18_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VCN18_OP_CFGFCLET    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VCN18_OP_CFGFCLETASK                    K_VS2_LP_ADDR  G_ LDO_VA09_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VA09_CONK_VS2_LP_ADDR     LDO_VA09_N_F    \
	MT6359_BUCK_VS1_OP _C _ _G1
#define PMIC_D   LDO_VA09_N_FASK                          0 0K_VS2_LP_ADDR     LDO_VA09_LPOR_REV_SHIFT                    H 7
#defineLDO_VA09_CONK_VS2_LP_ADDR     LDO_VA09_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VA09_LPOASK                          0 0
#define PMIC_D   LDO_VA09_STBTDFPI_TRAP_SHIFT               H 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_STBTDF    \
	MT6359_BUCK_VS1_OP _C G11
#define PMIC_RG_LDO_VA09_STBTDFASK                          K_VS2_LP_ADDR     LDO_VA09_ULPOR_REV_SHIFT                   H 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_ULPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VA09_ULPOASK                            1
#define PMIC_RGGLDO_VA09_OCFB_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VA09_OCFB_N_FASK                        1
#define PMIC_RG_LDO_VA09_OC_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_OC_MODEF    \
	MT6359_BUCK_VS1_O_O G1
#define PMIC_D   LDO_VA09_OC_MODEFASK                        x1
#define PMICG_BLDO_VA09_OC_TSEN_SHIFT                   HIF 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_OC_TSEN_    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VA09_OC_TSEN_ASK                        x1
#define PMIC_BULDO_VA09_DUMMY_LOAD_SHIFT                  F 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ G11
#define PMIC_RG_LDO_VA09_DUMMY_LOAD_ASK                     x1
#define PMIC_DALDO_VA09_OP_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_OP_MODEF    \
	MT6359_BUCK_VS1_O_OOG1x1
#define PMIC_RGLDO_VA09_OP_MODEFASK                      00
K_VS2_LP_ADDR     LDO_VA09_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HIF 7
#defineLDO_VA09_CON
#define PMIC_D   LDO_VA09_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VA09_CKFAW_MODEFASK                     xx1
#define PMICDABVA09_B_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VA09_MON_VS2_LP_ADDR  DABVA09_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C __G1
#define PMIC_DDABVA09_B_N_FASK                          0 0  K_VS2_LP_ADDR  DABVA09_B_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VA09_MON_VS2_LP_ADDR  DABVA09_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ __G1
#define PMIC_DDABVA09_B_STBFASK                          0 00
#define PMIC_DDABVA09_B_LPOR_REV_SHIFT                    HIF 7
#defineLDO_VA09_MON_VS2_LP_ADDR  DABVA09_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C __G1
#define PMIC_DDABVA09_B_LPOASK                          0 0  1
#define PMIC_DABVA09_L_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VA09_MON_VS2_LP_ADDR  DABVA09_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C __G1
#define PMIC_DDABVA09_L_N_FASK                          0 0  3#define PMIC_DDABVA09_L_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VA09_MON_VS2_LP_ADDR  DABVA09_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ __G1
#define PMIC_DDABVA09_L_STBFASK                          0 004#define PMIC_DDABVA09_OCFB_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VA09_MON_VS2_LP_ADDR  DABVA09_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ __G1
#define PMIC_DDABVA09_OCFB_N_FASK                            x1
#define PMICDABVA09_DUMMY_LOAD_SHIFT                  FTHIF 7
#defineLDO_VA09_MON_VS2_LP_ADDR  DABVA09_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ __G13#define PMIC_DDABVA09_DUMMY_LOAD_ASK                         x1
#define PMIC_BULDO_VA09_HW0_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW0_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VA09_HW0_OP_N_FASK                      K_VS2_LP_ADDR     LDO_VA09_HW1_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW1_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW1_OP_N_FASK                   0 0
#define PMIC_D   LDO_VA09_HW2_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW2_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW2_OP_N_FASK                      1
#define PMIC_RGGLDO_VA09_HW3_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW3_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW3_OP_N_FASK                      1
#define PMIC_RG_LDO_VA09_HW4_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW4_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW4_OP_N_FASK                      1
#define PMIC_RG_LDO_VA09_HW5_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW5_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW5_OP_N_FASK                      x1
#define PMICG_BLDO_VA09_HW6_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW6_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW6_OP_N_FASK                      x1
#define PMIC_BULDO_VA09_HW7_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW7_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW7_OP_N_FASK                      x1
#define PMIC_RGLDO_VA09_HW8_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW8_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW8_OP_N_FASK                      x1
#define PMIC_DALDO_VA09_HW9_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW9_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA09_HW9_OP_N_FASK                      x1
#define PMIC_RGLDO_VA09_HW10_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW10_OP_N_F    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VA09_HW10_OP_N_FASK                     xK_VS2_LP_ADDR     LDO_VA09_HW11_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW11_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA09_HW11_OP_N_FASK                     x
#define PMIC_DG_ LDO_VA09_HW12_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW12_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA09_HW12_OP_N_FASK                     x1
#define PMIC_RGGLDO_VA09_HW13_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW13_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA09_HW13_OP_N_FASK                     x1
#define PMIC_RG_LDO_VA09_HW14_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_HW14_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA09_HW14_OP_N_FASK                     x1
#define PMIC_RG_LDO_VA09_SW_OP_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VA09_OP_N_1
#define PMIC_BULDO_VA09_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_OG1
#define PMIC_DG_ LDO_VA09_SW_OP_N_FASK                    000
x1
#define PMICG_BLDO_VA09_OP_N_FAET_SHIFT                  HI 7
#defineLDO_VA09_OP_N_FAET1
#define PMICG_BLDO_VA09_OP_N_FAET_    \
	MT6359_BUCK_VS1_O_G1eF
efine PMIC_RG_BG_BLDO_VA09_OP_N_FAET_ASK                      K_VS2_LP_ADDR     LDO_VA09_OP_N_FCLET_SHIFT                 HI 7
#defineLDO_VA09_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VA09_OP_N_FCLET    \
	MT6359_BUCK_VS1_O_G1eF
efine PMIC_RG_BG_BLDO_VA09_OP_N_FCLETASK                      K_VS2_LP_ADDR     LDO_VA09_HW0_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA09_HW0_OP_CFGFASK                     K_VS2_LP_ADDR     LDO_VA09_HW1_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW1_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW1_OP_CFGFASK                    0
#define PMIC_DG_ LDO_VA09_HW2_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW2_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW2_OP_CFGFASK                    01
#define PMIC_RGGLDO_VA09_HW3_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW3_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW3_OP_CFGFASK                    01
#define PMIC_RG_LDO_VA09_HW4_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW4_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW4_OP_CFGFASK                    01
#define PMIC_RG_LDO_VA09_HW5_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW5_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW5_OP_CFGFASK                    0x1
#define PMICG_BLDO_VA09_HW6_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW6_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW6_OP_CFGFASK                    0x1
#define PMIC_BULDO_VA09_HW7_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW7_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW7_OP_CFGFASK                    0x1
#define PMIC_RGLDO_VA09_HW8_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW8_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW8_OP_CFGFASK                    0x1
#define PMIC_DALDO_VA09_HW9_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW9_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA09_HW9_OP_CFGFASK                    0x1
#define PMIC_RGLDO_VA09_HW10_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW10_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VA09_HW10_OP_CFGFASK                    
K_VS2_LP_ADDR     LDO_VA09_HW11_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW11_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA09_HW11_OP_CFGFASK                   0

#define PMIC_DG_BLDO_VA09_HW12_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW12_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA09_HW12_OP_CFGFASK                    
F
#define PMIC_G_BLDO_VA09_HW13_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW13_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA09_HW13_OP_CFGFASK                    
1
#define PMIC_RG_LDO_VA09_HW14_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_HW14_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA09_HW14_OP_CFGFASK                    
1
#define PMIC_RG_LDO_VA09_SW_OP_CFGFPI_TRAP_SHIFT         HIH 7
#defineLDO_VA09_OP_CFG_VS2_LP_ADDR  G_ LDO_VA09_SW_OP_CFGF    \
	MT6359_BUCK_VS11_OG1
#define PMIC_DG_ LDO_VA09_SW_OP_CFGFASK                    00
x1
#define PMICG_BLDO_VA09_OP_CFGFAET_SHIFT                H H 7
#defineLDO_VA09_OP_CFGFAET1
#define PMICG_BLDO_VA09_OP_CFGFAET_    \
	MT6359_BUCK_VS_O_G1eF
efine PMIC_RG_BG_BLDO_VA09_OP_CFGFAET_ASK                     K_VS2_LP_ADDR     LDO_VA09_OP_CFGFCLET_SHIFT               H H 7
#defineLDO_VA09_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VA09_OP_CFGFCLET    \
	MT6359_BUCK_VS_O_G1eF
efine PMIC_RG_BG_BLDO_VA09_OP_CFGFCLETASK                     K_VS2_LP_ADDR  G_ LDO_VCAMIO_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VCAMIO_CONK_VS2_LP_ADDR     LDO_VCAMIO_N_F    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VCAMIO_N_FASK                           K_VS2_LP_ADDR     LDO_VCAMIO_LPOR_REV_SHIFT                    7
#defineLDO_VCAMIO_CONK_VS2_LP_ADDR     LDO_VCAMIO_LPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VCAMIO_LPOASK                           
#define PMIC_D   LDO_VCAMIO_STBTDFPI_TRAP_SHIFT               7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_STBTDF \
	MT6359_BUCK_VS1_OP_ _ _G13#define PMIC_D   LDO_VCAMIO_STBTDFASK                        K_VS2_LP_ADDR     LDO_VCAMIO_ULPOR_REV_SHIFT                   7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_ULPO    \
	MT6359_BUCK_VS1_OP _C_G1
#define PMIC_D   LDO_VCAMIO_ULPOASK                          F
#define PMIC_G_BLDO_VCAMIO_OCFB_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_OCFB_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VCAMIO_OCFB_N_FASK                      1
#define PMIC_RG_LDO_VCAMIO_OC_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_OC_MODEF    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_D   LDO_VCAMIO_OC_MODEFASK                      x1
#define PMICG_BLDO_VCAMIO_OC_TSEN_SHIFT                   H 7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_OC_TSEN_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VCAMIO_OC_TSEN_ASK                      x1
#define PMIC_BULDO_VCAMIO_DUMMY_LOAD_SHIFT                  7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OPG13#define PMIC_D   LDO_VCAMIO_DUMMY_LOAD_ASK                   x1
#define PMIC_DALDO_VCAMIO_OP_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_OP_MODEF    \
	MT6359_BUCK_VS1_O_G1x1
#define PMIC_RGLDO_VCAMIO_OP_MODEFASK                    00
K_VS2_LP_ADDR     LDO_VCAMIO_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT H 7
#defineLDO_VCAMIO_CON
#define PMIC_D   LDO_VCAMIO_CKFAW_MODEF \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VCAMIO_CKFAW_MODEFASK                   xx1
#define PMICDABVCAMIO_B_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VCAMIO_MON_VS2_LP_ADDR  DABVCAMIO_B_N_F    \
	MT6359_BUCK_VS1_OP _C _ _G1
#define PMIC_DDABVCAMIO_B_N_FASK                          0 0K_VS2_LP_ADDR  DABVCAMIO_B_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VCAMIO_MON_VS2_LP_ADDR  DABVCAMIO_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVCAMIO_B_STBFASK                          0 
#define PMIC_DDABVCAMIO_B_LPOR_REV_SHIFT                    H 7
#defineLDO_VCAMIO_MON_VS2_LP_ADDR  DABVCAMIO_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVCAMIO_B_LPOASK                          0 01
#define PMIC_DABVCAMIO_L_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VCAMIO_MON_VS2_LP_ADDR  DABVCAMIO_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVCAMIO_L_N_FASK                          0 03#define PMIC_DDABVCAMIO_L_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VCAMIO_MON_VS2_LP_ADDR  DABVCAMIO_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVCAMIO_L_STBFASK                          0 4#define PMIC_DDABVCAMIO_OCFB_N_FPI_TRAP_SHIFT           HIFTH 7
#defineLDO_VCAMIO_MON_VS2_LP_ADDR  DABVCAMIO_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ G1
#define PMIC_DDABVCAMIO_OCFB_N_FASK                          x1
#define PMICDABVCAMIO_DUMMY_LOAD_SHIFT                  FTH 7
#defineLDO_VCAMIO_MON_VS2_LP_ADDR  DABVCAMIO_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ G13#define PMIC_DDABVCAMIO_DUMMY_LOAD_ASK                       x1
#define PMIC_BULDO_VCAMIO_HW0_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW0_OP_N_F    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VCAMIO_HW0_OP_N_FASK                    K_VS2_LP_ADDR  G_ LDO_VCAMIO_HW1_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW1_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW1_OP_N_FASK                    
#define PMIC_DG_ LDO_VCAMIO_HW2_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW2_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW2_OP_N_FASK                    1
#define PMIC_RGGLDO_VCAMIO_HW3_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW3_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW3_OP_N_FASK                    1
#define PMIC_RG_LDO_VCAMIO_HW4_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW4_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW4_OP_N_FASK                    1
#define PMIC_RG_LDO_VCAMIO_HW5_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW5_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW5_OP_N_FASK                    x1
#define PMICG_BLDO_VCAMIO_HW6_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW6_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW6_OP_N_FASK                    x1
#define PMIC_BULDO_VCAMIO_HW7_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW7_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW7_OP_N_FASK                    x1
#define PMIC_RGLDO_VCAMIO_HW8_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW8_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW8_OP_N_FASK                    x1
#define PMIC_DALDO_VCAMIO_HW9_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW9_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VCAMIO_HW9_OP_N_FASK                    x1
#define PMIC_RGLDO_VCAMIO_HW10_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW10_OP_N_F    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW10_OP_N_FASK                   
K_VS2_LP_ADDR     LDO_VCAMIO_HW11_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW11_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VCAMIO_HW11_OP_N_FASK                   

#define PMIC_DG_ LDO_VCAMIO_HW12_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW12_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VCAMIO_HW12_OP_N_FASK                   
F
#define PMIC_G_BLDO_VCAMIO_HW13_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW13_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VCAMIO_HW13_OP_N_FASK                   
1
#define PMIC_RG_LDO_VCAMIO_HW14_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_HW14_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VCAMIO_HW14_OP_N_FASK                   
1
#define PMIC_RG_LDO_VCAMIO_SW_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VCAMIO_OP_N_1
#define PMIC_BULDO_VCAMIO_SW_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VCAMIO_SW_OP_N_FASK                    0
x1
#define PMICG_BLDO_VCAMIO_OP_N_FAET_SHIFT                H  7
#defineLDO_VCAMIO_OP_N_FAET1
#define PMICG_BLDO_VCAMIO_OP_N_FAET_    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VCAMIO_OP_N_FAET_ASK                    K_VS2_LP_ADDR  G_ LDO_VCAMIO_OP_N_FCLET_SHIFT                  7
#defineLDO_VCAMIO_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VCAMIO_OP_N_FCLET    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VCAMIO_OP_N_FCLETASK                    K_VS2_LP_ADDR  G_ LDO_VCAMIO_HW0_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW0_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VCAMIO_HW0_OP_CFGFASK                   K_VS2_LP_ADDR  G_ LDO_VCAMIO_HW1_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW1_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW1_OP_CFGFASK                   
#define PMIC_DG_ LDO_VCAMIO_HW2_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW2_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW2_OP_CFGFASK                   1
#define PMIC_RGGLDO_VCAMIO_HW3_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW3_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW3_OP_CFGFASK                   1
#define PMIC_RG_LDO_VCAMIO_HW4_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW4_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW4_OP_CFGFASK                   1
#define PMIC_RG_LDO_VCAMIO_HW5_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW5_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW5_OP_CFGFASK                   x1
#define PMICG_BLDO_VCAMIO_HW6_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW6_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW6_OP_CFGFASK                   x1
#define PMIC_BULDO_VCAMIO_HW7_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW7_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW7_OP_CFGFASK                   x1
#define PMIC_RGLDO_VCAMIO_HW8_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW8_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW8_OP_CFGFASK                   x1
#define PMIC_DALDO_VCAMIO_HW9_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW9_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VCAMIO_HW9_OP_CFGFASK                   x1
#define PMIC_RGLDO_VCAMIO_HW10_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW10_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VCAMIO_HW10_OP_CFGFASK                  
K_VS2_LP_ADDR     LDO_VCAMIO_HW11_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW11_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VCAMIO_HW11_OP_CFGFASK                  

#define PMIC_DG_ LDO_VCAMIO_HW12_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW12_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VCAMIO_HW12_OP_CFGFASK                  
F
#define PMIC_G_BLDO_VCAMIO_HW13_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW13_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VCAMIO_HW13_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VCAMIO_HW14_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_HW14_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VCAMIO_HW14_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VCAMIO_SW_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VCAMIO_OP_CFG_VS2_LP_ADDR  G_ LDO_VCAMIO_SW_OP_CFGF    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VCAMIO_SW_OP_CFGFASK                    
x1
#define PMICG_BLDO_VCAMIO_OP_CFGFAET_SHIFT                H 7
#defineLDO_VCAMIO_OP_CFGFAET1
#define PMICG_BLDO_VCAMIO_OP_CFGFAET_    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VCAMIO_OP_CFGFAET_ASK                   K_VS2_LP_ADDR  G_ LDO_VCAMIO_OP_CFGFCLET_SHIFT               H 7
#defineLDO_VCAMIO_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VCAMIO_OP_CFGFCLET    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VCAMIO_OP_CFGFCLETASK                   K_VS2_LP_ADDR     LDO_VA12_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VA12_CONK_VS2_LP_ADDR     LDO_VA12_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VA12_N_FASK                          0 0K_VS2_LP_ADDR     LDO_VA12_LPOR_REV_SHIFT                    H 7
#defineLDO_VA12_CONK_VS2_LP_ADDR     LDO_VA12_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VA12_LPOASK                          0 0
#define PMIC_D   LDO_VA12_STBTDFPI_TRAP_SHIFT               H 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_STBTDF    \
	MT6359_BUCK_VS1_OP _C G11
#define PMIC_RG_LDO_VA12_STBTDFASK                          K_VS2_LP_ADDR     LDO_VA12_ULPOR_REV_SHIFT                   H 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_ULPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VA12_ULPOASK                            1
#define PMIC_RGGLDO_VA12_OCFB_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VA12_OCFB_N_FASK                        1
#define PMIC_RG_LDO_VA12_OC_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_OC_MODEF    \
	MT6359_BUCK_VS1_O_O G1
#define PMIC_D   LDO_VA12_OC_MODEFASK                        x1
#define PMICG_BLDO_VA12_OC_TSEN_SHIFT                   HIF 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_OC_TSEN_    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VA12_OC_TSEN_ASK                        x1
#define PMIC_BULDO_VA12_DUMMY_LOAD_SHIFT                  F 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ G11
#define PMIC_RG_LDO_VA12_DUMMY_LOAD_ASK                    0x1
#define PMIC_DALDO_VA12_OP_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_OP_MODEF    \
	MT6359_BUCK_VS1_O_OOG1x1
#define PMIC_RGLDO_VA12_OP_MODEFASK                      00
K_VS2_LP_ADDR     LDO_VA12_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HIF 7
#defineLDO_VA12_CON
#define PMIC_D   LDO_VA12_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VA12_CKFAW_MODEFASK                     xx1
#define PMICDABVA12_B_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VA12_MON_VS2_LP_ADDR  DABVA12_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C __G1
#define PMIC_DDABVA12_B_N_FASK                          0 0  K_VS2_LP_ADDR  DABVA12_B_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VA12_MON_VS2_LP_ADDR  DABVA12_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ __G1
#define PMIC_DDABVA12_B_STBFASK                          0 00
#define PMIC_DDABVA12_B_LPOR_REV_SHIFT                    HIF 7
#defineLDO_VA12_MON_VS2_LP_ADDR  DABVA12_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C __G1
#define PMIC_DDABVA12_B_LPOASK                          0 0  1
#define PMIC_DABVA12_L_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VA12_MON_VS2_LP_ADDR  DABVA12_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C __G1
#define PMIC_DDABVA12_L_N_FASK                          0 0  3#define PMIC_DDABVA12_L_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VA12_MON_VS2_LP_ADDR  DABVA12_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ __G1
#define PMIC_DDABVA12_L_STBFASK                          0 004#define PMIC_DDABVA12_OCFB_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VA12_MON_VS2_LP_ADDR  DABVA12_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ __G1
#define PMIC_DDABVA12_OCFB_N_FASK                            x1
#define PMICDABVA12_DUMMY_LOAD_SHIFT                  FTHIF 7
#defineLDO_VA12_MON_VS2_LP_ADDR  DABVA12_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ __G13#define PMIC_DDABVA12_DUMMY_LOAD_ASK                    00000x1
#define PMIC_BULDO_VA12_HW0_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW0_OP_N_F    \
	MT6359_BUCK_VS11_OG1
#define PMIC_DG_ LDO_VA12_HW0_OP_N_FASK                      K_VS2_LP_ADDR     LDO_VA12_HW1_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW1_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW1_OP_N_FASK                   0 0
#define PMIC_D   LDO_VA12_HW2_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW2_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW2_OP_N_FASK                      1
#define PMIC_RGGLDO_VA12_HW3_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW3_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW3_OP_N_FASK                      1
#define PMIC_RG_LDO_VA12_HW4_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW4_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW4_OP_N_FASK                      1
#define PMIC_RG_LDO_VA12_HW5_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW5_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW5_OP_N_FASK                      x1
#define PMICG_BLDO_VA12_HW6_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW6_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW6_OP_N_FASK                      x1
#define PMIC_BULDO_VA12_HW7_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW7_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW7_OP_N_FASK                      x1
#define PMIC_RGLDO_VA12_HW8_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW8_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW8_OP_N_FASK                      x1
#define PMIC_DALDO_VA12_HW9_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW9_OP_N_F    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_ LDO_VA12_HW9_OP_N_FASK                      x1
#define PMIC_RGLDO_VA12_HW10_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW10_OP_N_F    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VA12_HW10_OP_N_FASK                     xK_VS2_LP_ADDR     LDO_VA12_HW11_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW11_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA12_HW11_OP_N_FASK                     x
#define PMIC_DG_ LDO_VA12_HW12_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW12_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA12_HW12_OP_N_FASK                     x1
#define PMIC_RGGLDO_VA12_HW13_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW13_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA12_HW13_OP_N_FASK                     x1
#define PMIC_RG_LDO_VA12_HW14_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_HW14_OP_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA12_HW14_OP_N_FASK                     x1
#define PMIC_RG_LDO_VA12_SW_OP_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VA12_OP_N_1
#define PMIC_BULDO_VA12_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_OG1
#define PMIC_DG_ LDO_VA12_SW_OP_N_FASK                    000
x1
#define PMICG_BLDO_VA12_OP_N_FAET_SHIFT                  HI 7
#defineLDO_VA12_OP_N_FAET1
#define PMICG_BLDO_VA12_OP_N_FAET_    \
	MT6359_BUCK_VS1_O_G1eF
efine PMIC_RG_BG_BLDO_VA12_OP_N_FAET_ASK                      K_VS2_LP_ADDR     LDO_VA12_OP_N_FCLET_SHIFT                 HI 7
#defineLDO_VA12_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VA12_OP_N_FCLET    \
	MT6359_BUCK_VS1_O_G1eF
efine PMIC_RG_BG_BLDO_VA12_OP_N_FCLETASK                      K_VS2_LP_ADDR     LDO_VA12_HW0_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VA12_HW0_OP_CFGFASK                     K_VS2_LP_ADDR     LDO_VA12_HW1_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW1_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW1_OP_CFGFASK                    0
#define PMIC_DG_ LDO_VA12_HW2_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW2_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW2_OP_CFGFASK                    01
#define PMIC_RGGLDO_VA12_HW3_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW3_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW3_OP_CFGFASK                    01
#define PMIC_RG_LDO_VA12_HW4_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW4_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW4_OP_CFGFASK                    01
#define PMIC_RG_LDO_VA12_HW5_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW5_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW5_OP_CFGFASK                    0x1
#define PMICG_BLDO_VA12_HW6_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW6_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW6_OP_CFGFASK                    0x1
#define PMIC_BULDO_VA12_HW7_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW7_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW7_OP_CFGFASK                    0x1
#define PMIC_RGLDO_VA12_HW8_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW8_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW8_OP_CFGFASK                    0x1
#define PMIC_DALDO_VA12_HW9_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW9_OP_CFGF    \
	MT6359_BUCK_VS_O_G1
#define PMIC_DG_ LDO_VA12_HW9_OP_CFGFASK                    0x1
#define PMIC_RGLDO_VA12_HW10_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW10_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VA12_HW10_OP_CFGFASK                    
K_VS2_LP_ADDR     LDO_VA12_HW11_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW11_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA12_HW11_OP_CFGFASK                   0

#define PMIC_DG_BLDO_VA12_HW12_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW12_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA12_HW12_OP_CFGFASK                    
F
#define PMIC_G_BLDO_VA12_HW13_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW13_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA12_HW13_OP_CFGFASK                    
1
#define PMIC_RG_LDO_VA12_HW14_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_HW14_OP_CFGF    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VA12_HW14_OP_CFGFASK                    
1
#define PMIC_RG_LDO_VA12_SW_OP_CFGFPI_TRAP_SHIFT         HIH 7
#defineLDO_VA12_OP_CFG_VS2_LP_ADDR     LDO_VA12_SW_OP_CFGF    \
	MT6359_BUCK_VS11_OG1
#define PMIC_DG_ LDO_VA12_SW_OP_CFGFASK                    00
x1
#define PMICG_BLDO_VA12_OP_CFGFAET_SHIFT                H H 7
#defineLDO_VA12_OP_CFGFAET1
#define PMICG_BLDO_VA12_OP_CFGFAET_    \
	MT6359_BUCK_VS_O_G1eF
efine PMIC_RG_BG_BLDO_VA12_OP_CFGFAET_ASK                     K_VS2_LP_ADDR     LDO_VA12_OP_CFGFCLET_SHIFT               H H 7
#defineLDO_VA12_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VA12_OP_CFGFCLET    \
	MT6359_BUCK_VS_O_G1eF
efine PMIC_RG_BG_BLDO_VA12_OP_CFGFCLETASK                     K_VS2_LP_ADDR  LDO_GNR2_ANA_IDFPI_TRAP_SHIFT               H H 7
#defineLDO_GNR2_DSN_ID_VS2_LP_ADDR  LDO_GNR2_ANA_IDF    \
	MT6359_BUCK_VS1_OP  _ __G1
efine PMIC_RG_BLDO_GNR2_ANA_IDFASK                            K_VS2_LP_ADDR  LDO_GNR2_DIG_IDFPI_TRAP_SHIFT               H H 7
#defineLDO_GNR2_DSN_ID_VS2_LP_ADDR  LDO_GNR2_DIG_IDF    \
	MT6359_BUCK_VS1_OP  _ __G1
efine PMIC_RG_BLDO_GNR2_DIG_IDFASK                            8fine PMIC_RG_BLDO_GNR2_ANA_MINOR_REVT_SHIFT               H H 7
#defineLDO_GNR2_DSN_REVK_VS2_LP_ADDR  LDO_GNR2_ANA_MINOR_REVT    \
	MT6359_BUCK_VS_O_G1e_VS2_LP_ADDR  LDO_GNR2_ANA_MINOR_REVTASK                     K_VS2_LP_ADDR  LDO_GNR2_ANA_MAJOR_REVT_SHIFT               H H 7
#defineLDO_GNR2_DSN_REVK_VS2_LP_ADDR  LDO_GNR2_ANA_MAJOR_REVT    \
	MT6359_BUCK_VS_O_G1e_VS2_LP_ADDR  LDO_GNR2_ANA_MAJOR_REVTASK                    01
#define PMIC_LDO_GNR2_DIG_MINOR_REVT_SHIFT               H H 7
#defineLDO_GNR2_DSN_REVK_VS2_LP_ADDR  LDO_GNR2_DIG_MINOR_REVT    \
	MT6359_BUCK_VS_O_G1e_VS2_LP_ADDR  LDO_GNR2_DIG_MINOR_REVTASK                    0x1
#define PMICLDO_GNR2_DIG_MAJOR_REVT_SHIFT               H H 7
#defineLDO_GNR2_DSN_REVK_VS2_LP_ADDR  LDO_GNR2_DIG_MAJOR_REVT    \
	MT6359_BUCK_VS_O_G1e_VS2_LP_ADDR  LDO_GNR2_DIG_MAJOR_REVTASK                    0
F
#define PMIC_LDO_GNR2_DSN_CBSOR_REV_SHIFT                    7
#defineLDO_GNR2_DSN_DBI
#define PMIC_LDO_GNR2_DSN_CBSO    \
	MT6359_BUCK_VS1_OP _C_CG13
#define PMIC_LDO_GNR2_DSN_CBSOASK                           K_VS2_LP_ADDR  LDO_GNR2_DSN_BIXOR_REV_SHIFT                    7
#defineLDO_GNR2_DSN_DBI
#define PMIC_LDO_GNR2_DSN_BIXO    \
	MT6359_BUCK_VS1_OP _C_CG13
#define PMIC_LDO_GNR2_DSN_BIXOASK                           F
#define PMIC_LDO_GNR2_DSN_ESPOR_REV_SHIFT                    7
#defineLDO_GNR2_DSN_DBI
#define PMIC_LDO_GNR2_DSN_ESPO    \
	MT6359_BUCK_VS1_OP _C_CG1
efine PMIC_RG_BLDO_GNR2_DSN_ESPOASK                           x1
#define PMICLDO_GNR2_DSN_FPIOR_REV_SHIFT                    7
#defineLDO_GNR2_DSN_DXI
#define PMIC_LDO_GNR2_DSN_FPIO    \
	MT6359_BUCK_VS1_OP _C_CG1
efine PMIC_RG_BLDO_GNR2_DSN_FPIOASK                           K_VS2_LP_ADDR     LDO_VAUX18_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VAUX18_CONK_VS2_LP_ADDR     LDO_VAUX18_N_F    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VAUX18_N_FASK                           K_VS2_LP_ADDR     LDO_VAUX18_LPOR_REV_SHIFT                    7
#defineLDO_VAUX18_CONK_VS2_LP_ADDR     LDO_VAUX18_LPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VAUX18_LPOASK                           
#define PMIC_D   LDO_VAUX18_STBTDFPI_TRAP_SHIFT               7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_STBTDF \
	MT6359_BUCK_VS1_OP_ _ _G13#define PMIC_D   LDO_VAUX18_STBTDFASK                        K_VS2_LP_ADDR     LDO_VAUX18_ULPOR_REV_SHIFT                   7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_ULPO    \
	MT6359_BUCK_VS1_OP _C_G1
#define PMIC_D   LDO_VAUX18_ULPOASK                          F
#define PMIC_G_BLDO_VAUX18_OCFB_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_OCFB_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VAUX18_OCFB_N_FASK                      1
#define PMIC_RG_LDO_VAUX18_OC_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_OC_MODEF    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_D   LDO_VAUX18_OC_MODEFASK                      x1
#define PMICG_BLDO_VAUX18_OC_TSEN_SHIFT                   H 7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_OC_TSEN_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VAUX18_OC_TSEN_ASK                      x1
#define PMIC_BULDO_VAUX18_DUMMY_LOAD_SHIFT                  7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OPG13#define PMIC_D   LDO_VAUX18_DUMMY_LOAD_ASK                   x1
#define PMIC_DALDO_VAUX18_OP_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_OP_MODEF    \
	MT6359_BUCK_VS1_O_G1x1
#define PMIC_RGLDO_VAUX18_OP_MODEFASK                    00
K_VS2_LP_ADDR     LDO_VAUX18_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT H 7
#defineLDO_VAUX18_CON
#define PMIC_D   LDO_VAUX18_CKFAW_MODEF \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VAUX18_CKFAW_MODEFASK                   xx1
#define PMICDABVAUX18_B_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VAUX18_MON_VS2_LP_ADDR  DABVAUX18_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVAUX18_B_N_FASK                          0 0K_VS2_LP_ADDR  DABVAUX18_B_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VAUX18_MON_VS2_LP_ADDR  DABVAUX18_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVAUX18_B_STBFASK                          0 
#define PMIC_DDABVAUX18_B_LPOR_REV_SHIFT                    H 7
#defineLDO_VAUX18_MON_VS2_LP_ADDR  DABVAUX18_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVAUX18_B_LPOASK                          0 01
#define PMIC_DABVAUX18_L_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VAUX18_MON_VS2_LP_ADDR  DABVAUX18_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVAUX18_L_N_FASK                          0 03#define PMIC_DDABVAUX18_L_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VAUX18_MON_VS2_LP_ADDR  DABVAUX18_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVAUX18_L_STBFASK                          0 4#define PMIC_DDABVAUX18_OCFB_N_FPI_TRAP_SHIFT           HIFTH 7
#defineLDO_VAUX18_MON_VS2_LP_ADDR  DABVAUX18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ G1
#define PMIC_DDABVAUX18_OCFB_N_FASK                          x1
#define PMICDABVAUX18_DUMMY_LOAD_SHIFT                  FTH 7
#defineLDO_VAUX18_MON_VS2_LP_ADDR  DABVAUX18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ G13#define PMIC_DDABVAUX18_DUMMY_LOAD_ASK                       x1
#define PMIC_BULDO_VAUX18_HW0_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW0_OP_N_F    \
	MT6359_BUCK_VS_OG1
#define PMIC_DG_ LDO_VAUX18_HW0_OP_N_FASK                    K_VS2_LP_ADDR  G_ LDO_VAUX18_HW1_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW1_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW1_OP_N_FASK                    
#define PMIC_DG_ LDO_VAUX18_HW2_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW2_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW2_OP_N_FASK                    1
#define PMIC_RGGLDO_VAUX18_HW3_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW3_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW3_OP_N_FASK                    1
#define PMIC_RG_LDO_VAUX18_HW4_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW4_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW4_OP_N_FASK                    1
#define PMIC_RG_LDO_VAUX18_HW5_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW5_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW5_OP_N_FASK                    x1
#define PMICG_BLDO_VAUX18_HW6_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW6_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW6_OP_N_FASK                    x1
#define PMIC_BULDO_VAUX18_HW7_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW7_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW7_OP_N_FASK                    x1
#define PMIC_RGLDO_VAUX18_HW8_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW8_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW8_OP_N_FASK                    x1
#define PMIC_DALDO_VAUX18_HW9_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW9_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUX18_HW9_OP_N_FASK                    x1
#define PMIC_RGLDO_VAUX18_HW10_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW10_OP_N_F    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW10_OP_N_FASK                   
K_VS2_LP_ADDR     LDO_VAUX18_HW11_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW11_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUX18_HW11_OP_N_FASK                   

#define PMIC_DG_ LDO_VAUX18_HW12_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW12_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUX18_HW12_OP_N_FASK                   
F
#define PMIC_G_BLDO_VAUX18_HW13_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW13_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUX18_HW13_OP_N_FASK                   
1
#define PMIC_RG_LDO_VAUX18_HW14_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_HW14_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUX18_HW14_OP_N_FASK                   
1
#define PMIC_RG_LDO_VAUX18_SW_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VAUX18_OP_N_1
#define PMIC_BULDO_VAUX18_SW_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VAUX18_SW_OP_N_FASK                    0
x1
#define PMICG_BLDO_VAUX18_OP_N_FAET_SHIFT                H  7
#defineLDO_VAUX18_OP_N_FAET1
#define PMICG_BLDO_VAUX18_OP_N_FAET_    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VAUX18_OP_N_FAET_ASK                    K_VS2_LP_ADDR  G_ LDO_VAUX18_OP_N_FCLET_SHIFT                  7
#defineLDO_VAUX18_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VAUX18_OP_N_FCLET    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VAUX18_OP_N_FCLETASK                    K_VS2_LP_ADDR  G_ LDO_VAUX18_HW0_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW0_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUX18_HW0_OP_CFGFASK                   K_VS2_LP_ADDR  G_ LDO_VAUX18_HW1_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW1_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW1_OP_CFGFASK                   
#define PMIC_DG_ LDO_VAUX18_HW2_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW2_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW2_OP_CFGFASK                   1
#define PMIC_RGGLDO_VAUX18_HW3_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW3_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW3_OP_CFGFASK                   1
#define PMIC_RG_LDO_VAUX18_HW4_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW4_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW4_OP_CFGFASK                   1
#define PMIC_RG_LDO_VAUX18_HW5_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW5_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW5_OP_CFGFASK                   x1
#define PMICG_BLDO_VAUX18_HW6_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW6_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW6_OP_CFGFASK                   x1
#define PMIC_BULDO_VAUX18_HW7_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW7_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW7_OP_CFGFASK                   x1
#define PMIC_RGLDO_VAUX18_HW8_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW8_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW8_OP_CFGFASK                   x1
#define PMIC_DALDO_VAUX18_HW9_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW9_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUX18_HW9_OP_CFGFASK                   x1
#define PMIC_RGLDO_VAUX18_HW10_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW10_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUX18_HW10_OP_CFGFASK                  
K_VS2_LP_ADDR     LDO_VAUX18_HW11_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW11_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUX18_HW11_OP_CFGFASK                  

#define PMIC_DG_ LDO_VAUX18_HW12_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW12_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUX18_HW12_OP_CFGFASK                  
F
#define PMIC_G_BLDO_VAUX18_HW13_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW13_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUX18_HW13_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VAUX18_HW14_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_HW14_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUX18_HW14_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VAUX18_SW_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VAUX18_OP_CFG_VS2_LP_ADDR     LDO_VAUX18_SW_OP_CFGF    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VAUX18_SW_OP_CFGFASK                    
x1
#define PMICG_BLDO_VAUX18_OP_CFGFAET_SHIFT                H 7
#defineLDO_VAUX18_OP_CFGFAET1
#define PMICG_BLDO_VAUX18_OP_CFGFAET_    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VAUX18_OP_CFGFAET_ASK                   K_VS2_LP_ADDR  G_ LDO_VAUX18_OP_CFGFCLET_SHIFT               H 7
#defineLDO_VAUX18_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VAUX18_OP_CFGFCLET    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VAUX18_OP_CFGFCLETASK                   K_VS2_LP_ADDR     LDO_VAUD18_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VAUD18_CONK_VS2_LP_ADDR     LDO_VAUD18_N_F    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VAUD18_N_FASK                           K_VS2_LP_ADDR     LDO_VAUD18_LPOR_REV_SHIFT                    7
#defineLDO_VAUD18_CONK_VS2_LP_ADDR     LDO_VAUD18_LPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VAUD18_LPOASK                           
#define PMIC_D   LDO_VAUD18_STBTDFPI_TRAP_SHIFT               7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_STBTDF \
	MT6359_BUCK_VS1_OP_ _ _G13#define PMIC_D   LDO_VAUD18_STBTDFASK                        K_VS2_LP_ADDR     LDO_VAUD18_ULPOR_REV_SHIFT                   7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_ULPO    \
	MT6359_BUCK_VS1_OP _C_G1
#define PMIC_D   LDO_VAUD18_ULPOASK                          F
#define PMIC_G_BLDO_VAUD18_OCFB_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_OCFB_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VAUD18_OCFB_N_FASK                      1
#define PMIC_RG_LDO_VAUD18_OC_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_OC_MODEF    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_D   LDO_VAUD18_OC_MODEFASK                      x1
#define PMICG_BLDO_VAUD18_OC_TSEN_SHIFT                   H 7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_OC_TSEN_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VAUD18_OC_TSEN_ASK                      x1
#define PMIC_BULDO_VAUD18_DUMMY_LOAD_SHIFT                  7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OPG13#define PMIC_D   LDO_VAUD18_DUMMY_LOAD_ASK                   x1
#define PMIC_DALDO_VAUD18_OP_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_OP_MODEF    \
	MT6359_BUCK_VS1_O_G1x1
#define PMIC_RGLDO_VAUD18_OP_MODEFASK                    00
K_VS2_LP_ADDR     LDO_VAUD18_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT H 7
#defineLDO_VAUD18_CON
#define PMIC_D   LDO_VAUD18_CKFAW_MODEF \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VAUD18_CKFAW_MODEFASK                   xx1
#define PMICDABVAUD18_B_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VAUD18_MON_VS2_LP_ADDR  DABVAUD18_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVAUD18_B_N_FASK                          0 0K_VS2_LP_ADDR  DABVAUD18_B_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VAUD18_MON_VS2_LP_ADDR  DABVAUD18_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVAUD18_B_STBFASK                          0 
#define PMIC_DDABVAUD18_B_LPOR_REV_SHIFT                    H 7
#defineLDO_VAUD18_MON_VS2_LP_ADDR  DABVAUD18_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVAUD18_B_LPOASK                          0 01
#define PMIC_DABVAUD18_L_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VAUD18_MON_VS2_LP_ADDR  DABVAUD18_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVAUD18_L_N_FASK                          0 03#define PMIC_DDABVAUD18_L_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VAUD18_MON_VS2_LP_ADDR  DABVAUD18_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVAUD18_L_STBFASK                          0 4#define PMIC_DDABVAUD18_OCFB_N_FPI_TRAP_SHIFT           HIFTH 7
#defineLDO_VAUD18_MON_VS2_LP_ADDR  DABVAUD18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ G1
#define PMIC_DDABVAUD18_OCFB_N_FASK                          x1
#define PMICDABVAUD18_DUMMY_LOAD_SHIFT                  FTH 7
#defineLDO_VAUD18_MON_VS2_LP_ADDR  DABVAUD18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ G13#define PMIC_DDABVAUD18_DUMMY_LOAD_ASK                       x1
#define PMIC_BULDO_VAUD18_HW0_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW0_OP_N_F    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VAUD18_HW0_OP_N_FASK                    K_VS2_LP_ADDR  G_ LDO_VAUD18_HW1_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW1_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW1_OP_N_FASK                    
#define PMIC_DG_ LDO_VAUD18_HW2_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW2_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW2_OP_N_FASK                    1
#define PMIC_RGGLDO_VAUD18_HW3_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW3_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW3_OP_N_FASK                    1
#define PMIC_RG_LDO_VAUD18_HW4_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW4_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW4_OP_N_FASK                    1
#define PMIC_RG_LDO_VAUD18_HW5_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW5_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW5_OP_N_FASK                    x1
#define PMICG_BLDO_VAUD18_HW6_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW6_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW6_OP_N_FASK                    x1
#define PMIC_BULDO_VAUD18_HW7_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW7_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW7_OP_N_FASK                    x1
#define PMIC_RGLDO_VAUD18_HW8_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW8_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW8_OP_N_FASK                    x1
#define PMIC_DALDO_VAUD18_HW9_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW9_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VAUD18_HW9_OP_N_FASK                    x1
#define PMIC_RGLDO_VAUD18_HW10_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW10_OP_N_F    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW10_OP_N_FASK                   
K_VS2_LP_ADDR     LDO_VAUD18_HW11_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW11_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUD18_HW11_OP_N_FASK                   

#define PMIC_DG_ LDO_VAUD18_HW12_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW12_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUD18_HW12_OP_N_FASK                   
F
#define PMIC_G_BLDO_VAUD18_HW13_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW13_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUD18_HW13_OP_N_FASK                   
1
#define PMIC_RG_LDO_VAUD18_HW14_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_HW14_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUD18_HW14_OP_N_FASK                   
1
#define PMIC_RG_LDO_VAUD18_SW_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VAUD18_OP_N_1
#define PMIC_BULDO_VAUD18_SW_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VAUD18_SW_OP_N_FASK                    0
x1
#define PMICG_BLDO_VAUD18_OP_N_FAET_SHIFT                H  7
#defineLDO_VAUD18_OP_N_FAET1
#define PMICG_BLDO_VAUD18_OP_N_FAET_    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VAUD18_OP_N_FAET_ASK                    K_VS2_LP_ADDR  G_ LDO_VAUD18_OP_N_FCLET_SHIFT                  7
#defineLDO_VAUD18_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VAUD18_OP_N_FCLET    \
	MT6359_BUCK_VS_OG1eF
efine PMIC_RG_BG_BLDO_VAUD18_OP_N_FCLETASK                    K_VS2_LP_ADDR  G_ LDO_VAUD18_HW0_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW0_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VAUD18_HW0_OP_CFGFASK                   K_VS2_LP_ADDR  G_ LDO_VAUD18_HW1_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW1_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW1_OP_CFGFASK                   
#define PMIC_DG_ LDO_VAUD18_HW2_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW2_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW2_OP_CFGFASK                   1
#define PMIC_RGGLDO_VAUD18_HW3_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW3_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW3_OP_CFGFASK                   1
#define PMIC_RG_LDO_VAUD18_HW4_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW4_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW4_OP_CFGFASK                   1
#define PMIC_RG_LDO_VAUD18_HW5_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW5_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW5_OP_CFGFASK                   x1
#define PMICG_BLDO_VAUD18_HW6_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW6_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW6_OP_CFGFASK                   x1
#define PMIC_BULDO_VAUD18_HW7_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW7_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW7_OP_CFGFASK                   x1
#define PMIC_RGLDO_VAUD18_HW8_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW8_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW8_OP_CFGFASK                   x1
#define PMIC_DALDO_VAUD18_HW9_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW9_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VAUD18_HW9_OP_CFGFASK                   x1
#define PMIC_RGLDO_VAUD18_HW10_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW10_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUD18_HW10_OP_CFGFASK                  
K_VS2_LP_ADDR     LDO_VAUD18_HW11_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW11_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUD18_HW11_OP_CFGFASK                  

#define PMIC_DG_ LDO_VAUD18_HW12_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW12_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUD18_HW12_OP_CFGFASK                  
F
#define PMIC_G_BLDO_VAUD18_HW13_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW13_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUD18_HW13_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VAUD18_HW14_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_HW14_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VAUD18_HW14_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VAUD18_SW_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VAUD18_OP_CFG_VS2_LP_ADDR     LDO_VAUD18_SW_OP_CFGF    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VAUD18_SW_OP_CFGFASK                    
x1
#define PMICG_BLDO_VAUD18_OP_CFGFAET_SHIFT                H 7
#defineLDO_VAUD18_OP_CFGFAET1
#define PMICG_BLDO_VAUD18_OP_CFGFAET_    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VAUD18_OP_CFGFAET_ASK                   K_VS2_LP_ADDR  G_ LDO_VAUD18_OP_CFGFCLET_SHIFT               H 7
#defineLDO_VAUD18_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VAUD18_OP_CFGFCLET    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VAUD18_OP_CFGFCLETASK                   K_VS2_LP_ADDR     LDO_VIO18_N_FPI_TRAP_SHIFT           HIFTHIH 7
#defineLDO_VIO18_CONK_VS2_LP_ADDR     LDO_VIO18_N_F    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_D   LDO_VIO18_N_FASK                            K_VS2_LP_ADDR     LDO_VIO18_LPOR_REV_SHIFT                     7
#defineLDO_VIO18_CONK_VS2_LP_ADDR     LDO_VIO18_LPO    \
	MT6359_BUCK_VS1_OP _C _CG1
#define PMIC_D   LDO_VIO18_LPOASK                          0 
#define PMIC_D   LDO_VIO18_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_STBTDF    \
	MT6359_BUCK_VS1_OP _CG13#define PMIC_D   LDO_VIO18_STBTDFASK                         K_VS2_LP_ADDR     LDO_VIO18_ULPOR_REV_SHIFT                    7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VIO18_ULPOASK                           1
#define PMIC_RGGLDO_VIO18_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VIO18_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VIO18_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_OC_MODEF    \
	MT6359_BUCK_VS1_O_ G1
#define PMIC_D   LDO_VIO18_OC_MODEFASK                    00 x1
#define PMICG_BLDO_VIO18_OC_TSEN_SHIFT                   HI 7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VIO18_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VIO18_DUMMY_LOAD_SHIFT                   7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G13#define PMIC_D   LDO_VIO18_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VIO18_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_OP_MODEF    \
	MT6359_BUCK_VS1_O__G1x1
#define PMIC_RGLDO_VIO18_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VIO18_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VIO18_CON
#define PMIC_D   LDO_VIO18_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VIO18_CKFAW_MODEFASK                    xx1
#define PMICDABVIO18_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VIO18_MON_VS2_LP_ADDR  DABVIO18_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVIO18_B_N_FASK                          0 00K_VS2_LP_ADDR  DABVIO18_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VIO18_MON_VS2_LP_ADDR  DABVIO18_B_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVIO18_B_STBFASK                          0  
#define PMIC_DDABVIO18_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VIO18_MON_VS2_LP_ADDR  DABVIO18_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVIO18_B_LPOASK                          0 001
#define PMIC_DABVIO18_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VIO18_MON_VS2_LP_ADDR  DABVIO18_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVIO18_L_N_FASK                          0 003#define PMIC_DDABVIO18_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VIO18_MON_VS2_LP_ADDR  DABVIO18_L_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVIO18_L_STBFASK                          0  4#define PMIC_DDABVIO18_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VIO18_MON_VS2_LP_ADDR  DABVIO18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _  G1
#define PMIC_DDABVIO18_OCFB_N_FASK                           x1
#define PMICDABVIO18_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VIO18_MON_VS2_LP_ADDR  DABVIO18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _  G13#define PMIC_DDABVIO18_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VIO18_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW0_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW0_OP_N_FASK                     K_VS2_LP_ADDR     LDO_VIO18_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW1_OP_N_FASK                     
#define PMIC_D   LDO_VIO18_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VIO18_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VIO18_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VIO18_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VIO18_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VIO18_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VIO18_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VIO18_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO18_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VIO18_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW10_OP_N_F    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VIO18_HW10_OP_N_FASK                    xK_VS2_LP_ADDR     LDO_VIO18_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO18_HW11_OP_N_FASK                    x
#define PMIC_DG_ LDO_VIO18_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO18_HW12_OP_N_FASK                    x1
#define PMIC_RGGLDO_VIO18_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO18_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VIO18_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO18_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VIO18_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VIO18_OP_N_1
#define PMIC_BULDO_VIO18_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VIO18_SW_OP_N_FASK                    0 
x1
#define PMICG_BLDO_VIO18_OP_N_FAET_SHIFT                H H 7
#defineLDO_VIO18_OP_N_FAET1
#define PMICG_BLDO_VIO18_OP_N_FAET_    \
	MT6359_BUCK_VS1_1G1eF
efine PMIC_RG_BG_BLDO_VIO18_OP_N_FAET_ASK                     K_VS2_LP_ADDR     LDO_VIO18_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VIO18_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VIO18_OP_N_FCLET    \
	MT6359_BUCK_VS1_1G1eF
efine PMIC_RG_BG_BLDO_VIO18_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VIO18_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO18_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VIO18_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VIO18_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VIO18_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VIO18_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VIO18_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VIO18_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VIO18_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VIO18_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VIO18_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO18_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VIO18_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VIO18_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VIO18_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO18_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VIO18_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO18_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VIO18_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO18_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VIO18_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO18_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VIO18_SW_OP_CFGFPI_TRAP_SHIFT         H  7
#defineLDO_VIO18_OP_CFG_VS2_LP_ADDR     LDO_VIO18_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VIO18_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VIO18_OP_CFGFAET_SHIFT                H  7
#defineLDO_VIO18_OP_CFGFAET1
#define PMICG_BLDO_VIO18_OP_CFGFAET_    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VIO18_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VIO18_OP_CFGFCLET_SHIFT               H  7
#defineLDO_VIO18_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VIO18_OP_CFGFCLET    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VIO18_OP_CFGFCLETASK                    K_VS2_LP_ADDR  G_ LDO_VEMC_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VEMC_CONK_VS2_LP_ADDR     LDO_VEMC_N_F    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_D   LDO_VEMC_N_FASK                          0 0K_VS2_LP_ADDR     LDO_VEMC_LPOR_REV_SHIFT                    H 7
#defineLDO_VEMC_CONK_VS2_LP_ADDR     LDO_VEMC_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VEMC_LPOASK                          0  
#define PMIC_D   LDO_VEMC_STBTDFPI_TRAP_SHIFT               H 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_STBTDF    \
	MT6359_BUCK_VS1_OP  _ G11
#define PMIC_RG_LDO_VEMC_STBTDFASK                          K_VS2_LP_ADDR     LDO_VEMC_ULPOR_REV_SHIFT                   H 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_ULPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VEMC_ULPOASK                            1
#define PMIC_RGGLDO_VEMC_OCFB_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VEMC_OCFB_N_FASK                        1
#define PMIC_RG_LDO_VEMC_OC_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_OC_MODEF    \
	MT6359_BUCK_VS1_O__ G1
#define PMIC_D   LDO_VEMC_OC_MODEFASK                        x1
#define PMICG_BLDO_VEMC_OC_TSEN_SHIFT                   HIF 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_OC_TSEN_    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VEMC_OC_TSEN_ASK                        x1
#define PMIC_BULDO_VEMC_DUMMY_LOAD_SHIFT                  F 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ G11
#define PMIC_RG_LDO_VEMC_DUMMY_LOAD_ASK                     x1
#define PMIC_DALDO_VEMC_OP_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_OP_MODEF    \
	MT6359_BUCK_VS1_O___G1x1
#define PMIC_RGLDO_VEMC_OP_MODEFASK                        
K_VS2_LP_ADDR     LDO_VEMC_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HIF 7
#defineLDO_VEMC_CON
#define PMIC_D   LDO_VEMC_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VEMC_CKFAW_MODEFASK                     xx1
#define PMICDABVEMC_B_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VEMC_MON_VS2_LP_ADDR  DABVEMC_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVEMC_B_N_FASK                          0 000K_VS2_LP_ADDR  DABVEMC_B_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VEMC_MON_VS2_LP_ADDR  DABVEMC_B_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVEMC_B_STBFASK                          0   
#define PMIC_DDABVEMC_B_LPOR_REV_SHIFT                    HIF 7
#defineLDO_VEMC_MON_VS2_LP_ADDR  DABVEMC_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVEMC_B_LPOASK                          0 0001
#define PMIC_DABVEMC_L_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VEMC_MON_VS2_LP_ADDR  DABVEMC_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVEMC_L_N_FASK                          0 0003#define PMIC_DDABVEMC_L_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VEMC_MON_VS2_LP_ADDR  DABVEMC_L_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVEMC_L_STBFASK                          0   4#define PMIC_DDABVEMC_OCFB_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VEMC_MON_VS2_LP_ADDR  DABVEMC_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _   G1
#define PMIC_DDABVEMC_OCFB_N_FASK                            x1
#define PMICDABVEMC_DUMMY_LOAD_SHIFT                  FTHIF 7
#defineLDO_VEMC_MON_VS2_LP_ADDR  DABVEMC_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _   G13#define PMIC_DDABVEMC_DUMMY_LOAD_ASK                         x1
#define PMIC_BULDO_VEMC_HW0_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW0_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW0_OP_N_FASK                      K_VS2_LP_ADDR     LDO_VEMC_HW1_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW1_OP_N_FASK                      
#define PMIC_D   LDO_VEMC_HW2_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW2_OP_N_FASK                      1
#define PMIC_RGGLDO_VEMC_HW3_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW3_OP_N_FASK                      1
#define PMIC_RG_LDO_VEMC_HW4_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW4_OP_N_FASK                      1
#define PMIC_RG_LDO_VEMC_HW5_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW5_OP_N_FASK                      x1
#define PMICG_BLDO_VEMC_HW6_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW6_OP_N_FASK                      x1
#define PMIC_BULDO_VEMC_HW7_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW7_OP_N_FASK                      x1
#define PMIC_RGLDO_VEMC_HW8_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW8_OP_N_FASK                      x1
#define PMIC_DALDO_VEMC_HW9_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VEMC_HW9_OP_N_FASK                      x1
#define PMIC_RGLDO_VEMC_HW10_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW10_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VEMC_HW10_OP_N_FASK                     xK_VS2_LP_ADDR     LDO_VEMC_HW11_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW11_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VEMC_HW11_OP_N_FASK                     x
#define PMIC_DG_ LDO_VEMC_HW12_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW12_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VEMC_HW12_OP_N_FASK                     x1
#define PMIC_RGGLDO_VEMC_HW13_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW13_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VEMC_HW13_OP_N_FASK                     x1
#define PMIC_RG_LDO_VEMC_HW14_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_HW14_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VEMC_HW14_OP_N_FASK                     x1
#define PMIC_RG_LDO_VEMC_SW_OP_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VEMC_OP_N_1
#define PMIC_BULDO_VEMC_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_1G1
#define PMIC_DG_ LDO_VEMC_SW_OP_N_FASK                    0  
x1
#define PMICG_BLDO_VEMC_OP_N_FAET_SHIFT                H HI 7
#defineLDO_VEMC_OP_N_FAET1
#define PMICG_BLDO_VEMC_OP_N_FAET_    \
	MT6359_BUCK_VS1_1_G1eF
efine PMIC_RG_BG_BLDO_VEMC_OP_N_FAET_ASK                      K_VS2_LP_ADDR     LDO_VEMC_OP_N_FCLET_SHIFT                 HI 7
#defineLDO_VEMC_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VEMC_OP_N_FCLET    \
	MT6359_BUCK_VS1_1_G1eF
efine PMIC_RG_BG_BLDO_VEMC_OP_N_FCLETASK                      K_VS2_LP_ADDR     LDO_VEMC_HW0_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VEMC_HW0_OP_CFGFASK                     K_VS2_LP_ADDR     LDO_VEMC_HW1_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW1_OP_CFGFASK                     
#define PMIC_DG_ LDO_VEMC_HW2_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW2_OP_CFGFASK                     1
#define PMIC_RGGLDO_VEMC_HW3_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW3_OP_CFGFASK                     1
#define PMIC_RG_LDO_VEMC_HW4_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW4_OP_CFGFASK                     1
#define PMIC_RG_LDO_VEMC_HW5_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW5_OP_CFGFASK                     x1
#define PMICG_BLDO_VEMC_HW6_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW6_OP_CFGFASK                     x1
#define PMIC_BULDO_VEMC_HW7_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW7_OP_CFGFASK                     x1
#define PMIC_RGLDO_VEMC_HW8_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW8_OP_CFGFASK                     x1
#define PMIC_DALDO_VEMC_HW9_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VEMC_HW9_OP_CFGFASK                     x1
#define PMIC_RGLDO_VEMC_HW10_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW10_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VEMC_HW10_OP_CFGFASK                    xK_VS2_LP_ADDR     LDO_VEMC_HW11_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW11_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VEMC_HW11_OP_CFGFASK                    x
#define PMIC_DG_ LDO_VEMC_HW12_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW12_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VEMC_HW12_OP_CFGFASK                    x1
#define PMIC_RGGLDO_VEMC_HW13_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW13_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VEMC_HW13_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VEMC_HW14_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_HW14_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VEMC_HW14_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VEMC_SW_OP_CFGFPI_TRAP_SHIFT         HIH 7
#defineLDO_VEMC_OP_CFG_VS2_LP_ADDR     LDO_VEMC_SW_OP_CFGF    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VEMC_SW_OP_CFGFASK                      
x1
#define PMICG_BLDO_VEMC_OP_CFGFAET_SHIFT                H H 7
#defineLDO_VEMC_OP_CFGFAET1
#define PMICG_BLDO_VEMC_OP_CFGFAET_    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VEMC_OP_CFGFAET_ASK                     K_VS2_LP_ADDR     LDO_VEMC_OP_CFGFCLET_SHIFT               H H 7
#defineLDO_VEMC_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VEMC_OP_CFGFCLET    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VEMC_OP_CFGFCLETASK                     K_VS2_LP_ADDR  G_ LDO_VSIM1_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VSIM1_CONK_VS2_LP_ADDR     LDO_VSIM1_N_F    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VSIM1_N_FASK                            K_VS2_LP_ADDR     LDO_VSIM1_LPOR_REV_SHIFT                   H 7
#defineLDO_VSIM1_CONK_VS2_LP_ADDR     LDO_VSIM1_LPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VSIM1_LPOASK                          0 
#define PMIC_D   LDO_VSIM1_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_STBTDF    \
	MT6359_BUCK_VS1_OP _CG13#define PMIC_D   LDO_VSIM1_STBTDFASK                         K_VS2_LP_ADDR     LDO_VSIM1_ULPOR_REV_SHIFT                    7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VSIM1_ULPOASK                           1
#define PMIC_RGGLDO_VSIM1_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VSIM1_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VSIM1_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_OC_MODEF    \
	MT6359_BUCK_VS1_O_ G1
#define PMIC_D   LDO_VSIM1_OC_MODEFASK                    00 x1
#define PMICG_BLDO_VSIM1_OC_TSEN_SHIFT                   HI 7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VSIM1_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VSIM1_DUMMY_LOAD_SHIFT                   7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G13#define PMIC_D   LDO_VSIM1_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VSIM1_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_OP_MODEF    \
	MT6359_BUCK_VS1_O__G1x1
#define PMIC_RGLDO_VSIM1_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VSIM1_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VSIM1_CON
#define PMIC_D   LDO_VSIM1_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VSIM1_CKFAW_MODEFASK                    xx1
#define PMICDABVSIM1_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VSIM1_MON_VS2_LP_ADDR  DABVSIM1_B_N_F    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVSIM1_B_N_FASK                          0 00K_VS2_LP_ADDR  DABVSIM1_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VSIM1_MON_VS2_LP_ADDR  DABVSIM1_B_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVSIM1_B_STBFASK                          0  
#define PMIC_DDABVSIM1_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VSIM1_MON_VS2_LP_ADDR  DABVSIM1_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVSIM1_B_LPOASK                          0 001
#define PMIC_DABVSIM1_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VSIM1_MON_VS2_LP_ADDR  DABVSIM1_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVSIM1_L_N_FASK                          0 003#define PMIC_DDABVSIM1_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VSIM1_MON_VS2_LP_ADDR  DABVSIM1_L_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVSIM1_L_STBFASK                          0  4#define PMIC_DDABVSIM1_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VSIM1_MON_VS2_LP_ADDR  DABVSIM1_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _  G1
#define PMIC_DDABVSIM1_OCFB_N_FASK                           x1
#define PMICDABVSIM1_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VSIM1_MON_VS2_LP_ADDR  DABVSIM1_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _  G13#define PMIC_DDABVSIM1_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VSIM1_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW0_OP_N_F    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VSIM1_HW0_OP_N_FASK                     K_VS2_LP_ADDR  G_ LDO_VSIM1_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW1_OP_N_FASK                     
#define PMIC_DG_ LDO_VSIM1_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VSIM1_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VSIM1_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VSIM1_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VSIM1_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VSIM1_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VSIM1_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VSIM1_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM1_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VSIM1_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW10_OP_N_F    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VSIM1_HW10_OP_N_FASK                    xK_VS2_LP_ADDR     LDO_VSIM1_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM1_HW11_OP_N_FASK                    x
#define PMIC_DG_ LDO_VSIM1_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM1_HW12_OP_N_FASK                    x1
#define PMIC_RGGLDO_VSIM1_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM1_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VSIM1_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM1_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VSIM1_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VSIM1_OP_N_1
#define PMIC_BULDO_VSIM1_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VSIM1_SW_OP_N_FASK                      
x1
#define PMICG_BLDO_VSIM1_OP_N_FAET_SHIFT                H H 7
#defineLDO_VSIM1_OP_N_FAET1
#define PMICG_BLDO_VSIM1_OP_N_FAET_    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VSIM1_OP_N_FAET_ASK                     K_VS2_LP_ADDR  G_ LDO_VSIM1_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VSIM1_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VSIM1_OP_N_FCLET    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VSIM1_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VSIM1_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM1_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VSIM1_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VSIM1_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VSIM1_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VSIM1_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VSIM1_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VSIM1_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VSIM1_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VSIM1_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VSIM1_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM1_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VSIM1_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VSIM1_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VSIM1_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM1_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VSIM1_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM1_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VSIM1_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM1_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VSIM1_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM1_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VSIM1_SW_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM1_OP_CFG_VS2_LP_ADDR     LDO_VSIM1_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VSIM1_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VSIM1_OP_CFGFAET_SHIFT                H  7
#defineLDO_VSIM1_OP_CFGFAET1
#define PMICG_BLDO_VSIM1_OP_CFGFAET_    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VSIM1_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VSIM1_OP_CFGFCLET_SHIFT               H  7
#defineLDO_VSIM1_OP_CFGFCLE_VS2_LP_ADDR  G_ LDO_VSIM1_OP_CFGFCLET    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VSIM1_OP_CFGFCLETASK                    K_VS2_LP_ADDR  G_ LDO_VSIM2_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VSIM2_CONK_VS2_LP_ADDR     LDO_VSIM2_N_F    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VSIM2_N_FASK                            K_VS2_LP_ADDR     LDO_VSIM2_LPOR_REV_SHIFT                   H 7
#defineLDO_VSIM2_CONK_VS2_LP_ADDR     LDO_VSIM2_LPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VSIM2_LPOASK                          0 
#define PMIC_D   LDO_VSIM2_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_STBTDF    \
	MT6359_BUCK_VS1_OP _CG13#define PMIC_D   LDO_VSIM2_STBTDFASK                         K_VS2_LP_ADDR     LDO_VSIM2_ULPOR_REV_SHIFT                    7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VSIM2_ULPOASK                           1
#define PMIC_RGGLDO_VSIM2_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VSIM2_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VSIM2_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_OC_MODEF    \
	MT6359_BUCK_VS1_O_ G1
#define PMIC_D   LDO_VSIM2_OC_MODEFASK                    00 x1
#define PMICG_BLDO_VSIM2_OC_TSEN_SHIFT                   HI 7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VSIM2_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VSIM2_DUMMY_LOAD_SHIFT                   7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G13#define PMIC_D   LDO_VSIM2_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VSIM2_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_OP_MODEF    \
	MT6359_BUCK_VS1_O__G1x1
#define PMIC_RGLDO_VSIM2_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VSIM2_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VSIM2_CON
#define PMIC_D   LDO_VSIM2_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VSIM2_CKFAW_MODEFASK                    xx1
#define PMICDABVSIM2_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VSIM2_MON_VS2_LP_ADDR  DABVSIM2_B_N_F    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVSIM2_B_N_FASK                          0 00K_VS2_LP_ADDR  DABVSIM2_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VSIM2_MON_VS2_LP_ADDR  DABVSIM2_B_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVSIM2_B_STBFASK                          0  
#define PMIC_DDABVSIM2_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VSIM2_MON_VS2_LP_ADDR  DABVSIM2_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVSIM2_B_LPOASK                          0 001
#define PMIC_DABVSIM2_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VSIM2_MON_VS2_LP_ADDR  DABVSIM2_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVSIM2_L_N_FASK                          0 003#define PMIC_DDABVSIM2_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VSIM2_MON_VS2_LP_ADDR  DABVSIM2_L_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVSIM2_L_STBFASK                          0  4#define PMIC_DDABVSIM2_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VSIM2_MON_VS2_LP_ADDR  DABVSIM2_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _  G1
#define PMIC_DDABVSIM2_OCFB_N_FASK                           x1
#define PMICDABVSIM2_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VSIM2_MON_VS2_LP_ADDR  DABVSIM2_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _  G13#define PMIC_DDABVSIM2_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VSIM2_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW0_OP_N_F    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VSIM2_HW0_OP_N_FASK                     K_VS2_LP_ADDR  G_ LDO_VSIM2_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW1_OP_N_FASK                     
#define PMIC_DG_ LDO_VSIM2_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VSIM2_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VSIM2_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VSIM2_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VSIM2_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VSIM2_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VSIM2_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VSIM2_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VSIM2_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VSIM2_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW10_OP_N_F    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VSIM2_HW10_OP_N_FASK                    xK_VS2_LP_ADDR     LDO_VSIM2_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM2_HW11_OP_N_FASK                    x
#define PMIC_DG_ LDO_VSIM2_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM2_HW12_OP_N_FASK                    x1
#define PMIC_RGGLDO_VSIM2_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM2_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VSIM2_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM2_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VSIM2_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VSIM2_OP_N_1
#define PMIC_BULDO_VSIM2_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VSIM2_SW_OP_N_FASK                      
x1
#define PMICG_BLDO_VSIM2_OP_N_FAET_SHIFT                H H 7
#defineLDO_VSIM2_OP_N_FAET1
#define PMICG_BLDO_VSIM2_OP_N_FAET_    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VSIM2_OP_N_FAET_ASK                     K_VS2_LP_ADDR  G_ LDO_VSIM2_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VSIM2_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VSIM2_OP_N_FCLET    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VSIM2_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VSIM2_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSIM2_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VSIM2_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VSIM2_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VSIM2_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VSIM2_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VSIM2_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VSIM2_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VSIM2_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VSIM2_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VSIM2_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VSIM2_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VSIM2_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VSIM2_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VSIM2_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM2_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VSIM2_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM2_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VSIM2_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM2_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VSIM2_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VSIM2_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VSIM2_SW_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VSIM2_OP_CFG_VS2_LP_ADDR  G_ LDO_VSIM2_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VSIM2_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VSIM2_OP_CFGFAET_SHIFT                H  7
#defineLDO_VSIM2_OP_CFGFAET1
#define PMICG_BLDO_VSIM2_OP_CFGFAET_    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VSIM2_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VSIM2_OP_CFGFCLET_SHIFT               H  7
#defineLDO_VSIM2_OP_CFGFCLE_VS2_LP_ADDR     LDO_VSIM2_OP_CFGFCLET    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VSIM2_OP_CFGFCLETASK                    K_VS2_LP_ADDR  LDO_GNR3_ANA_IDFPI_TRAP_SHIFT                H  7
#defineLDO_GNR3_DSN_ID_VS2_LP_ADDR  LDO_GNR3_ANA_IDF    \
	MT6359_BUCK_VS1_OP _C_C G1
efine PMIC_RG_BLDO_GNR3_ANA_IDFASK                            K_VS2_LP_ADDR  LDO_GNR3_DIG_IDFPI_TRAP_SHIFT                H  7
#defineLDO_GNR3_DSN_ID_VS2_LP_ADDR  LDO_GNR3_DIG_IDF    \
	MT6359_BUCK_VS1_OP _C_C G1
efine PMIC_RG_BLDO_GNR3_DIG_IDFASK                            8fine PMIC_RG_BLDO_GNR3_ANA_MINOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR3_DSN_REVK_VS2_LP_ADDR  LDO_GNR3_ANA_MINOR_REVF    \
	MT6359_BUCK_VS_1_G1e_VS2_LP_ADDR  LDO_GNR3_ANA_MINOR_REVFASK                     K_VS2_LP_ADDR  LDO_GNR3_ANA_MAJOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR3_DSN_REVK_VS2_LP_ADDR  LDO_GNR3_ANA_MAJOR_REVF    \
	MT6359_BUCK_VS_1_G1e_VS2_LP_ADDR  LDO_GNR3_ANA_MAJOR_REVFASK                     1
#define PMIC_LDO_GNR3_DIG_MINOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR3_DSN_REVK_VS2_LP_ADDR  LDO_GNR3_DIG_MINOR_REVF    \
	MT6359_BUCK_VS_1_G1e_VS2_LP_ADDR  LDO_GNR3_DIG_MINOR_REVFASK                     x1
#define PMICLDO_GNR3_DIG_MAJOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR3_DSN_REVK_VS2_LP_ADDR  LDO_GNR3_DIG_MAJOR_REVF    \
	MT6359_BUCK_VS_1_G1e_VS2_LP_ADDR  LDO_GNR3_DIG_MAJOR_REVFASK                     
F
#define PMIC_LDO_GNR3_DSN_CBSFPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_GNR3_DSN_DBI
#define PMIC_LDO_GNR3_DSN_CBSF    \
	MT6359_BUCK_VS1_OP  _  G13
#define PMIC_LDO_GNR3_DSN_CBSFASK                           K_VS2_LP_ADDR  LDO_GNR3_DSN_BIXFPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_GNR3_DSN_DBI
#define PMIC_LDO_GNR3_DSN_BIXF    \
	MT6359_BUCK_VS1_OP  _  G13
#define PMIC_LDO_GNR3_DSN_BIXFASK                           1
#define PMIC_LDO_GNR3_DSN_ESPOR_REV_SHIFT                    7
#defineLDO_GNR3_DSN_DBI
#define PMIC_LDO_GNR3_DSN_ESPO    \
	MT6359_BUCK_VS1_OP  _  G1
efine PMIC_RG_BLDO_GNR3_DSN_ESPOASK                           x1
#define PMICLDO_GNR3_DSN_FPIOR_REV_SHIFT                    7
#defineLDO_GNR3_DSN_DXI
#define PMIC_LDO_GNR3_DSN_FPIO    \
	MT6359_BUCK_VS1_OP  _  G1
efine PMIC_RG_BLDO_GNR3_DSN_FPIOASK                           K_VS2_LP_ADDR  G_BLDO_VUSB_N_F0FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VUSB_CONK_VS2_LP_ADDR     LDO_VUSB_N_F0F    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VUSB_N_F0FASK                           K_VS2_LP_ADDR  G_BLDO_VUSB_LPOR_REV_SHIFT                    H 7
#defineLDO_VUSB_CONK_VS2_LP_ADDR     LDO_VUSB_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VUSB_LPOASK                          0 0
#define PMIC_D   LDO_VUSB_STBTDFPI_TRAP_SHIFT               H 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_STBTDF    \
	MT6359_BUCK_VS1_OP _C G13#define PMIC_D   LDO_VUSB_STBTDFASK                          K_VS2_LP_ADDR     LDO_VUSB_ULPOR_REV_SHIFT                   H 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_ULPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VUSB_ULPOASK                            1
#define PMIC_RGGLDO_VUSB_OCFB_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VUSB_OCFB_N_FASK                        1
#define PMIC_RG_LDO_VUSB_OC_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_OC_MODEF    \
	MT6359_BUCK_VS1_O__ G1
#define PMIC_D   LDO_VUSB_OC_MODEFASK                        x1
#define PMICG_BLDO_VUSB_OC_TSEN_SHIFT                   HIF 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_OC_TSEN_    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VUSB_OC_TSEN_ASK                        x1
#define PMIC_BULDO_VUSB_DUMMY_LOAD_SHIFT                  F 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ G13#define PMIC_D   LDO_VUSB_DUMMY_LOAD_ASK                     x1
#define PMIC_DALDO_VUSB_OP_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_OP_MODEF    \
	MT6359_BUCK_VS1_O___G1x1
#define PMIC_RGLDO_VUSB_OP_MODEFASK                        
K_VS2_LP_ADDR     LDO_VUSB_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HIF 7
#defineLDO_VUSB_CON
#define PMIC_D   LDO_VUSB_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VUSB_CKFAW_MODEFASK                     xx1
#define PMICDABVUSB_B_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VUSB_MON_VS2_LP_ADDR  DABVUSB_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVUSB_B_N_FASK                          0 000K_VS2_LP_ADDR  DABVUSB_B_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VUSB_MON_VS2_LP_ADDR  DABVUSB_B_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVUSB_B_STBFASK                          0   
#define PMIC_DDABVUSB_B_LPOR_REV_SHIFT                    HIF 7
#defineLDO_VUSB_MON_VS2_LP_ADDR  DABVUSB_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVUSB_B_LPOASK                          0 0001
#define PMIC_DABVUSB_L_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VUSB_MON_VS2_LP_ADDR  DABVUSB_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVUSB_L_N_FASK                          0 0003#define PMIC_DDABVUSB_L_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VUSB_MON_VS2_LP_ADDR  DABVUSB_L_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVUSB_L_STBFASK                          0   4#define PMIC_DDABVUSB_OCFB_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VUSB_MON_VS2_LP_ADDR  DABVUSB_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _   G1
#define PMIC_DDABVUSB_OCFB_N_FASK                            x1
#define PMICDABVUSB_DUMMY_LOAD_SHIFT                  FTHIF 7
#defineLDO_VUSB_MON_VS2_LP_ADDR  DABVUSB_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _   G13#define PMIC_DDABVUSB_DUMMY_LOAD_ASK                         x1
#define PMIC_BULDO_VUSB_HW0_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW0_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW0_OP_N_FASK                      K_VS2_LP_ADDR     LDO_VUSB_HW1_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW1_OP_N_FASK                     0
#define PMIC_D   LDO_VUSB_HW2_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW2_OP_N_FASK                      1
#define PMIC_RGGLDO_VUSB_HW3_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW3_OP_N_FASK                      1
#define PMIC_RG_LDO_VUSB_HW4_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW4_OP_N_FASK                      1
#define PMIC_RG_LDO_VUSB_HW5_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW5_OP_N_FASK                      x1
#define PMICG_BLDO_VUSB_HW6_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW6_OP_N_FASK                      x1
#define PMIC_BULDO_VUSB_HW7_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW7_OP_N_FASK                      x1
#define PMIC_RGLDO_VUSB_HW8_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW8_OP_N_FASK                      x1
#define PMIC_DALDO_VUSB_HW9_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VUSB_HW9_OP_N_FASK                      x1
#define PMIC_RGLDO_VUSB_HW10_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW10_OP_N_F    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VUSB_HW10_OP_N_FASK                     xK_VS2_LP_ADDR     LDO_VUSB_HW11_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW11_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUSB_HW11_OP_N_FASK                     x
#define PMIC_DG_ LDO_VUSB_HW12_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW12_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUSB_HW12_OP_N_FASK                     
F
#define PMIC_G_ LDO_VUSB_HW13_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW13_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUSB_HW13_OP_N_FASK                     
1
#define PMIC_RG_LDO_VUSB_HW14_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_HW14_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUSB_HW14_OP_N_FASK                     
1
#define PMIC_RG_LDO_VUSB_SW_OP_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VUSB_OP_N_1
#define PMIC_BULDO_VUSB_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_1G1
#define PMIC_DG_ LDO_VUSB_SW_OP_N_FASK                       
x1
#define PMICG_BLDO_VUSB_OP_N_FAET_SHIFT                H HI 7
#defineLDO_VUSB_OP_N_FAET1
#define PMICG_BLDO_VUSB_OP_N_FAET_    \
	MT6359_BUCK_VS1_1_G1eF
efine PMIC_RG_BG_BLDO_VUSB_OP_N_FAET_ASK                      K_VS2_LP_ADDR     LDO_VUSB_OP_N_FCLET_SHIFT                 HI 7
#defineLDO_VUSB_OP_N_FCLE_VS2_LP_ADDR     LDO_VUSB_OP_N_FCLET    \
	MT6359_BUCK_VS1_1_G1eF
efine PMIC_RG_BG_BLDO_VUSB_OP_N_FCLETASK                      K_VS2_LP_ADDR     LDO_VUSB_HW0_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUSB_HW0_OP_CFGFASK                     K_VS2_LP_ADDR     LDO_VUSB_HW1_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW1_OP_CFGFASK                     
#define PMIC_DG_ LDO_VUSB_HW2_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW2_OP_CFGFASK                     1
#define PMIC_RGGLDO_VUSB_HW3_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW3_OP_CFGFASK                     1
#define PMIC_RG_LDO_VUSB_HW4_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW4_OP_CFGFASK                     1
#define PMIC_RG_LDO_VUSB_HW5_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW5_OP_CFGFASK                     x1
#define PMICG_BLDO_VUSB_HW6_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW6_OP_CFGFASK                     x1
#define PMIC_BULDO_VUSB_HW7_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW7_OP_CFGFASK                     x1
#define PMIC_RGLDO_VUSB_HW8_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW8_OP_CFGFASK                     x1
#define PMIC_DALDO_VUSB_HW9_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VUSB_HW9_OP_CFGFASK                     x1
#define PMIC_RGLDO_VUSB_HW10_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW10_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VUSB_HW10_OP_CFGFASK                    xK_VS2_LP_ADDR     LDO_VUSB_HW11_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW11_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUSB_HW11_OP_CFGFASK                    x
#define PMIC_DG_ LDO_VUSB_HW12_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW12_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUSB_HW12_OP_CFGFASK                    x1
#define PMIC_RGGLDO_VUSB_HW13_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW13_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUSB_HW13_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VUSB_HW14_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_HW14_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUSB_HW14_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VUSB_SW_OP_CFGFPI_TRAP_SHIFT         HIH 7
#defineLDO_VUSB_OP_CFG_VS2_LP_ADDR  G_ LDO_VUSB_SW_OP_CFGF    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VUSB_SW_OP_CFGFASK                      
x1
#define PMICG_BLDO_VUSB_OP_CFGFAET_SHIFT                H H 7
#defineLDO_VUSB_OP_CFGFAET1
#define PMICG_BLDO_VUSB_OP_CFGFAET_    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VUSB_OP_CFGFAET_ASK                     K_VS2_LP_ADDR     LDO_VUSB_OP_CFGFCLET_SHIFT               H H 7
#defineLDO_VUSB_OP_CFGFCLE_VS2_LP_ADDR     LDO_VUSB_OP_CFGFCLET    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VUSB_OP_CFGFCLETASK                     K_VS2_LP_ADDR  G_ LDO_VUSB_N_F1FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VUSB_MULTI_SW_VS2_LP_ADDR  G_ LDO_VUSB_N_F1F    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VUSB_N_F1FASK                           
x1
#define PMICG_BLDO_VRFCK_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VRFCK_CONK_VS2_LP_ADDR     LDO_VRFCK_N_F    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VRFCK_N_FASK                            K_VS2_LP_ADDR     LDO_VRFCK_LPOR_REV_SHIFT                   H 7
#defineLDO_VRFCK_CONK_VS2_LP_ADDR     LDO_VRFCK_LPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VRFCK_LPOASK                          0 
#define PMIC_D   LDO_VRFCK_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_STBTDF    \
	MT6359_BUCK_VS1_OP _CG13#define PMIC_D   LDO_VRFCK_STBTDFASK                         K_VS2_LP_ADDR     LDO_VRFCK_ULPOR_REV_SHIFT                    7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VRFCK_ULPOASK                           1
#define PMIC_RGGLDO_VRFCK_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VRFCK_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VRFCK_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_OC_MODEF    \
	MT6359_BUCK_VS1_O_ G1
#define PMIC_D   LDO_VRFCK_OC_MODEFASK                    00 x1
#define PMICG_BLDO_VRFCK_OC_TSEN_SHIFT                   HI 7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VRFCK_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VRFCK_DUMMY_LOAD_SHIFT                   7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G13#define PMIC_D   LDO_VRFCK_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VRFCK_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_OP_MODEF    \
	MT6359_BUCK_VS1_O__G1x1
#define PMIC_RGLDO_VRFCK_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VRFCK_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VRFCK_CON
#define PMIC_D   LDO_VRFCK_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VRFCK_CKFAW_MODEFASK                    xx1
#define PMICDABVRFCK_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VRFCK_MON_VS2_LP_ADDR  DABVRFCK_B_N_F    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVRFCK_B_N_FASK                          0 00K_VS2_LP_ADDR  DABVRFCK_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VRFCK_MON_VS2_LP_ADDR  DABVRFCK_B_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVRFCK_B_STBFASK                          0  
#define PMIC_DDABVRFCK_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VRFCK_MON_VS2_LP_ADDR  DABVRFCK_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVRFCK_B_LPOASK                          0 001
#define PMIC_DABVRFCK_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VRFCK_MON_VS2_LP_ADDR  DABVRFCK_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVRFCK_L_N_FASK                          0 003#define PMIC_DDABVRFCK_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VRFCK_MON_VS2_LP_ADDR  DABVRFCK_L_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVRFCK_L_STBFASK                          0  4#define PMIC_DDABVRFCK_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VRFCK_MON_VS2_LP_ADDR  DABVRFCK_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _  G1
#define PMIC_DDABVRFCK_OCFB_N_FASK                           x1
#define PMICDABVRFCK_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VRFCK_MON_VS2_LP_ADDR  DABVRFCK_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _  G13#define PMIC_DDABVRFCK_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VRFCK_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW0_OP_N_F    \
	MT6359_BUCK_VS_1_G1
#define PMIC_DG_ LDO_VRFCK_HW0_OP_N_FASK                     K_VS2_LP_ADDR  G_ LDO_VRFCK_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW1_OP_N_FASK                     
#define PMIC_DG_ LDO_VRFCK_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VRFCK_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VRFCK_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VRFCK_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VRFCK_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VRFCK_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VRFCK_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VRFCK_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VRFCK_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VRFCK_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW10_OP_N_F    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VRFCK_HW10_OP_N_FASK                    xK_VS2_LP_ADDR     LDO_VRFCK_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VRFCK_HW11_OP_N_FASK                    x
#define PMIC_DG_ LDO_VRFCK_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VRFCK_HW12_OP_N_FASK                    x1
#define PMIC_RGGLDO_VRFCK_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VRFCK_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VRFCK_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VRFCK_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VRFCK_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VRFCK_OP_N_1
#define PMIC_BULDO_VRFCK_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VRFCK_SW_OP_N_FASK                      
x1
#define PMICG_BLDO_VRFCK_OP_N_FAET_SHIFT                H H 7
#defineLDO_VRFCK_OP_N_FAET1
#define PMICG_BLDO_VRFCK_OP_N_FAET_    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VRFCK_OP_N_FAET_ASK                     K_VS2_LP_ADDR  G_ LDO_VRFCK_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VRFCK_OP_N_FCLE_VS2_LP_ADDR     LDO_VRFCK_OP_N_FCLET    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VRFCK_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VRFCK_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VRFCK_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VRFCK_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VRFCK_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VRFCK_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VRFCK_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VRFCK_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VRFCK_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VRFCK_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VRFCK_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VRFCK_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VRFCK_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VRFCK_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VRFCK_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VRFCK_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VRFCK_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VRFCK_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VRFCK_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VRFCK_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VRFCK_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VRFCK_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VRFCK_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VRFCK_SW_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VRFCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VRFCK_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VRFCK_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VRFCK_OP_CFGFAET_SHIFT                H  7
#defineLDO_VRFCK_OP_CFGFAET1
#define PMICG_BLDO_VRFCK_OP_CFGFAET_    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VRFCK_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VRFCK_OP_CFGFCLET_SHIFT               H  7
#defineLDO_VRFCK_OP_CFGFCLE_VS2_LP_ADDR     LDO_VRFCK_OP_CFGFCLET    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VRFCK_OP_CFGFCLETASK                    K_VS2_LP_ADDR  G_BLDO_VBBCK_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VBBCK_CONK_VS2_LP_ADDR     LDO_VBBCK_N_F    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VBBCK_N_FASK                            K_VS2_LP_ADDR     LDO_VBBCK_LPOR_REV_SHIFT                   H 7
#defineLDO_VBBCK_CONK_VS2_LP_ADDR     LDO_VBBCK_LPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VBBCK_LPOASK                          0 
#define PMIC_D   LDO_VBBCK_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_STBTDF    \
	MT6359_BUCK_VS1_OP _CG13#define PMIC_D   LDO_VBBCK_STBTDFASK                         K_VS2_LP_ADDR     LDO_VBBCK_ULPOR_REV_SHIFT                    7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VBBCK_ULPOASK                           1
#define PMIC_RGGLDO_VBBCK_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VBBCK_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VBBCK_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_OC_MODEF    \
	MT6359_BUCK_VS1_O_ G1
#define PMIC_D   LDO_VBBCK_OC_MODEFASK                    00 x1
#define PMICG_BLDO_VBBCK_OC_TSEN_SHIFT                   HI 7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VBBCK_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VBBCK_DUMMY_LOAD_SHIFT                   7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G13#define PMIC_D   LDO_VBBCK_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VBBCK_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_OP_MODEF    \
	MT6359_BUCK_VS1_O__G1x1
#define PMIC_RGLDO_VBBCK_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VBBCK_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VBBCK_CON
#define PMIC_D   LDO_VBBCK_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VBBCK_CKFAW_MODEFASK                    xx1
#define PMICDABVBBCK_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VBBCK_MON_VS2_LP_ADDR  DABVBBCK_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVBBCK_B_N_FASK                          0 00K_VS2_LP_ADDR  DABVBBCK_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VBBCK_MON_VS2_LP_ADDR  DABVBBCK_B_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVBBCK_B_STBFASK                          0  
#define PMIC_DDABVBBCK_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VBBCK_MON_VS2_LP_ADDR  DABVBBCK_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVBBCK_B_LPOASK                          0 001
#define PMIC_DABVBBCK_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VBBCK_MON_VS2_LP_ADDR  DABVBBCK_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVBBCK_L_N_FASK                          0 003#define PMIC_DDABVBBCK_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VBBCK_MON_VS2_LP_ADDR  DABVBBCK_L_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVBBCK_L_STBFASK                          0  4#define PMIC_DDABVBBCK_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VBBCK_MON_VS2_LP_ADDR  DABVBBCK_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _  G1
#define PMIC_DDABVBBCK_OCFB_N_FASK                           x1
#define PMICDABVBBCK_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VBBCK_MON_VS2_LP_ADDR  DABVBBCK_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _  G13#define PMIC_DDABVBBCK_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VBBCK_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW0_OP_N_F    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VBBCK_HW0_OP_N_FASK                     K_VS2_LP_ADDR  G_ LDO_VBBCK_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW1_OP_N_FASK                     
#define PMIC_DG_ LDO_VBBCK_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VBBCK_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VBBCK_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VBBCK_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VBBCK_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VBBCK_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VBBCK_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VBBCK_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBBCK_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VBBCK_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW10_OP_N_F    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VBBCK_HW10_OP_N_FASK                    xK_VS2_LP_ADDR     LDO_VBBCK_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBBCK_HW11_OP_N_FASK                    x
#define PMIC_DG_ LDO_VBBCK_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBBCK_HW12_OP_N_FASK                    x1
#define PMIC_RGGLDO_VBBCK_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBBCK_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VBBCK_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBBCK_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VBBCK_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VBBCK_OP_N_1
#define PMIC_BULDO_VBBCK_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VBBCK_SW_OP_N_FASK                      
x1
#define PMICG_BLDO_VBBCK_OP_N_FAET_SHIFT                H H 7
#defineLDO_VBBCK_OP_N_FAET1
#define PMICG_BLDO_VBBCK_OP_N_FAET_    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VBBCK_OP_N_FAET_ASK                     K_VS2_LP_ADDR  G_ LDO_VBBCK_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VBBCK_OP_N_FCLE_VS2_LP_ADDR  G_ LDO_VBBCK_OP_N_FCLET    \
	MT6359_BUCK_VS_1_G1eF
efine PMIC_RG_BG_BLDO_VBBCK_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VBBCK_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBBCK_HW0_OP_CFGFASK                    K_VS2_LP_ADDR     LDO_VBBCK_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VBBCK_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VBBCK_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VBBCK_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VBBCK_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VBBCK_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VBBCK_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VBBCK_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VBBCK_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBBCK_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VBBCK_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VBBCK_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VBBCK_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBBCK_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VBBCK_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBBCK_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VBBCK_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBBCK_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VBBCK_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBBCK_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VBBCK_SW_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VBBCK_OP_CFG_VS2_LP_ADDR  G_ LDO_VBBCK_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VBBCK_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VBBCK_OP_CFGFAET_SHIFT                H  7
#defineLDO_VBBCK_OP_CFGFAET1
#define PMICG_BLDO_VBBCK_OP_CFGFAET_    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VBBCK_OP_CFGFAET_ASK                    K_VS2_LP_ADDR     LDO_VBBCK_OP_CFGFCLET_SHIFT               H  7
#defineLDO_VBBCK_OP_CFGFCLE_VS2_LP_ADDR     LDO_VBBCK_OP_CFGFCLET    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VBBCK_OP_CFGFCLETASK                    K_VS2_LP_ADDR  G_BLDO_VBIF28_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VBIF28_CONK_VS2_LP_ADDR     LDO_VBIF28_N_F    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VBIF28_N_FASK                           K_VS2_LP_ADDR     LDO_VBIF28_LPOR_REV_SHIFT                    7
#defineLDO_VBIF28_CONK_VS2_LP_ADDR     LDO_VBIF28_LPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VBIF28_LPOASK                           
#define PMIC_D   LDO_VBIF28_STBTDFPI_TRAP_SHIFT               7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_STBTDF \
	MT6359_BUCK_VS1_OP_ _  G13#define PMIC_D   LDO_VBIF28_STBTDFASK                        K_VS2_LP_ADDR     LDO_VBIF28_ULPOR_REV_SHIFT                   7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_ULPO    \
	MT6359_BUCK_VS1_OP _C_G1
#define PMIC_D   LDO_VBIF28_ULPOASK                          F
#define PMIC_G_BLDO_VBIF28_OCFB_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_OCFB_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VBIF28_OCFB_N_FASK                      1
#define PMIC_RG_LDO_VBIF28_OC_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_OC_MODEF    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_D   LDO_VBIF28_OC_MODEFASK                      x1
#define PMICG_BLDO_VBIF28_OC_TSEN_SHIFT                   H 7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_OC_TSEN_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VBIF28_OC_TSEN_ASK                      x1
#define PMIC_BULDO_VBIF28_DUMMY_LOAD_SHIFT                  7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OPG13#define PMIC_D   LDO_VBIF28_DUMMY_LOAD_ASK                   x1
#define PMIC_DALDO_VBIF28_OP_MODEFPI_TRAP_SHIFT           H 7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_OP_MODEF    \
	MT6359_BUCK_VS1_O_G1x1
#define PMIC_RGLDO_VBIF28_OP_MODEFASK                      
K_VS2_LP_ADDR     LDO_VBIF28_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT H 7
#defineLDO_VBIF28_CON
#define PMIC_D   LDO_VBIF28_CKFAW_MODEF \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VBIF28_CKFAW_MODEFASK                   xx1
#define PMICDABVBIF28_B_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VBIF28_MON_VS2_LP_ADDR  DABVBIF28_B_N_F    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVBIF28_B_N_FASK                          0  K_VS2_LP_ADDR  DABVBIF28_B_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VBIF28_MON_VS2_LP_ADDR  DABVBIF28_B_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVBIF28_B_STBFASK                          0 
#define PMIC_DDABVBIF28_B_LPOR_REV_SHIFT                    H 7
#defineLDO_VBIF28_MON_VS2_LP_ADDR  DABVBIF28_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVBIF28_B_LPOASK                          0 01
#define PMIC_DABVBIF28_L_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VBIF28_MON_VS2_LP_ADDR  DABVBIF28_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_DDABVBIF28_L_N_FASK                          0 03#define PMIC_DDABVBIF28_L_STBFPI_TRAP_SHIFT             HIFTH 7
#defineLDO_VBIF28_MON_VS2_LP_ADDR  DABVBIF28_L_STBF    \
	MT6359_BUCK_VS1_OP _C _ G1
#define PMIC_DDABVBIF28_L_STBFASK                          0 4#define PMIC_DDABVBIF28_OCFB_N_FPI_TRAP_SHIFT           HIFTH 7
#defineLDO_VBIF28_MON_VS2_LP_ADDR  DABVBIF28_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _ G1
#define PMIC_DDABVBIF28_OCFB_N_FASK                          x1
#define PMICDABVBIF28_DUMMY_LOAD_SHIFT                  FTH 7
#defineLDO_VBIF28_MON_VS2_LP_ADDR  DABVBIF28_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _ G13#define PMIC_DDABVBIF28_DUMMY_LOAD_ASK                       x1
#define PMIC_BULDO_VBIF28_HW0_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW0_OP_N_F    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VBIF28_HW0_OP_N_FASK                    K_VS2_LP_ADDR  G_BLDO_VBIF28_HW1_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW1_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW1_OP_N_FASK                    
#define PMIC_DG_ LDO_VBIF28_HW2_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW2_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW2_OP_N_FASK                    1
#define PMIC_RGGLDO_VBIF28_HW3_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW3_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW3_OP_N_FASK                    1
#define PMIC_RG_LDO_VBIF28_HW4_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW4_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW4_OP_N_FASK                    1
#define PMIC_RG_LDO_VBIF28_HW5_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW5_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW5_OP_N_FASK                    x1
#define PMICG_BLDO_VBIF28_HW6_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW6_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW6_OP_N_FASK                    x1
#define PMIC_BULDO_VBIF28_HW7_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW7_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW7_OP_N_FASK                    x1
#define PMIC_RGLDO_VBIF28_HW8_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW8_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW8_OP_N_FASK                    x1
#define PMIC_DALDO_VBIF28_HW9_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW9_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VBIF28_HW9_OP_N_FASK                    x1
#define PMIC_RGLDO_VBIF28_HW10_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW10_OP_N_F    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW10_OP_N_FASK                   
K_VS2_LP_ADDR     LDO_VBIF28_HW11_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW11_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VBIF28_HW11_OP_N_FASK                   

#define PMIC_DG_ LDO_VBIF28_HW12_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW12_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VBIF28_HW12_OP_N_FASK                   
F
#define PMIC_G_BLDO_VBIF28_HW13_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW13_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VBIF28_HW13_OP_N_FASK                   
1
#define PMIC_RG_LDO_VBIF28_HW14_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_HW14_OP_N_F    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VBIF28_HW14_OP_N_FASK                   
1
#define PMIC_RG_LDO_VBIF28_SW_OP_N_FPI_TRAP_SHIFT            7
#defineLDO_VBIF28_OP_N_1
#define PMIC_BULDO_VBIF28_SW_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VBIF28_SW_OP_N_FASK                     
x1
#define PMICG_BLDO_VBIF28_OP_N_FAET_SHIFT                H  7
#defineLDO_VBIF28_OP_N_FAET1
#define PMICG_BLDO_VBIF28_OP_N_FAET_    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VBIF28_OP_N_FAET_ASK                    K_VS2_LP_ADDR  G_BLDO_VBIF28_OP_N_FCLET_SHIFT                  7
#defineLDO_VBIF28_OP_N_FCLE_VS2_LP_ADDR     LDO_VBIF28_OP_N_FCLET    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VBIF28_OP_N_FCLETASK                    K_VS2_LP_ADDR  G_BLDO_VBIF28_HW0_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW0_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VBIF28_HW0_OP_CFGFASK                   K_VS2_LP_ADDR  G_BLDO_VBIF28_HW1_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW1_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW1_OP_CFGFASK                   
#define PMIC_DG_ LDO_VBIF28_HW2_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW2_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW2_OP_CFGFASK                   1
#define PMIC_RGGLDO_VBIF28_HW3_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW3_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW3_OP_CFGFASK                   1
#define PMIC_RG_LDO_VBIF28_HW4_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW4_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW4_OP_CFGFASK                   1
#define PMIC_RG_LDO_VBIF28_HW5_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW5_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW5_OP_CFGFASK                   x1
#define PMICG_BLDO_VBIF28_HW6_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW6_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW6_OP_CFGFASK                   x1
#define PMIC_BULDO_VBIF28_HW7_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW7_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW7_OP_CFGFASK                   x1
#define PMIC_RGLDO_VBIF28_HW8_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW8_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW8_OP_CFGFASK                   x1
#define PMIC_DALDO_VBIF28_HW9_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW9_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VBIF28_HW9_OP_CFGFASK                   x1
#define PMIC_RGLDO_VBIF28_HW10_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW10_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VBIF28_HW10_OP_CFGFASK                  
K_VS2_LP_ADDR     LDO_VBIF28_HW11_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW11_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VBIF28_HW11_OP_CFGFASK                  

#define PMIC_DG_ LDO_VBIF28_HW12_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW12_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VBIF28_HW12_OP_CFGFASK                  
F
#define PMIC_G_BLDO_VBIF28_HW13_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW13_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VBIF28_HW13_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VBIF28_HW14_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_HW14_OP_CFGF    \
	MT6359_BUCK_VSG1
#define PMIC_DG_ LDO_VBIF28_HW14_OP_CFGFASK                  
1
#define PMIC_RG_LDO_VBIF28_SW_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VBIF28_OP_CFG_VS2_LP_ADDR  G_ LDO_VBIF28_SW_OP_CFGF    \
	MT6359_BUCK_VS11G1
#define PMIC_DG_ LDO_VBIF28_SW_OP_CFGFASK                    
x1
#define PMICG_BLDO_VBIF28_OP_CFGFAET_SHIFT                H 7
#defineLDO_VBIF28_OP_CFGFAET1
#define PMICG_BLDO_VBIF28_OP_CFGFAET_    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VBIF28_OP_CFGFAET_ASK                   K_VS2_LP_ADDR  G_BLDO_VBIF28_OP_CFGFCLET_SHIFT               H 7
#defineLDO_VBIF28_OP_CFGFCLE_VS2_LP_ADDR     LDO_VBIF28_OP_CFGFCLET    \
	MT6359_BUCK_VS_G1eF
efine PMIC_RG_BG_BLDO_VBIF28_OP_CFGFCLETASK                   K_VS2_LP_ADDR  G_BLDO_VIBR_N_FPI_TRAP_SHIFT             HIFT H 7
#defineLDO_VIBR_CONK_VS2_LP_ADDR     LDO_VIBR_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VIBR_N_FASK                          0  K_VS2_LP_ADDR     LDO_VIBR_LPOR_REV_SHIFT                    H 7
#defineLDO_VIBR_CONK_VS2_LP_ADDR     LDO_VIBR_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VIBR_LPOASK                          0  
#define PMIC_D   LDO_VIBR_STBTDFPI_TRAP_SHIFT               H 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_STBTDF    \
	MT6359_BUCK_VS1_OP  _ G11
#define PMIC_RG_LDO_VIBR_STBTDFASK                          K_VS2_LP_ADDR     LDO_VIBR_ULPOR_REV_SHIFT                   H 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_ULPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VIBR_ULPOASK                            1
#define PMIC_RGGLDO_VIBR_OCFB_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VIBR_OCFB_N_FASK                        1
#define PMIC_RG_LDO_VIBR_OC_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_OC_MODEF    \
	MT6359_BUCK_VS1_O__ G1
#define PMIC_D   LDO_VIBR_OC_MODEFASK                        x1
#define PMICG_BLDO_VIBR_OC_TSEN_SHIFT                   HIF 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_OC_TSEN_    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VIBR_OC_TSEN_ASK                        x1
#define PMIC_BULDO_VIBR_DUMMY_LOAD_SHIFT                  F 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ G11
#define PMIC_RG_LDO_VIBR_DUMMY_LOAD_ASK                     x1
#define PMIC_DALDO_VIBR_OP_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_OP_MODEF    \
	MT6359_BUCK_VS1_O___G1x1
#define PMIC_RGLDO_VIBR_OP_MODEFASK                        
K_VS2_LP_ADDR     LDO_VIBR_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HIF 7
#defineLDO_VIBR_CON
#define PMIC_D   LDO_VIBR_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VIBR_CKFAW_MODEFASK                     xx1
#define PMICDABVIBR_B_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VIBR_MON_VS2_LP_ADDR  DABVIBR_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVIBR_B_N_FASK                          0 00 K_VS2_LP_ADDR  DABVIBR_B_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VIBR_MON_VS2_LP_ADDR  DABVIBR_B_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVIBR_B_STBFASK                          0   
#define PMIC_DDABVIBR_B_LPOR_REV_SHIFT                    HIF 7
#defineLDO_VIBR_MON_VS2_LP_ADDR  DABVIBR_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVIBR_B_LPOASK                          0 0001
#define PMIC_DABVIBR_L_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VIBR_MON_VS2_LP_ADDR  DABVIBR_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVIBR_L_N_FASK                          0 0003#define PMIC_DDABVIBR_L_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VIBR_MON_VS2_LP_ADDR  DABVIBR_L_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVIBR_L_STBFASK                          0   4#define PMIC_DDABVIBR_OCFB_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VIBR_MON_VS2_LP_ADDR  DABVIBR_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _   G1
#define PMIC_DDABVIBR_OCFB_N_FASK                            x1
#define PMICDABVIBR_DUMMY_LOAD_SHIFT                  FTHIF 7
#defineLDO_VIBR_MON_VS2_LP_ADDR  DABVIBR_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _   G13#define PMIC_DDABVIBR_DUMMY_LOAD_ASK                         x1
#define PMIC_BULDO_VIBR_HW0_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW0_OP_N_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D   LDO_VIBR_HW0_OP_N_FASK                      K_VS2_LP_ADDR     LDO_VIBR_HW1_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW1_OP_N_FASK                      
#define PMIC_D   LDO_VIBR_HW2_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW2_OP_N_FASK                      1
#define PMIC_RGGLDO_VIBR_HW3_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW3_OP_N_FASK                      1
#define PMIC_RG_LDO_VIBR_HW4_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW4_OP_N_FASK                      1
#define PMIC_RG_LDO_VIBR_HW5_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW5_OP_N_FASK                      x1
#define PMICG_BLDO_VIBR_HW6_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW6_OP_N_FASK                      x1
#define PMIC_BULDO_VIBR_HW7_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW7_OP_N_FASK                      x1
#define PMIC_RGLDO_VIBR_HW8_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW8_OP_N_FASK                      x1
#define PMIC_DALDO_VIBR_HW9_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VIBR_HW9_OP_N_FASK                      x1
#define PMIC_RGLDO_VIBR_HW10_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW10_OP_N_F    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VIBR_HW10_OP_N_FASK                     xK_VS2_LP_ADDR     LDO_VIBR_HW11_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW11_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIBR_HW11_OP_N_FASK                     x
#define PMIC_DG_ LDO_VIBR_HW12_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW12_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIBR_HW12_OP_N_FASK                     x1
#define PMIC_RGGLDO_VIBR_HW13_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW13_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIBR_HW13_OP_N_FASK                     x1
#define PMIC_RG_LDO_VIBR_HW14_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_HW14_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIBR_HW14_OP_N_FASK                     x1
#define PMIC_RG_LDO_VIBR_SW_OP_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VIBR_OP_N_1
#define PMIC_BULDO_VIBR_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_1G1
#define PMIC_DG_ LDO_VIBR_SW_OP_N_FASK                       
x1
#define PMICG_BLDO_VIBR_OP_N_FAET_SHIFT                H HI 7
#defineLDO_VIBR_OP_N_FAET1
#define PMICG_BLDO_VIBR_OP_N_FAET_    \
	MT6359_BUCK_VS1_1PG1eF
efine PMIC_RG_BG_BLDO_VIBR_OP_N_FAET_ASK                      K_VS2_LP_ADDR     LDO_VIBR_OP_N_FCLET_SHIFT                 HI 7
#defineLDO_VIBR_OP_N_FCLE_VS2_LP_ADDR     LDO_VIBR_OP_N_FCLET    \
	MT6359_BUCK_VS1_1PG1eF
efine PMIC_RG_BG_BLDO_VIBR_OP_N_FCLETASK                      K_VS2_LP_ADDR     LDO_VIBR_HW0_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIBR_HW0_OP_CFGFASK                     K_VS2_LP_ADDR     LDO_VIBR_HW1_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW1_OP_CFGFASK                     
#define PMIC_D   LDO_VIBR_HW2_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW2_OP_CFGFASK                     1
#define PMIC_RGGLDO_VIBR_HW3_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW3_OP_CFGFASK                     1
#define PMIC_RG_LDO_VIBR_HW4_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW4_OP_CFGFASK                     1
#define PMIC_RG_LDO_VIBR_HW5_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW5_OP_CFGFASK                     x1
#define PMICG_BLDO_VIBR_HW6_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW6_OP_CFGFASK                     x1
#define PMIC_BULDO_VIBR_HW7_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW7_OP_CFGFASK                     x1
#define PMIC_RGLDO_VIBR_HW8_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW8_OP_CFGFASK                     x1
#define PMIC_DALDO_VIBR_HW9_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIBR_HW9_OP_CFGFASK                     x1
#define PMIC_RGLDO_VIBR_HW10_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW10_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIBR_HW10_OP_CFGFASK                    xK_VS2_LP_ADDR     LDO_VIBR_HW11_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW11_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIBR_HW11_OP_CFGFASK                    x
#define PMIC_DG_ LDO_VIBR_HW12_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW12_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIBR_HW12_OP_CFGFASK                    x1
#define PMIC_RGGLDO_VIBR_HW13_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW13_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIBR_HW13_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VIBR_HW14_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_HW14_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIBR_HW14_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VIBR_SW_OP_CFGFPI_TRAP_SHIFT         HIH 7
#defineLDO_VIBR_OP_CFG_VS2_LP_ADDR  G_ LDO_VIBR_SW_OP_CFGF    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VIBR_SW_OP_CFGFASK                      
x1
#define PMICG_BLDO_VIBR_OP_CFGFAET_SHIFT                HIH 7
#defineLDO_VIBR_OP_CFGFAET1
#define PMICG_BLDO_VIBR_OP_CFGFAET_    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VIBR_OP_CFGFAET_ASK                     K_VS2_LP_ADDR     LDO_VIBR_OP_CFGFCLET_SHIFT               HIH 7
#defineLDO_VIBR_OP_CFGFCLE_VS2_LP_ADDR     LDO_VIBR_OP_CFGFCLET    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VIBR_OP_CFGFCLETASK                     K_VS2_LP_ADDR  G_ LDO_VIO28_N_FPI_TRAP_SHIFT           HIFTHIH 7
#defineLDO_VIO28_CONK_VS2_LP_ADDR     LDO_VIO28_N_F    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VIO28_N_FASK                            K_VS2_LP_ADDR     LDO_VIO28_LPOR_REV_SHIFT                   H 7
#defineLDO_VIO28_CONK_VS2_LP_ADDR     LDO_VIO28_LPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VIO28_LPOASK                          0 
#define PMIC_D   LDO_VIO28_STBTDFPI_TRAP_SHIFT                7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_STBTDF \
	MT6359_BUCK_VS1_OP_ _   G13#define PMIC_D   LDO_VIO28_STBTDFASK                         K_VS2_LP_ADDR     LDO_VIO28_ULPOR_REV_SHIFT                    7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_ULPO    \
	MT6359_BUCK_VS1_OP _C_CG1
#define PMIC_D   LDO_VIO28_ULPOASK                           1
#define PMIC_RGGLDO_VIO28_OCFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_OCFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VIO28_OCFB_N_FASK                       1
#define PMIC_RG_LDO_VIO28_OC_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_OC_MODEF    \
	MT6359_BUCK_VS1_O__G1
#define PMIC_D   LDO_VIO28_OC_MODEFASK                       x1
#define PMICG_BLDO_VIO28_OC_TSEN_SHIFT                   HI 7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_OC_TSEN_    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VIO28_OC_TSEN_ASK                       x1
#define PMIC_BULDO_VIO28_DUMMY_LOAD_SHIFT                   7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_G13#define PMIC_D   LDO_VIO28_DUMMY_LOAD_ASK                    x1
#define PMIC_DALDO_VIO28_OP_MODEFPI_TRAP_SHIFT           HI 7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_OP_MODEF    \
	MT6359_BUCK_VS1_O__G1x1
#define PMIC_RGLDO_VIO28_OP_MODEFASK                       
K_VS2_LP_ADDR     LDO_VIO28_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HI 7
#defineLDO_VIO28_CON
#define PMIC_D   LDO_VIO28_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP G1
#define PMIC_D   LDO_VIO28_CKFAW_MODEFASK                    xx1
#define PMICDABVIO28_B_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VIO28_MON_VS2_LP_ADDR  DABVIO28_B_N_F    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVIO28_B_N_FASK                          0   K_VS2_LP_ADDR  DABVIO28_B_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VIO28_MON_VS2_LP_ADDR  DABVIO28_B_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVIO28_B_STBFASK                          0  
#define PMIC_DDABVIO28_B_LPOR_REV_SHIFT                    HI 7
#defineLDO_VIO28_MON_VS2_LP_ADDR  DABVIO28_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVIO28_B_LPOASK                          0 001
#define PMIC_DABVIO28_L_N_FPI_TRAP_SHIFT             HIFT HI 7
#defineLDO_VIO28_MON_VS2_LP_ADDR  DABVIO28_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C  G1
#define PMIC_DDABVIO28_L_N_FASK                          0 003#define PMIC_DDABVIO28_L_STBFPI_TRAP_SHIFT             HIFTHI 7
#defineLDO_VIO28_MON_VS2_LP_ADDR  DABVIO28_L_STBF    \
	MT6359_BUCK_VS1_OP _C _  G1
#define PMIC_DDABVIO28_L_STBFASK                          0  4#define PMIC_DDABVIO28_OCFB_N_FPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_VIO28_MON_VS2_LP_ADDR  DABVIO28_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _  G1
#define PMIC_DDABVIO28_OCFB_N_FASK                           x1
#define PMICDABVIO28_DUMMY_LOAD_SHIFT                  FTHI 7
#defineLDO_VIO28_MON_VS2_LP_ADDR  DABVIO28_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _  G13#define PMIC_DDABVIO28_DUMMY_LOAD_ASK                        x1
#define PMIC_BULDO_VIO28_HW0_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW0_OP_N_F    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VIO28_HW0_OP_N_FASK                     K_VS2_LP_ADDR  G_ LDO_VIO28_HW1_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW1_OP_N_FASK                     
#define PMIC_D   LDO_VIO28_HW2_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW2_OP_N_FASK                     1
#define PMIC_RGGLDO_VIO28_HW3_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW3_OP_N_FASK                     1
#define PMIC_RG_LDO_VIO28_HW4_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW4_OP_N_FASK                     1
#define PMIC_RG_LDO_VIO28_HW5_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW5_OP_N_FASK                     x1
#define PMICG_BLDO_VIO28_HW6_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW6_OP_N_FASK                     x1
#define PMIC_BULDO_VIO28_HW7_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW7_OP_N_FASK                     x1
#define PMIC_RGLDO_VIO28_HW8_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW8_OP_N_FASK                     x1
#define PMIC_DALDO_VIO28_HW9_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VIO28_HW9_OP_N_FASK                     x1
#define PMIC_RGLDO_VIO28_HW10_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW10_OP_N_F    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW10_OP_N_FASK                    xK_VS2_LP_ADDR     LDO_VIO28_HW11_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW11_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO28_HW11_OP_N_FASK                    x
#define PMIC_DG_ LDO_VIO28_HW12_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW12_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO28_HW12_OP_N_FASK                    x1
#define PMIC_RGGLDO_VIO28_HW13_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW13_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO28_HW13_OP_N_FASK                    x1
#define PMIC_RG_LDO_VIO28_HW14_OP_N_FPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_HW14_OP_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO28_HW14_OP_N_FASK                    x1
#define PMIC_RG_LDO_VIO28_SW_OP_N_FPI_TRAP_SHIFT           H 7
#defineLDO_VIO28_OP_N_1
#define PMIC_BULDO_VIO28_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VIO28_SW_OP_N_FASK                      
x1
#define PMICG_BLDO_VIO28_OP_N_FAET_SHIFT                HIH 7
#defineLDO_VIO28_OP_N_FAET1
#define PMICG_BLDO_VIO28_OP_N_FAET_    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VIO28_OP_N_FAET_ASK                     K_VS2_LP_ADDR  G_ LDO_VIO28_OP_N_FCLET_SHIFT                 H 7
#defineLDO_VIO28_OP_N_FCLE_VS2_LP_ADDR     LDO_VIO28_OP_N_FCLET    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VIO28_OP_N_FCLETASK                     K_VS2_LP_ADDR  G_ LDO_VIO28_HW0_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VIO28_HW0_OP_CFGFASK                    K_VS2_LP_ADDR  G_ LDO_VIO28_HW1_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW1_OP_CFGFASK                    
#define PMIC_DG_ LDO_VIO28_HW2_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW2_OP_CFGFASK                    1
#define PMIC_RGGLDO_VIO28_HW3_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW3_OP_CFGFASK                    1
#define PMIC_RG_LDO_VIO28_HW4_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW4_OP_CFGFASK                    1
#define PMIC_RG_LDO_VIO28_HW5_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW5_OP_CFGFASK                    x1
#define PMICG_BLDO_VIO28_HW6_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW6_OP_CFGFASK                    x1
#define PMIC_BULDO_VIO28_HW7_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW7_OP_CFGFASK                    x1
#define PMIC_RGLDO_VIO28_HW8_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW8_OP_CFGFASK                    x1
#define PMIC_DALDO_VIO28_HW9_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VIO28_HW9_OP_CFGFASK                    x1
#define PMIC_RGLDO_VIO28_HW10_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW10_OP_CFGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_ LDO_VIO28_HW10_OP_CFGFASK                   
K_VS2_LP_ADDR     LDO_VIO28_HW11_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW11_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO28_HW11_OP_CFGFASK                   

#define PMIC_DG_ LDO_VIO28_HW12_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW12_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO28_HW12_OP_CFGFASK                   
F
#define PMIC_G_BLDO_VIO28_HW13_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW13_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO28_HW13_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VIO28_HW14_OP_CFGFPI_TRAP_SHIFT          7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_HW14_OP_CFGF    \
	MT6359_BUCK_VS_G1
#define PMIC_DG_ LDO_VIO28_HW14_OP_CFGFASK                   
1
#define PMIC_RG_LDO_VIO28_SW_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VIO28_OP_CFG_VS2_LP_ADDR  G_ LDO_VIO28_SW_OP_CFGF    \
	MT6359_BUCK_VS11_G1
#define PMIC_DG_ LDO_VIO28_SW_OP_CFGFASK                     
x1
#define PMICG_BLDO_VIO28_OP_CFGFAET_SHIFT                HI 7
#defineLDO_VIO28_OP_CFGFAET1
#define PMICG_BLDO_VIO28_OP_CFGFAET_    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VIO28_OP_CFGFAET_ASK                    K_VS2_LP_ADDR  G_ LDO_VIO28_OP_CFGFCLET_SHIFT               HI 7
#defineLDO_VIO28_OP_CFGFCLE_VS2_LP_ADDR     LDO_VIO28_OP_CFGFCLET    \
	MT6359_BUCK_VS_1G1eF
efine PMIC_RG_BG_BLDO_VIO28_OP_CFGFCLETASK                    K_VS2_LP_ADDR  LDO_GNR4_ANA_IDFPI_TRAP_SHIFT               HHI 7
#defineLDO_GNR4_DSN_ID_VS2_LP_ADDR  LDO_GNR4_ANA_IDF    \
	MT6359_BUCK_VS1_OP _C_C G1
efine PMIC_RG_BLDO_GNR4_ANA_IDFASK                            K_VS2_LP_ADDR  LDO_GNR4_DIG_IDFPI_TRAP_SHIFT               HHI 7
#defineLDO_GNR4_DSN_ID_VS2_LP_ADDR  LDO_GNR4_DIG_IDF    \
	MT6359_BUCK_VS1_OP _C_C G1
efine PMIC_RG_BLDO_GNR4_DIG_IDFASK                            8fine PMIC_RG_BLDO_GNR4_ANA_MINOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR4_DSN_REVK_VS2_LP_ADDR  LDO_GNR4_ANA_MINOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR4_ANA_MINOR_REVFASK                     K_VS2_LP_ADDR  LDO_GNR4_ANA_MAJOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR4_DSN_REVK_VS2_LP_ADDR  LDO_GNR4_ANA_MAJOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR4_ANA_MAJOR_REVFASK                     1
#define PMIC_LDO_GNR4_DIG_MINOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR4_DSN_REVK_VS2_LP_ADDR  LDO_GNR4_DIG_MINOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR4_DIG_MINOR_REVFASK                     x1
#define PMICLDO_GNR4_DIG_MAJOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR4_DSN_REVK_VS2_LP_ADDR  LDO_GNR4_DIG_MAJOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR4_DIG_MAJOR_REVFASK                     
F
#define PMIC_LDO_GNR4_DSN_CBSFPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_GNR4_DSN_DBI
#define PMIC_LDO_GNR4_DSN_CBSF    \
	MT6359_BUCK_VS1_OP  _  G13
#define PMIC_LDO_GNR4_DSN_CBSFASK                           K_VS2_LP_ADDR  LDO_GNR4_DSN_BIXFPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_GNR4_DSN_DBI
#define PMIC_LDO_GNR4_DSN_BIXF    \
	MT6359_BUCK_VS1_OP  _  G13
#define PMIC_LDO_GNR4_DSN_BIXFASK                           1
#define PMIC_LDO_GNR4_DSN_ESPOR_REV_SHIFT                    7
#defineLDO_GNR4_DSN_DBI
#define PMIC_LDO_GNR4_DSN_ESPO    \
	MT6359_BUCK_VS1_OP  _  G1
efine PMIC_RG_BLDO_GNR4_DSN_ESPOASK                           x1
#define PMICLDO_GNR4_DSN_FPIOR_REV_SHIFT                    7
#defineLDO_GNR4_DSN_DXI
#define PMIC_LDO_GNR4_DSN_FPIO    \
	MT6359_BUCK_VS1_OP  _  G1
efine PMIC_RG_BLDO_GNR4_DSN_FPIOASK                           K_VS2_LP_ADDR  G_BLDO_VM18_N_FPI_TRAP_SHIFT           HIFTHIHI 7
#defineLDO_VM18_CONK_VS2_LP_ADDR     LDO_VM18_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VM18_N_FASK                          0  K_VS2_LP_ADDR     LDO_VM18_LPOR_REV_SHIFT                    H 7
#defineLDO_VM18_CONK_VS2_LP_ADDR     LDO_VM18_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VM18_LPOASK                          0  
#define PMIC_D   LDO_VM18_STBTDFPI_TRAP_SHIFT               H 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_STBTDF    \
	MT6359_BUCK_VS1_OP  _ G11
#define PMIC_RG_LDO_VM18_STBTDFASK                          K_VS2_LP_ADDR     LDO_VM18_ULPOR_REV_SHIFT                   H 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_ULPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VM18_ULPOASK                            1
#define PMIC_RGGLDO_VM18_OCFB_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VM18_OCFB_N_FASK                        1
#define PMIC_RG_LDO_VM18_OC_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_OC_MODEF    \
	MT6359_BUCK_VS1_O__ G1
#define PMIC_D   LDO_VM18_OC_MODEFASK                        x1
#define PMICG_BLDO_VM18_OC_TSEN_SHIFT                   HIF 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_OC_TSEN_    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VM18_OC_TSEN_ASK                        x1
#define PMIC_BULDO_VM18_DUMMY_LOAD_SHIFT                  F 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ G11
#define PMIC_RG_LDO_VM18_DUMMY_LOAD_ASK                     x1
#define PMIC_DALDO_VM18_OP_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_OP_MODEF    \
	MT6359_BUCK_VS1_O___G1x1
#define PMIC_RGLDO_VM18_OP_MODEFASK                        
K_VS2_LP_ADDR     LDO_VM18_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HIF 7
#defineLDO_VM18_CON
#define PMIC_D   LDO_VM18_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VM18_CKFAW_MODEFASK                     xx1
#define PMICDABVM18_B_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VM18_MON_VS2_LP_ADDR  DABVM18_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVM18_B_N_FASK                          0 00 K_VS2_LP_ADDR  DABVM18_B_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VM18_MON_VS2_LP_ADDR  DABVM18_B_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVM18_B_STBFASK                          0   
#define PMIC_DDABVM18_B_LPOR_REV_SHIFT                    HIF 7
#defineLDO_VM18_MON_VS2_LP_ADDR  DABVM18_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVM18_B_LPOASK                          0 0001
#define PMIC_DABVM18_L_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VM18_MON_VS2_LP_ADDR  DABVM18_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVM18_L_N_FASK                          0 0003#define PMIC_DDABVM18_L_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VM18_MON_VS2_LP_ADDR  DABVM18_L_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVM18_L_STBFASK                          0   4#define PMIC_DDABVM18_OCFB_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VM18_MON_VS2_LP_ADDR  DABVM18_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _   G1
#define PMIC_DDABVM18_OCFB_N_FASK                            x1
#define PMICDABVM18_DUMMY_LOAD_SHIFT                  FTHIF 7
#defineLDO_VM18_MON_VS2_LP_ADDR  DABVM18_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _   G13#define PMIC_DDABVM18_DUMMY_LOAD_ASK                         x1
#define PMIC_BULDO_VM18_HW0_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW0_OP_N_F    \
	MT6359_BUCK_VS1_1_G1
#define PMIC_DG_ LDO_VM18_HW0_OP_N_FASK                      K_VS2_LP_ADDR     LDO_VM18_HW1_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW1_OP_N_FASK                      
#define PMIC_D   LDO_VM18_HW2_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW2_OP_N_FASK                      1
#define PMIC_RGGLDO_VM18_HW3_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW3_OP_N_FASK                      1
#define PMIC_RG_LDO_VM18_HW4_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW4_OP_N_FASK                      1
#define PMIC_RG_LDO_VM18_HW5_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW5_OP_N_FASK                      x1
#define PMICG_BLDO_VM18_HW6_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW6_OP_N_FASK                      x1
#define PMIC_BULDO_VM18_HW7_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW7_OP_N_FASK                      x1
#define PMIC_RGLDO_VM18_HW8_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW8_OP_N_FASK                      x1
#define PMIC_DALDO_VM18_HW9_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VM18_HW9_OP_N_FASK                      x1
#define PMIC_RGLDO_VM18_HW10_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW10_OP_N_F    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW10_OP_N_FASK                     xK_VS2_LP_ADDR     LDO_VM18_HW11_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW11_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VM18_HW11_OP_N_FASK                     x
#define PMIC_DG_ LDO_VM18_HW12_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW12_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VM18_HW12_OP_N_FASK                     x1
#define PMIC_RGGLDO_VM18_HW13_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW13_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VM18_HW13_OP_N_FASK                     x1
#define PMIC_RG_LDO_VM18_HW14_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_HW14_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VM18_HW14_OP_N_FASK                     x1
#define PMIC_RG_LDO_VM18_SW_OP_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VM18_OP_N_1
#define PMIC_BULDO_VM18_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_1G1
#define PMIC_DG_ LDO_VM18_SW_OP_N_FASK                       
x1
#define PMICG_BLDO_VM18_OP_N_FAET_SHIFT                H HI 7
#defineLDO_VM18_OP_N_FAET1
#define PMICG_BLDO_VM18_OP_N_FAET_    \
	MT6359_BUCK_VS1_1PG1eF
efine PMIC_RG_BG_BLDO_VM18_OP_N_FAET_ASK                      K_VS2_LP_ADDR     LDO_VM18_OP_N_FCLET_SHIFT                 HI 7
#defineLDO_VM18_OP_N_FCLE_VS2_LP_ADDR     LDO_VM18_OP_N_FCLET    \
	MT6359_BUCK_VS1_1PG1eF
efine PMIC_RG_BG_BLDO_VM18_OP_N_FCLETASK                      K_VS2_LP_ADDR     LDO_VM18_HW0_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VM18_HW0_OP_CFGFASK                     K_VS2_LP_ADDR     LDO_VM18_HW1_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW1_OP_CFGFASK                     
#define PMIC_D   LDO_VM18_HW2_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW2_OP_CFGFASK                     1
#define PMIC_RGGLDO_VM18_HW3_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW3_OP_CFGFASK                     1
#define PMIC_RG_LDO_VM18_HW4_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW4_OP_CFGFASK                     1
#define PMIC_RG_LDO_VM18_HW5_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW5_OP_CFGFASK                     x1
#define PMICG_BLDO_VM18_HW6_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW6_OP_CFGFASK                     x1
#define PMIC_BULDO_VM18_HW7_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW7_OP_CFGFASK                     x1
#define PMIC_RGLDO_VM18_HW8_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW8_OP_CFGFASK                     x1
#define PMIC_DALDO_VM18_HW9_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VM18_HW9_OP_CFGFASK                     x1
#define PMIC_RGLDO_VM18_HW10_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW10_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VM18_HW10_OP_CFGFASK                    xK_VS2_LP_ADDR     LDO_VM18_HW11_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW11_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VM18_HW11_OP_CFGFASK                    x
#define PMIC_DG_ LDO_VM18_HW12_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW12_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VM18_HW12_OP_CFGFASK                    x1
#define PMIC_RGGLDO_VM18_HW13_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW13_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VM18_HW13_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VM18_HW14_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_HW14_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VM18_HW14_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VM18_SW_OP_CFGFPI_TRAP_SHIFT         HIH 7
#defineLDO_VM18_OP_CFG_VS2_LP_ADDR  G_ LDO_VM18_SW_OP_CFGF    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VM18_SW_OP_CFGFASK                      
x1
#define PMICG_BLDO_VM18_OP_CFGFAET_SHIFT                HIH 7
#defineLDO_VM18_OP_CFGFAET1
#define PMICG_BLDO_VM18_OP_CFGFAET_    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VM18_OP_CFGFAET_ASK                     K_VS2_LP_ADDR     LDO_VM18_OP_CFGFCLET_SHIFT               HIH 7
#defineLDO_VM18_OP_CFGFCLE_VS2_LP_ADDR     LDO_VM18_OP_CFGFCLET    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VM18_OP_CFGFCLETASK                     K_VS2_LP_ADDR  G_ LDO_VUFS_N_FPI_TRAP_SHIFT           HIFTHIHI 7
#defineLDO_VUFS_CONK_VS2_LP_ADDR     LDO_VUFS_N_F    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VUFS_N_FASK                          0  K_VS2_LP_ADDR     LDO_VUFS_LPOR_REV_SHIFT                    H 7
#defineLDO_VUFS_CONK_VS2_LP_ADDR     LDO_VUFS_LPO    \
	MT6359_BUCK_VS1_OP _C _C G1
#define PMIC_D   LDO_VUFS_LPOASK                          0  
#define PMIC_D   LDO_VUFS_STBTDFPI_TRAP_SHIFT               H 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_STBTDF    \
	MT6359_BUCK_VS1_OP  _ G11
#define PMIC_RG_LDO_VUFS_STBTDFASK                          K_VS2_LP_ADDR     LDO_VUFS_ULPOR_REV_SHIFT                   H 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_ULPO    \
	MT6359_BUCK_VS1_OP _C_C G1
#define PMIC_D   LDO_VUFS_ULPOASK                            1
#define PMIC_RGGLDO_VUFS_OCFB_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VUFS_OCFB_N_FASK                        1
#define PMIC_RG_LDO_VUFS_OC_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_OC_MODEF    \
	MT6359_BUCK_VS1_O__ G1
#define PMIC_D   LDO_VUFS_OC_MODEFASK                        x1
#define PMICG_BLDO_VUFS_OC_TSEN_SHIFT                   HIF 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_OC_TSEN_    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VUFS_OC_TSEN_ASK                        x1
#define PMIC_BULDO_VUFS_DUMMY_LOAD_SHIFT                  F 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ G11
#define PMIC_RG_LDO_VUFS_DUMMY_LOAD_ASK                     x1
#define PMIC_DALDO_VUFS_OP_MODEFPI_TRAP_SHIFT           HIF 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_OP_MODEF    \
	MT6359_BUCK_VS1_O___G1x1
#define PMIC_RGLDO_VUFS_OP_MODEFASK                        
K_VS2_LP_ADDR     LDO_VUFS_CKFAW_MODEFPI_TRAP_SHIFTP_SHIFT HIF 7
#defineLDO_VUFS_CON
#define PMIC_D   LDO_VUFS_CKFAW_MODEF \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_D   LDO_VUFS_CKFAW_MODEFASK                     xx1
#define PMICDABVUFS_B_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VUFS_MON_VS2_LP_ADDR  DABVUFS_B_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVUFS_B_N_FASK                          0 00 K_VS2_LP_ADDR  DABVUFS_B_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VUFS_MON_VS2_LP_ADDR  DABVUFS_B_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVUFS_B_STBFASK                          0   
#define PMIC_DDABVUFS_B_LPOR_REV_SHIFT                    HIF 7
#defineLDO_VUFS_MON_VS2_LP_ADDR  DABVUFS_B_LPO    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVUFS_B_LPOASK                          0 0001
#define PMIC_DABVUFS_L_N_FPI_TRAP_SHIFT             HIFT HIF 7
#defineLDO_VUFS_MON_VS2_LP_ADDR  DABVUFS_L_N_F    \
	MT6359_BUCK_VS1_OP _C _C   G1
#define PMIC_DDABVUFS_L_N_FASK                          0 0003#define PMIC_DDABVUFS_L_STBFPI_TRAP_SHIFT             HIFTHIF 7
#defineLDO_VUFS_MON_VS2_LP_ADDR  DABVUFS_L_STBF    \
	MT6359_BUCK_VS1_OP _C _   G1
#define PMIC_DDABVUFS_L_STBFASK                          0   4#define PMIC_DDABVUFS_OCFB_N_FPI_TRAP_SHIFT           HIFTHIF 7
#defineLDO_VUFS_MON_VS2_LP_ADDR  DABVUFS_OCFB_N_F    \
	MT6359_BUCK_VS1_OP  _   G1
#define PMIC_DDABVUFS_OCFB_N_FASK                            x1
#define PMICDABVUFS_DUMMY_LOAD_SHIFT                  FTHIF 7
#defineLDO_VUFS_MON_VS2_LP_ADDR  DABVUFS_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OP_ _   G13#define PMIC_DDABVUFS_DUMMY_LOAD_ASK                         x1
#define PMIC_BULDO_VUFS_HW0_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW0_OP_N_F    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VUFS_HW0_OP_N_FASK                      K_VS2_LP_ADDR     LDO_VUFS_HW1_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW1_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW1_OP_N_FASK                      
#define PMIC_D   LDO_VUFS_HW2_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW2_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW2_OP_N_FASK                      1
#define PMIC_RGGLDO_VUFS_HW3_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW3_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW3_OP_N_FASK                      1
#define PMIC_RG_LDO_VUFS_HW4_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW4_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW4_OP_N_FASK                      1
#define PMIC_RG_LDO_VUFS_HW5_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW5_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW5_OP_N_FASK                      x1
#define PMICG_BLDO_VUFS_HW6_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW6_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW6_OP_N_FASK                      x1
#define PMIC_BULDO_VUFS_HW7_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW7_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW7_OP_N_FASK                      x1
#define PMIC_RGLDO_VUFS_HW8_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW8_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW8_OP_N_FASK                      x1
#define PMIC_DALDO_VUFS_HW9_OP_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW9_OP_N_F    \
	MT6359_BUCK_VS1_1PG1
#define PMIC_D   LDO_VUFS_HW9_OP_N_FASK                      x1
#define PMIC_RGLDO_VUFS_HW10_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW10_OP_N_F    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW10_OP_N_FASK                     xK_VS2_LP_ADDR     LDO_VUFS_HW11_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW11_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUFS_HW11_OP_N_FASK                     x
#define PMIC_DG_ LDO_VUFS_HW12_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW12_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUFS_HW12_OP_N_FASK                     x1
#define PMIC_RGGLDO_VUFS_HW13_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW13_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUFS_HW13_OP_N_FASK                     x1
#define PMIC_RG_LDO_VUFS_HW14_OP_N_FPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_HW14_OP_N_F    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUFS_HW14_OP_N_FASK                     x1
#define PMIC_RG_LDO_VUFS_SW_OP_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VUFS_OP_N_1
#define PMIC_BULDO_VUFS_SW_OP_N_F    \
	MT6359_BUCK_VS1_1_1G1
#define PMIC_DG_ LDO_VUFS_SW_OP_N_FASK                       
x1
#define PMICG_BLDO_VUFS_OP_N_FAET_SHIFT                H HI 7
#defineLDO_VUFS_OP_N_FAET1
#define PMICG_BLDO_VUFS_OP_N_FAET_    \
	MT6359_BUCK_VS1_1PG1eF
efine PMIC_RG_BG_BLDO_VUFS_OP_N_FAET_ASK                      K_VS2_LP_ADDR     LDO_VUFS_OP_N_FCLET_SHIFT                 HI 7
#defineLDO_VUFS_OP_N_FCLE_VS2_LP_ADDR     LDO_VUFS_OP_N_FCLET    \
	MT6359_BUCK_VS1_1PG1eF
efine PMIC_RG_BG_BLDO_VUFS_OP_N_FCLETASK                      K_VS2_LP_ADDR     LDO_VUFS_HW0_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW0_OP_CFGF    \
	MT6359_BUCK_VS1_1G1
#define PMIC_DG_ LDO_VUFS_HW0_OP_CFGFASK                     K_VS2_LP_ADDR     LDO_VUFS_HW1_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW1_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW1_OP_CFGFASK                     
#define PMIC_D   LDO_VUFS_HW2_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW2_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW2_OP_CFGFASK                     1
#define PMIC_RGGLDO_VUFS_HW3_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW3_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW3_OP_CFGFASK                     1
#define PMIC_RG_LDO_VUFS_HW4_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW4_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW4_OP_CFGFASK                     1
#define PMIC_RG_LDO_VUFS_HW5_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW5_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW5_OP_CFGFASK                     x1
#define PMICG_BLDO_VUFS_HW6_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW6_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW6_OP_CFGFASK                     x1
#define PMIC_BULDO_VUFS_HW7_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW7_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW7_OP_CFGFASK                     x1
#define PMIC_RGLDO_VUFS_HW8_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW8_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW8_OP_CFGFASK                     x1
#define PMIC_DALDO_VUFS_HW9_OP_CFGFPI_TRAP_SHIFT         HI 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW9_OP_CFGF    \
	MT6359_BUCK_VS_1PG1
#define PMIC_D   LDO_VUFS_HW9_OP_CFGFASK                     x1
#define PMIC_RGLDO_VUFS_HW10_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW10_OP_CFGF    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VUFS_HW10_OP_CFGFASK                    xK_VS2_LP_ADDR     LDO_VUFS_HW11_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW11_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUFS_HW11_OP_CFGFASK                    x
#define PMIC_DG_ LDO_VUFS_HW12_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW12_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUFS_HW12_OP_CFGFASK                    x1
#define PMIC_RGGLDO_VUFS_HW13_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW13_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUFS_HW13_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VUFS_HW14_OP_CFGFPI_TRAP_SHIFT         H 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_HW14_OP_CFGF    \
	MT6359_BUCK_VS_1G1
#define PMIC_DG_ LDO_VUFS_HW14_OP_CFGFASK                    x1
#define PMIC_RG_LDO_VUFS_SW_OP_CFGFPI_TRAP_SHIFT         HIH 7
#defineLDO_VUFS_OP_CFG_VS2_LP_ADDR  G_ LDO_VUFS_SW_OP_CFGF    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VUFS_SW_OP_CFGFASK                      
x1
#define PMICG_BLDO_VUFS_OP_CFGFAET_SHIFT                HIH 7
#defineLDO_VUFS_OP_CFGFAET1
#define PMICG_BLDO_VUFS_OP_CFGFAET_    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VUFS_OP_CFGFAET_ASK                     K_VS2_LP_ADDR     LDO_VUFS_OP_CFGFCLET_SHIFT               HIH 7
#defineLDO_VUFS_OP_CFGFCLE_VS2_LP_ADDR     LDO_VUFS_OP_CFGFCLET    \
	MT6359_BUCK_VS_1PG1eF
efine PMIC_RG_BG_BLDO_VUFS_OP_CFGFCLETASK                     K_VS2_LP_ADDR  LDO_GNR5_ANA_IDFPI_TRAP_SHIFT               HHI 7
#defineLDO_GNR5_DSN_ID_VS2_LP_ADDR  LDO_GNR5_ANA_IDF    \
	MT6359_BUCK_VS1_OP _C_C G1
efine PMIC_RG_BLDO_GNR5_ANA_IDFASK                            K_VS2_LP_ADDR  LDO_GNR5_DIG_IDFPI_TRAP_SHIFT               HHI 7
#defineLDO_GNR5_DSN_ID_VS2_LP_ADDR  LDO_GNR5_DIG_IDF    \
	MT6359_BUCK_VS1_OP _C_C G1
efine PMIC_RG_BLDO_GNR5_DIG_IDFASK                            8fine PMIC_RG_BLDO_GNR5_ANA_MINOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR5_DSN_REVK_VS2_LP_ADDR  LDO_GNR5_ANA_MINOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR5_ANA_MINOR_REVFASK                     K_VS2_LP_ADDR  LDO_GNR5_ANA_MAJOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR5_DSN_REVK_VS2_LP_ADDR  LDO_GNR5_ANA_MAJOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR5_ANA_MAJOR_REVFASK                     1
#define PMIC_LDO_GNR5_DIG_MINOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR5_DSN_REVK_VS2_LP_ADDR  LDO_GNR5_DIG_MINOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR5_DIG_MINOR_REVFASK                     x1
#define PMICLDO_GNR5_DIG_MAJOR_REVFPI_TRAP_SHIFT         HI 7
#defineLDO_GNR5_DSN_REVK_VS2_LP_ADDR  LDO_GNR5_DIG_MAJOR_REVF    \
	MT6359_BUCK_VS_1PG1e_VS2_LP_ADDR  LDO_GNR5_DIG_MAJOR_REVFASK                     
F
#define PMIC_LDO_GNR5_DSN_CBSFPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_GNR5_DSN_DBI
#define PMIC_LDO_GNR5_DSN_CBSF    \
	MT6359_BUCK_VS1_OP  _  G13
#define PMIC_LDO_GNR5_DSN_CBSFASK                           K_VS2_LP_ADDR  LDO_GNR5_DSN_BIXFPI_TRAP_SHIFT           HIFTHI 7
#defineLDO_GNR5_DSN_DBI
#define PMIC_LDO_GNR5_DSN_BIXF    \
	MT6359_BUCK_VS1_OP  _  G13
#define PMIC_LDO_GNR5_DSN_BIXFASK                           1
#define PMIC_LDO_GNR5_DSN_ESPOR_REV_SHIFT                    7
#defineLDO_GNR5_DSN_DBI
#define PMIC_LDO_GNR5_DSN_ESPO    \
	MT6359_BUCK_VS1_OP  _  G1
efine PMIC_RG_BLDO_GNR5_DSN_ESPOASK                           x1
#define PMICLDO_GNR5_DSN_FPIOR_REV_SHIFT                    7
#defineLDO_GNR5_DSN_DXI
#define PMIC_LDO_GNR5_DSN_FPIO    \
	MT6359_BUCK_VS1_OP  _  G1
efine PMIC_RG_BLDO_GNR5_DSN_FPIOASK                           K_VS2_LP_ADDR  LDO_VSRAM0_ANA_IDFPI_TRAP_SHIFT               H 7
#defineLDO_VSRAM0_DSN_ID_VS2_LP_ADDR  LDO_VSRAM0_ANA_IDF    \
	MT6359_BUCK_VS1_OP  _ G1
efine PMIC_RG_BLDO_VSRAM0_ANA_IDFASK                          K_VS2_LP_ADDR  LDO_VSRAM0_DIG_IDFPI_TRAP_SHIFT               H 7
#defineLDO_VSRAM0_DSN_ID_VS2_LP_ADDR  LDO_VSRAM0_DIG_IDF    \
	MT6359_BUCK_VS1_OP _C_G1
efine PMIC_RG_BLDO_VSRAM0_DIG_IDFASK                          x1
#define PMICLDO_VSRAM0_ANA_MINOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM0_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM0_ANA_MINOR_REVF    \
	MT6359_BUCK_VS1G1e_VS2_LP_ADDR  LDO_VSRAM0_ANA_MINOR_REVFASK                   K_VS2_LP_ADDR  LDO_VSRAM0_ANA_MAJOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM0_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM0_ANA_MAJOR_REVF    \
	MT6359_BUCK_VS_G1e_VS2_LP_ADDR  LDO_VSRAM0_ANA_MAJOR_REVFASK                   1
#define PMIC_LDO_VSRAM0_DIG_MINOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM0_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM0_DIG_MINOR_REVF    \
	MT6359_BUCK_VS_G1e_VS2_LP_ADDR  LDO_VSRAM0_DIG_MINOR_REVFASK                   x1
#define PMICLDO_VSRAM0_DIG_MAJOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM0_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM0_DIG_MAJOR_REVF    \
	MT6359_BUCK_VS_G1e_VS2_LP_ADDR  LDO_VSRAM0_DIG_MAJOR_REVFASK                   
F
#define PMIC_LDO_VSRAM0_DSN_CBSFPI_TRAP_SHIFT           HIFT 7
#defineLDO_VSRAM0_DSN_DBI
#define PMIC_LDO_VSRAM0_DSN_CBSF \
	MT6359_BUCK_VS1_OP_ _   G13#define PMIC_DLDO_VSRAM0_DSN_CBSFASK                         K_VS2_LP_ADDR  LDO_VSRAM0_DSN_BIXFPI_TRAP_SHIFT           HIFT 7
#defineLDO_VSRAM0_DSN_DBI
#define PMIC_LDO_VSRAM0_DSN_BIXF    \
	MT6359_BUCK_VS1_OP  _G13#define PMIC_DLDO_VSRAM0_DSN_BIXFASK                         F
#define PMIC_LDO_VSRAM0_DSN_ESPOR_REV_SHIFT                  7
#defineLDO_VSRAM0_DSN_DBI
#define PMIC_LDO_VSRAM0_DSN_ESPO    \
	MT6359_BUCK_VS1_OP  _G1
efine PMIC_RG_BLDO_VSRAM0_DSN_ESPOASK                         x1
#define PMICLDO_VSRAM0_DSN_FPIOR_REV_SHIFT                  7
#defineLDO_VSRAM0_DSN_DXI
#define PMIC_LDO_VSRAM0_DSN_FPIO    \
	MT6359_BUCK_VS1_OP  _G1
efine PMIC_RG_BLDO_VSRAM0_DSN_FPIOASK                         K_VS2_LP_ADDR     LDO_VSRAM_PROC1_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VSRAM_PROC1_CONK_VS2_LP_ADDR     LDO_VSRAM_PROC1_N_F    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VSRAM_PROC1_N_FASK                      K_VS2_LP_ADDR     LDO_VSRAM_PROC1_LPOR_REV_SHIFT               7
#defineLDO_VSRAM_PROC1_CONK_VS2_LP_ADDR     LDO_VSRAM_PROC1_LPO    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_ LDO_VSRAM_PROC1_LPOASK                      
#define PMIC_DG_ LDO_VSRAM_PROC1_STBTDFPI_TRAP_SHIFT          7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_STBTDF    \
	MT6359_BUCK_VS_G11
#define PMIC_RG_LDO_VSRAM_PROC1_STBTDFASK                   K_VS2_LP_ADDR  RG_LDO_VSRAM_PROC1_ULPOR_REV_SHIFT              7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_ULPO    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VSRAM_PROC1_ULPOASK                     1
#define PMIC_RGGLDO_VSRAM_PROC1_OCFB_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_OCFB_N_F    \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC1_OCFB_N_FASK                 1
#define PMIC_RG_LDO_VSRAM_PROC1_OC_MODEFPI_TRAP_SHIFTP_SHIFT 7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_OC_MODEF \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSRAM_PROC1_OC_MODEFASK                 x1
#define PMICG_BLDO_VSRAM_PROC1_OC_TSEN_SHIFT                7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_OC_TSEN_    \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC1_OC_TSEN_ASK                 x1
#define PMIC_BULDO_VSRAM_PROC1_DUMMY_LOAD_SHIFT             7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_DUMMY_LOAD_ \
	MT6359_BUCK_VG11
#define PMIC_RG_LDO_VSRAM_PROC1_DUMMY_LOAD_ASK              x1
#define PMIC_DALDO_VSRAM_PROC1_OP_MODEFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_OP_MODEF    \
	MT6359_BUCK_VG1x1
#define PMIC_RGLDO_VSRAM_PROC1_OP_MODEFASK                 xK_VS2_LP_ADDR     LDO_VSRAM_PROC1_R2R_PDN_DISFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_R2R_PDN_DISF    \
	MT6359_BUG1
#define PMIC_DG_ LDO_VSRAM_PROC1_R2R_PDN_DISFASK             x1
#define PMIC_RG_LDO_VSRAM_PROC1_CKFAW_MODEFPI_TRAP_SHIFTP_SH 7
#defineLDO_VSRAM_PROC1_CON
#define PMIC_DG_ LDO_VSRAM_PROC1_CKFAW_MODEF \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC1_CKFAW_MODEFASK              xx1
#define PMICDABVSRAM_PROC1_B_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_B_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_DDABVSRAM_PROC1_B_N_FASK                        K_VS2_LP_ADDR  DABVSRAM_PROC1_B_STBFPI_TRAP_SHIFT              7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_B_STBF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DDABVSRAM_PROC1_B_STBFASK                       
#define PMIC_DDABVSRAM_PROC1_B_LPOR_REV_SHIFT                 7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_B_LPO    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DDABVSRAM_PROC1_B_LPOASK                        1
#define PMIC_DABVSRAM_PROC1_L_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_L_N_F    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DDABVSRAM_PROC1_L_N_FASK                        3#define PMIC_DDABVSRAM_PROC1_L_STBFPI_TRAP_SHIFT              7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_L_STBF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DDABVSRAM_PROC1_L_STBFASK                       4#define PMIC_DDABVSRAM_PROC1_OCFB_N_FPI_TRAP_SHIFT            7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_OCFB_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDABVSRAM_PROC1_OCFB_N_FASK                     x1
#define PMICDABVSRAM_PROC1_DUMMY_LOAD_SHIFT                 7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OG13#define PMIC_DDABVSRAM_PROC1_DUMMY_LOAD_ASK                  6#define PMIC_DDABVSRAM_PROC1_VSLEEPOAEN_SHIFT                 7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_VSLEEPOAEN_ \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDABVSRAM_PROC1_VSLEEPOAEN_ASK                  8#define PMIC_DDABVSRAM_PROC1_R2R_PDN_PI_TRAP_SHIFT            7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_R2R_PDN_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDABVSRAM_PROC1_R2R_PDN_ASK                     x1
#define PMICDABVSRAM_PROC1_TRACKFNDISFN_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_MON_VS2_LP_ADDR  DABVSRAM_PROC1_TRACKFNDISFN_F    \
	MT6359_BUCKG1
#define PMIC_DDABVSRAM_PROC1_TRACKFNDISFN_FASK               xK_VS2_LP_ADDR     LDO_VSRAM_PROC1_VOAEN_ALEEPOPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_VOAENK_VS2_LP_ADDR     LDO_VSRAM_PROC1_VOAEN_ALEEPO    \
	MT6359_BUG17efine PMIC_RG_BG_BLDO_VSRAM_PROC1_VOAEN_ALEEPOASK             K_VS2_LP_ADDR  LDO_VSRAM_PROC1_WDTDBG_VOAEN_PI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_VOAENK_VS2_LP_ADDR  LDO_VSRAM_PROC1_WDTDBG_VOAEN_    \
	MT6359_BUCKG17efine PMIC_RG_BLDO_VSRAM_PROC1_WDTDBG_VOAEN_ASK               8#define PMIC_DDABVSRAM_PROC1_VOAEN_GRAY_SHIFT                 7
#defineLDO_VSRAM_PROC1_VOAEN
#define PMIC_DDABVSRAM_PROC1_VOAEN_GRAY_ \
	MT6359_BUCK_VS1_OG17efine PMIC_RG_BDABVSRAM_PROC1_VOAEN_GRAY_ASK                  K_VS2_LP_ADDR  DABVSRAM_PROC1_VOAEN_PI_TRAP_SHIFT              7
#defineLDO_VSRAM_PROC1_VOAEN
#define PMIC_DDABVSRAM_PROC1_VOAEN_    \
	MT6359_BUCK_VS1_OP G17efine PMIC_RG_BDABVSRAM_PROC1_VOAEN_ASK                       x1
#define PMIC_DALDO_VSRAM_PROC1_SFCHG_FRATEFPI_TRAP_SHIFTP_S 7
#defineLDO_VSRAM_PROC1_SFCHG1
#define PMIC_DALDO_VSRAM_PROC1_SFCHG_FRATEF    \
	MT6359_BUG17efine PMIC_RG_BG_BLDO_VSRAM_PROC1_SFCHG_FRATEFASK             K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_SFCHG_FN_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_SFCHG1
#define PMIC_DALDO_VSRAM_PROC1_SFCHG_FN_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_SFCHG_FN_FASK               x1
#define PMIC_RGLDO_VSRAM_PROC1_SFCHG_RRATEFPI_TRAP_SHIFTP_S 7
#defineLDO_VSRAM_PROC1_SFCHG1
#define PMIC_DALDO_VSRAM_PROC1_SFCHG_RRATEF    \
	MT6359_BUG17efine PMIC_RG_BG_BLDO_VSRAM_PROC1_SFCHG_RRATEFASK             x1
#define PMIC_DALDO_VSRAM_PROC1_SFCHG_RN_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_SFCHG1
#define PMIC_DALDO_VSRAM_PROC1_SFCHG_RN_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_SFCHG_RN_FASK               xx1
#define PMICG_BLDO_VSRAM_PROC1_DVS_TRANS_TD_SHIFT           7
#defineLDO_VSRAM_PROC1_DVS1
#define PMICG_BLDO_VSRAM_PROC1_DVS_TRANS_TD_    \
	MT6359_BG11
#define PMIC_RG_LDO_VSRAM_PROC1_DVS_TRANS_TD_ASK            K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_DVS_TRANS_CTRN_PI_TRAP_SHIFT 7
#defineLDO_VSRAM_PROC1_DVS1
#define PMICG_BLDO_VSRAM_PROC1_DVS_TRANS_CTRN_    \
	MT6359G11
#define PMIC_RG_LDO_VSRAM_PROC1_DVS_TRANS_CTRN_ASK          1
#define PMIC_RG_LDO_VSRAM_PROC1_DVS_TRANS_ONCE_PI_TRAP_SHIFT 7
#defineLDO_VSRAM_PROC1_DVS1
#define PMICG_BLDO_VSRAM_PROC1_DVS_TRANS_ONCE_    \
	MT6359G1
#define PMIC_DG_ LDO_VSRAM_PROC1_DVS_TRANS_ONCE_ASK          x1
#define PMIC_BULDO_VSRAM_PROC1_HW0_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW0_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW0_OP_N_FASK               K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_HW1_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW1_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW1_OP_N_FASK               
#define PMIC_D_DALDO_VSRAM_PROC1_HW2_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW2_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW2_OP_N_FASK               1
#define PMIC_RGGLDO_VSRAM_PROC1_HW3_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW3_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW3_OP_N_FASK               1
#define PMIC_RG_LDO_VSRAM_PROC1_HW4_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW4_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW4_OP_N_FASK               1
#define PMIC_RG_LDO_VSRAM_PROC1_HW5_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW5_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW5_OP_N_FASK               x1
#define PMICG_BLDO_VSRAM_PROC1_HW6_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW6_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW6_OP_N_FASK               x1
#define PMIC_BULDO_VSRAM_PROC1_HW7_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW7_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW7_OP_N_FASK               x1
#define PMIC_RGLDO_VSRAM_PROC1_HW8_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW8_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW8_OP_N_FASK               x1
#define PMIC_DALDO_VSRAM_PROC1_HW9_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW9_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW9_OP_N_FASK               x1
#define PMIC_RGLDO_VSRAM_PROC1_HW10_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW10_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW10_OP_N_FASK              xK_VS2_LP_ADDR     LDO_VSRAM_PROC1_HW11_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW11_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW11_OP_N_FASK              x
#define PMIC_DG_ LDO_VSRAM_PROC1_HW12_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW12_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW12_OP_N_FASK              x1
#define PMIC_RGGLDO_VSRAM_PROC1_HW13_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW13_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW13_OP_N_FASK              x1
#define PMIC_RG_LDO_VSRAM_PROC1_HW14_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_HW14_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW14_OP_N_FASK              x1
#define PMIC_RG_LDO_VSRAM_PROC1_SW_OP_N_FPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC1_OP_N_1
#define PMIC_BULDO_VSRAM_PROC1_SW_OP_N_F    \
	MT6359_BUCK_G1
#define PMIC_D_DALDO_VSRAM_PROC1_SW_OP_N_FASK                xx1
#define PMICG_BLDO_VSRAM_PROC1_OP_N_FAET_SHIFT              7
#defineLDO_VSRAM_PROC1_OP_N_FAET1
#define PMICG_BLDO_VSRAM_PROC1_OP_N_FAET_    \
	MT6359_BUCKG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC1_OP_N_FAET_ASK               K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_OP_N_FCLET_SHIFT             7
#defineLDO_VSRAM_PROC1_OP_N_FCLE_VS2_LP_ADDR     LDO_VSRAM_PROC1_OP_N_FCLET    \
	MT6359_BUCKG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC1_OP_N_FCLETASK               K_VS2_LP_ADDR     LDO_VSRAM_PROC1_HW0_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW0_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW0_OP_CFGFASK              K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_HW1_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW1_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW1_OP_CFGFASK              
#define PMIC_D_DALDO_VSRAM_PROC1_HW2_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW2_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW2_OP_CFGFASK              1
#define PMIC_RGGLDO_VSRAM_PROC1_HW3_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW3_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW3_OP_CFGFASK              1
#define PMIC_RG_LDO_VSRAM_PROC1_HW4_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW4_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW4_OP_CFGFASK              1
#define PMIC_RG_LDO_VSRAM_PROC1_HW5_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW5_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW5_OP_CFGFASK              x1
#define PMICG_BLDO_VSRAM_PROC1_HW6_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW6_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW6_OP_CFGFASK              x1
#define PMIC_BULDO_VSRAM_PROC1_HW7_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW7_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW7_OP_CFGFASK              x1
#define PMIC_RGLDO_VSRAM_PROC1_HW8_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW8_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW8_OP_CFGFASK              x1
#define PMIC_DALDO_VSRAM_PROC1_HW9_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW9_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW9_OP_CFGFASK              x1
#define PMIC_RGLDO_VSRAM_PROC1_HW10_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW10_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW10_OP_CFGFASK             xK_VS2_LP_ADDR     LDO_VSRAM_PROC1_HW11_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW11_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW11_OP_CFGFASK             x
#define PMIC_D_DALDO_VSRAM_PROC1_HW12_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW12_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW12_OP_CFGFASK             x1
#define PMIC_RGGLDO_VSRAM_PROC1_HW13_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW13_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW13_OP_CFGFASK             x1
#define PMIC_RG_LDO_VSRAM_PROC1_HW14_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_HW14_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC1_HW14_OP_CFGFASK             x1
#define PMIC_RG_LDO_VSRAM_PROC1_SW_OP_CFGFPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC1_OP_CFG_VS2_LP_ADDR  G_ LDO_VSRAM_PROC1_SW_OP_CFGF    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC1_SW_OP_CFGFASK               xx1
#define PMICG_BLDO_VSRAM_PROC1_OP_CFGFAET_SHIFT             7
#defineLDO_VSRAM_PROC1_OP_CFGFAET1
#define PMICG_BLDO_VSRAM_PROC1_OP_CFGFAET_    \
	MT6359_BUCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC1_OP_CFGFAET_ASK              K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_OP_CFGFCLET_SHIFT            7
#defineLDO_VSRAM_PROC1_OP_CFGFCLE_VS2_LP_ADDR     LDO_VSRAM_PROC1_OP_CFGFCLET    \
	MT6359_BUCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC1_OP_CFGFCLETASK              K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_TRACKFN_FPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC1_TRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_TRACKFN_F    \
	MT6359_BUCK_G1
#define PMIC_D_DALDO_VSRAM_PROC1_TRACKFN_FASK                K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_TRACKFMODEFPI_TRAP_SHIFTP_SH 7
#defineLDO_VSRAM_PROC1_TRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_TRACKFMODEF \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC1_TRACKFMODEFASK              
#define PMIC_D_DALDO_VSRAM_PROC1_VOAEN_DELTAFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC1_TRACK
#define PMIC_D_DALDO_VSRAM_PROC1_VOAEN_DELTAF    \
	MT6359_BUG1efine PMIC_RG_BG_BLDO_VSRAM_PROC1_VOAEN_DELTAFASK             K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_VOAEN_OFFAET_SHIFT           7
#defineLDO_VSRAM_PROC1_TRACK
#define PMIC_D_DALDO_VSRAM_PROC1_VOAEN_OFFAET_    \
	MT6359_BG17efine PMIC_RG_BG_BLDO_VSRAM_PROC1_VOAEN_OFFAET_ASK            x1
#define PMIC_DALDO_VSRAM_PROC1_VOAEN_LBFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC1_TRACK1
#define PMIC_RGGLDO_VSRAM_PROC1_VOAEN_LBF    \
	MT6359_BUCK_G17efine PMIC_RG_BG_BLDO_VSRAM_PROC1_VOAEN_LBFASK                K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC1_VOAEN_HBFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC1_TRACK1
#define PMIC_RGGLDO_VSRAM_PROC1_VOAEN_HBF    \
	MT6359_BUCK_G17efine PMIC_RG_BG_BLDO_VSRAM_PROC1_VOAEN_HBFASK                x1
#define PMIC_DALDO_VSRAM_PROC2_N_FPI_TRAP_SHIFT         HIF 7
#defineLDO_VSRAM_PROC2_CONK_VS2_LP_ADDR     LDO_VSRAM_PROC2_N_F    \
	MT6359_BUCK_VS11_1G1
#define PMIC_DG_ LDO_VSRAM_PROC2_N_FASK                      K_VS2_LP_ADDR     LDO_VSRAM_PROC2_LPOR_REV_SHIFT               7
#defineLDO_VSRAM_PROC2_CONK_VS2_LP_ADDR     LDO_VSRAM_PROC2_LPO    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DG_ LDO_VSRAM_PROC2_LPOASK                      
#define PMIC_DG_ LDO_VSRAM_PROC2_STBTDFPI_TRAP_SHIFT          7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_STBTDF    \
	MT6359_BUCK_VS_G11
#define PMIC_RG_LDO_VSRAM_PROC2_STBTDFASK                   K_VS2_LP_ADDR  RG_LDO_VSRAM_PROC2_ULPOR_REV_SHIFT              7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_ULPO    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VSRAM_PROC2_ULPOASK                     1
#define PMIC_RGGLDO_VSRAM_PROC2_OCFB_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_OCFB_N_F    \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC2_OCFB_N_FASK                 1
#define PMIC_RG_LDO_VSRAM_PROC2_OC_MODEFPI_TRAP_SHIFTP_SHIFT 7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_OC_MODEF \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSRAM_PROC2_OC_MODEFASK                 x1
#define PMICG_BLDO_VSRAM_PROC2_OC_TSEN_SHIFT                7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_OC_TSEN_    \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC2_OC_TSEN_ASK                 x1
#define PMIC_BULDO_VSRAM_PROC2_DUMMY_LOAD_SHIFT             7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_DUMMY_LOAD_ \
	MT6359_BUCK_VG11
#define PMIC_RG_LDO_VSRAM_PROC2_DUMMY_LOAD_ASK              x1
#define PMIC_DALDO_VSRAM_PROC2_OP_MODEFPI_TRAP_SHIFTP_SHIFT 7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_OP_MODEF    \
	MT6359_BUCK_VG1x1
#define PMIC_RGLDO_VSRAM_PROC2_OP_MODEFASK                 xK_VS2_LP_ADDR     LDO_VSRAM_PROC2_R2R_PDN_DISFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_R2R_PDN_DISF    \
	MT6359_BUG1
#define PMIC_DG_ LDO_VSRAM_PROC2_R2R_PDN_DISFASK             x1
#define PMIC_RG_LDO_VSRAM_PROC2_CKFAW_MODEFPI_TRAP_SHIFTP_SH 7
#defineLDO_VSRAM_PROC2_CON
#define PMIC_DG_ LDO_VSRAM_PROC2_CKFAW_MODEF \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC2_CKFAW_MODEFASK              xx1
#define PMICDABVSRAM_PROC2_B_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_B_N_F    \
	MT6359_BUCK_VS1_OP  G1
#define PMIC_DDABVSRAM_PROC2_B_N_FASK                        K_VS2_LP_ADDR  DABVSRAM_PROC2_B_STBFPI_TRAP_SHIFT              7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_B_STBF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DDABVSRAM_PROC2_B_STBFASK                       
#define PMIC_DDABVSRAM_PROC2_B_LPOR_REV_SHIFT                 7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_B_LPO    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DDABVSRAM_PROC2_B_LPOASK                        1
#define PMIC_DABVSRAM_PROC2_L_N_FPI_TRAP_SHIFT           HIF 7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_L_N_F    \
	MT6359_BUCK_VS1_OP _G1
#define PMIC_DDABVSRAM_PROC2_L_N_FASK                        3#define PMIC_DDABVSRAM_PROC2_L_STBFPI_TRAP_SHIFT              7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_L_STBF    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DDABVSRAM_PROC2_L_STBFASK                       4#define PMIC_DDABVSRAM_PROC2_OCFB_N_FPI_TRAP_SHIFT            7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_OCFB_N_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDABVSRAM_PROC2_OCFB_N_FASK                     x1
#define PMICDABVSRAM_PROC2_DUMMY_LOAD_SHIFT                 7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_OG13#define PMIC_DDABVSRAM_PROC2_DUMMY_LOAD_ASK                  6#define PMIC_DDABVSRAM_PROC2_VSLEEPOAEN_SHIFT                 7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_VSLEEPOAEN_ \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDABVSRAM_PROC2_VSLEEPOAEN_ASK                  8#define PMIC_DDABVSRAM_PROC2_R2R_PDN_PI_TRAP_SHIFT            7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_R2R_PDN_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDABVSRAM_PROC2_R2R_PDN_ASK                     x1
#define PMICDABVSRAM_PROC2_TRACKFNDISFN_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_MON_VS2_LP_ADDR  DABVSRAM_PROC2_TRACKFNDISFN_F    \
	MT6359_BUCKG1
#define PMIC_DDABVSRAM_PROC2_TRACKFNDISFN_FASK               xK_VS2_LP_ADDR     LDO_VSRAM_PROC2_VOAEN_ALEEPOPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_VOAENK_VS2_LP_ADDR     LDO_VSRAM_PROC2_VOAEN_ALEEPO    \
	MT6359_BUG17efine PMIC_RG_BG_BLDO_VSRAM_PROC2_VOAEN_ALEEPOASK             K_VS2_LP_ADDR  LDO_VSRAM_PROC2_WDTDBG_VOAEN_PI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_VOAENK_VS2_LP_ADDR  LDO_VSRAM_PROC2_WDTDBG_VOAEN_    \
	MT6359_BUCKG17efine PMIC_RG_BLDO_VSRAM_PROC2_WDTDBG_VOAEN_ASK               8#define PMIC_DDABVSRAM_PROC2_VOAEN_GRAY_SHIFT                 7
#defineLDO_VSRAM_PROC2_VOAEN
#define PMIC_DDABVSRAM_PROC2_VOAEN_GRAY_ \
	MT6359_BUCK_VS1_OG17efine PMIC_RG_BDABVSRAM_PROC2_VOAEN_GRAY_ASK                  K_VS2_LP_ADDR  DABVSRAM_PROC2_VOAEN_PI_TRAP_SHIFT              7
#defineLDO_VSRAM_PROC2_VOAEN
#define PMIC_DDABVSRAM_PROC2_VOAEN_    \
	MT6359_BUCK_VS1_OP G17efine PMIC_RG_BDABVSRAM_PROC2_VOAEN_ASK                       x1
#define PMIC_DALDO_VSRAM_PROC2_SFCHG_FRATEFPI_TRAP_SHIFTP_S 7
#defineLDO_VSRAM_PROC2_SFCHG1
#define PMIC_DALDO_VSRAM_PROC2_SFCHG_FRATEF    \
	MT6359_BUG17efine PMIC_RG_BG_BLDO_VSRAM_PROC2_SFCHG_FRATEFASK             K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_SFCHG_FN_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_SFCHG1
#define PMIC_DALDO_VSRAM_PROC2_SFCHG_FN_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_SFCHG_FN_FASK               x1
#define PMIC_RGLDO_VSRAM_PROC2_SFCHG_RRATEFPI_TRAP_SHIFTP_S 7
#defineLDO_VSRAM_PROC2_SFCHG1
#define PMIC_DALDO_VSRAM_PROC2_SFCHG_RRATEF    \
	MT6359_BUG17efine PMIC_RG_BG_BLDO_VSRAM_PROC2_SFCHG_RRATEFASK             x1
#define PMIC_DALDO_VSRAM_PROC2_SFCHG_RN_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_SFCHG1
#define PMIC_DALDO_VSRAM_PROC2_SFCHG_RN_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_SFCHG_RN_FASK               xx1
#define PMICG_BLDO_VSRAM_PROC2_DVS_TRANS_TD_SHIFT           7
#defineLDO_VSRAM_PROC2_DVS1
#define PMICG_BLDO_VSRAM_PROC2_DVS_TRANS_TD_    \
	MT6359_BG11
#define PMIC_RG_LDO_VSRAM_PROC2_DVS_TRANS_TD_ASK            K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_DVS_TRANS_CTRN_PI_TRAP_SHIFT 7
#defineLDO_VSRAM_PROC2_DVS1
#define PMICG_BLDO_VSRAM_PROC2_DVS_TRANS_CTRN_    \
	MT6359G11
#define PMIC_RG_LDO_VSRAM_PROC2_DVS_TRANS_CTRN_ASK          1
#define PMIC_RG_LDO_VSRAM_PROC2_DVS_TRANS_ONCE_PI_TRAP_SHIFT 7
#defineLDO_VSRAM_PROC2_DVS1
#define PMICG_BLDO_VSRAM_PROC2_DVS_TRANS_ONCE_    \
	MT6359G1
#define PMIC_DG_ LDO_VSRAM_PROC2_DVS_TRANS_ONCE_ASK          x1
#define PMIC_BULDO_VSRAM_PROC2_HW0_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW0_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW0_OP_N_FASK               K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_HW1_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW1_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW1_OP_N_FASK               
#define PMIC_D_DALDO_VSRAM_PROC2_HW2_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW2_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW2_OP_N_FASK               1
#define PMIC_RGGLDO_VSRAM_PROC2_HW3_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW3_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW3_OP_N_FASK               1
#define PMIC_RG_LDO_VSRAM_PROC2_HW4_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW4_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW4_OP_N_FASK               1
#define PMIC_RG_LDO_VSRAM_PROC2_HW5_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW5_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW5_OP_N_FASK               x1
#define PMICG_BLDO_VSRAM_PROC2_HW6_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW6_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW6_OP_N_FASK               x1
#define PMIC_BULDO_VSRAM_PROC2_HW7_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW7_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW7_OP_N_FASK               x1
#define PMIC_RGLDO_VSRAM_PROC2_HW8_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW8_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW8_OP_N_FASK               x1
#define PMIC_DALDO_VSRAM_PROC2_HW9_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW9_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW9_OP_N_FASK               x1
#define PMIC_RGLDO_VSRAM_PROC2_HW10_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW10_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW10_OP_N_FASK              xK_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW11_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW11_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW11_OP_N_FASK              x
#define PMIC_DG_ LDO_VSRAM_PROC2_HW12_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW12_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW12_OP_N_FASK              x1
#define PMIC_RGGLDO_VSRAM_PROC2_HW13_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW13_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW13_OP_N_FASK              x1
#define PMIC_RG_LDO_VSRAM_PROC2_HW14_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_HW14_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW14_OP_N_FASK              x1
#define PMIC_RG_LDO_VSRAM_PROC2_SW_OP_N_FPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC2_OP_N_1
#define PMIC_BULDO_VSRAM_PROC2_SW_OP_N_F    \
	MT6359_BUCK_G1
#define PMIC_D_DALDO_VSRAM_PROC2_SW_OP_N_FASK                xx1
#define PMICG_BLDO_VSRAM_PROC2_OP_N_FAET_SHIFT              7
#defineLDO_VSRAM_PROC2_OP_N_FAET1
#define PMICG_BLDO_VSRAM_PROC2_OP_N_FAET_    \
	MT6359_BUCKG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC2_OP_N_FAET_ASK               K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_OP_N_FCLET_SHIFT             7
#defineLDO_VSRAM_PROC2_OP_N_FCLE_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_OP_N_FCLET    \
	MT6359_BUCKG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC2_OP_N_FCLETASK               K_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW0_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW0_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW0_OP_CFGFASK              K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_HW1_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW1_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW1_OP_CFGFASK              
#define PMIC_D_DALDO_VSRAM_PROC2_HW2_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW2_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW2_OP_CFGFASK              1
#define PMIC_RGGLDO_VSRAM_PROC2_HW3_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW3_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW3_OP_CFGFASK              1
#define PMIC_RG_LDO_VSRAM_PROC2_HW4_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW4_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW4_OP_CFGFASK              1
#define PMIC_RG_LDO_VSRAM_PROC2_HW5_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW5_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW5_OP_CFGFASK              x1
#define PMICG_BLDO_VSRAM_PROC2_HW6_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW6_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW6_OP_CFGFASK              x1
#define PMIC_BULDO_VSRAM_PROC2_HW7_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW7_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW7_OP_CFGFASK              x1
#define PMIC_RGLDO_VSRAM_PROC2_HW8_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW8_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW8_OP_CFGFASK              x1
#define PMIC_DALDO_VSRAM_PROC2_HW9_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW9_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW9_OP_CFGFASK              x1
#define PMIC_RGLDO_VSRAM_PROC2_HW10_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW10_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW10_OP_CFGFASK             xK_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW11_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW11_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW11_OP_CFGFASK             x
#define PMIC_D_DALDO_VSRAM_PROC2_HW12_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW12_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW12_OP_CFGFASK             x1
#define PMIC_RGGLDO_VSRAM_PROC2_HW13_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW13_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW13_OP_CFGFASK             x1
#define PMIC_RG_LDO_VSRAM_PROC2_HW14_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_HW14_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_PROC2_HW14_OP_CFGFASK             x1
#define PMIC_RG_LDO_VSRAM_PROC2_SW_OP_CFGFPI_TRAP_SHIFT      7
#defineLDO_VSRAM_PROC2_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_PROC2_SW_OP_CFGF    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_PROC2_SW_OP_CFGFASK               xx1
#define PMICG_BLDO_VSRAM_PROC2_OP_CFGFAET_SHIFT             7
#defineLDO_VSRAM_PROC2_OP_CFGFAET1
#define PMICG_BLDO_VSRAM_PROC2_OP_CFGFAET_    \
	MT6359_BUCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC2_OP_CFGFAET_ASK              K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_OP_CFGFCLET_SHIFT            7
#defineLDO_VSRAM_PROC2_OP_CFGFCLE_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_OP_CFGFCLET    \
	MT6359_BUCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_PROC2_OP_CFGFCLETASK              K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_TRACKFN_FPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC2_TRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_TRACKFN_F    \
	MT6359_BUCK_G1
#define PMIC_D_DALDO_VSRAM_PROC2_TRACKFN_FASK                K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_TRACKFMODEFPI_TRAP_SHIFTP_SH 7
#defineLDO_VSRAM_PROC2_TRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_TRACKFMODEF \
	MT6359_BUCK_VG1
#define PMIC_DG_ LDO_VSRAM_PROC2_TRACKFMODEFASK              
#define PMIC_D_DALDO_VSRAM_PROC2_VOAEN_DELTAFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_PROC2_TRACK
#define PMIC_D_DALDO_VSRAM_PROC2_VOAEN_DELTAF    \
	MT6359_BUG1efine PMIC_RG_BG_BLDO_VSRAM_PROC2_VOAEN_DELTAFASK             K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_VOAEN_OFFAET_SHIFT           7
#defineLDO_VSRAM_PROC2_TRACK
#define PMIC_D_DALDO_VSRAM_PROC2_VOAEN_OFFAET_    \
	MT6359_BG17efine PMIC_RG_BG_BLDO_VSRAM_PROC2_VOAEN_OFFAET_ASK            x1
#define PMIC_DALDO_VSRAM_PROC2_VOAEN_LBFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC2_TRACK1
#define PMIC_RGGLDO_VSRAM_PROC2_VOAEN_LBF    \
	MT6359_BUCK_G17efine PMIC_RG_BG_BLDO_VSRAM_PROC2_VOAEN_LBFASK                K_VS2_LP_ADDR  G_BLDO_VSRAM_PROC2_VOAEN_HBFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_PROC2_TRACK1
#define PMIC_RGGLDO_VSRAM_PROC2_VOAEN_HBF    \
	MT6359_BUCK_G17efine PMIC_RG_BG_BLDO_VSRAM_PROC2_VOAEN_HBFASK                x1
#define PMICLDO_VSRAM1_ANA_IDFPI_TRAP_SHIFT         T       7
#defineLDO_VSRAM1_DSN_ID1
#define PMICLDO_VSRAM1_ANA_IDF    \
	MT6359_BUCK_VS1_OP _UCG1eF1
#define PMICLDO_VSRAM1_ANA_IDFASK                          K_VS2_LP_ADDR  LDO_VSRAM1_DIG_IDFPI_TRAP_SHIFT         T       7
#defineLDO_VSRAM1_DSN_ID1
#define PMICLDO_VSRAM1_DIG_IDF    \
	MT6359_BUCK_VS1_OP _UCG1eF1
#define PMICLDO_VSRAM1_DIG_IDFASK                          x1
#define PMICLDO_VSRAM1_ANA_MINOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM1_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM1_ANA_MINOR_REVF    \
	MT6359_BUCK_VS_G1F1
#define PMICLDO_VSRAM1_ANA_MINOR_REVFASK                   K_VS2_LP_ADDR  LDO_VSRAM1_ANA_MAJOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM1_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM1_ANA_MAJOR_REVF    \
	MT6359_BUCK_VS_G1F1
#define PMICLDO_VSRAM1_ANA_MAJOR_REVFASK                   41
#define PMICLDO_VSRAM1_DIG_MINOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM1_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM1_DIG_MINOR_REVF    \
	MT6359_BUCK_VS_G1F1
#define PMICLDO_VSRAM1_DIG_MINOR_REVFASK                   x1
#define PMICLDO_VSRAM1_DIG_MAJOR_REVFPI_TRAP_SHIFT          7
#defineLDO_VSRAM1_DSN_REVK_VS2_LP_ADDR  LDO_VSRAM1_DIG_MAJOR_REVF    \
	MT6359_BUCK_VS_G1F1
#define PMICLDO_VSRAM1_DIG_MAJOR_REVFASK                   x1
#define PMIC_LDO_VSRAM1_DSN_CBSFPI_TRAP_SHIFT   IFT          7
#defineLDO_VSRAM1_DSN_DBI
#define PMIC_LDO_VSRAM1_DSN_CBSF    \
	MT6359_BUCK_VS1_OP _UG11
#define PMIC_LDO_VSRAM1_DSN_CBSFASK                         K_VS2_LP_ADDR  LDO_VSRAM1_DSN_BIXFPI_TRAP_SHIFT   IFT          7
#defineLDO_VSRAM1_DSN_DBI
#define PMIC_LDO_VSRAM1_DSN_BIXF    \
	MT6359_BUCK_VS1_OP _UG11
#define PMIC_LDO_VSRAM1_DSN_BIXFASK                         1
#define PMIC_LDO_VSRAM1_DSN_ESPOR_REV_SHIFT                  7
#defineLDO_VSRAM1_DSN_DBI
#define PMIC_LDO_VSRAM1_DSN_ESPO    \
	MT6359_BUCK_VS1_OP _UG1eF1
#define PMICLDO_VSRAM1_DSN_ESPOASK                         x1
#define PMICLDO_VSRAM1_DSN_FPIOR_REV_SHIFT                  7
#defineLDO_VSRAM1_DSN_DXI
#define PMIC_LDO_VSRAM1_DSN_FPIO    \
	MT6359_BUCK_VS1_OP _UG1eF1
#define PMICLDO_VSRAM1_DSN_FPIOASK                         K_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFN_FPI_TRAP_SHIFT            7
#defineLDO_VSRAM_OTHERSFCONK_VS2_LP_ADDR     LDO_VSRAM_OTHERSFN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VSRAM_OTHERSFN_FASK                     K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFLPOR_REV_SHIFT              7
#defineLDO_VSRAM_OTHERSFCONK_VS2_LP_ADDR     LDO_VSRAM_OTHERSFLPO    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_ LDO_VSRAM_OTHERSFLPOASK                     
#define PMIC_DG_ LDO_VSRAM_OTHERSFSTBTDFPI_TRAP_SHIFT         7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFSTBTDF \
	MT6359_BUCK_VS1_OG13#define PMIC_DG_ LDO_VSRAM_OTHERSFSTBTDFASK                  K_VS2_LP_ADDR  G_ LDO_VSRAM_OTHERSFULPOR_REV_SHIFT             7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFULPO    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_ LDO_VSRAM_OTHERSFULPOASK                    1
#define PMIC_RGGLDO_VSRAM_OTHERSFOCFB_N_FPI_TRAP_SHIFT       7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFOCFB_N_F    \
	MT6359_BUCK_G1
#define PMIC_DG_ LDO_VSRAM_OTHERSFOCFB_N_FASK                1
#define PMIC_RG_LDO_VSRAM_OTHERSFOC_MODEFPI_TRAP_SHIFTP_SHIF 7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFOC_MODEF    \
	MT6359_BUCK_G1
#define PMIC_DG_ LDO_VSRAM_OTHERSFOC_MODEFASK                x1
#define PMICG_BLDO_VSRAM_OTHERSFOC_TSEN_SHIFT               7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFOC_TSEN_    \
	MT6359_BUCK_G1
#define PMIC_DG_ LDO_VSRAM_OTHERSFOC_TSEN_ASK                x1
#define PMIC_BULDO_VSRAM_OTHERSFDUMMY_LOAD_SHIFT            7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFDUMMY_LOAD_ \
	MT6359_BUCK_G13#define PMIC_DG_ LDO_VSRAM_OTHERSFDUMMY_LOAD_ASK             x1
#define PMIC_DALDO_VSRAM_OTHERSFOP_MODEFPI_TRAP_SHIFTP_SHIF 7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFOP_MODEF    \
	MT6359_BUCK_G1x1
#define PMIC_RGLDO_VSRAM_OTHERSFOP_MODEFASK                xK_VS2_LP_ADDR  G_ LDO_VSRAM_OTHERSFR2R_PDN_DISFPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFR2R_PDN_DISF    \
	MT6359_BG1
#define PMIC_DG_ LDO_VSRAM_OTHERSFR2R_PDN_DISFASK            x1
#define PMIC_RG_LDO_VSRAM_OTHERSFCKFAW_MODEFPI_TRAP_SHIFTP_S 7
#defineLDO_VSRAM_OTHERSFCON
#define PMIC_DG_ LDO_VSRAM_OTHERSFCKFAW_MODEF \
	MT6359_BUCK_G1
#define PMIC_DG_ LDO_VSRAM_OTHERSFCKFAW_MODEFASK             xx1
#define PMICDABVSRAM_OTHERSFB_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFB_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DDABVSRAM_OTHERSFB_N_FASK                       K_VS2_LP_ADDR  DABVSRAM_OTHERSFB_STBFPI_TRAP_SHIFT             7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFB_STBF    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DDABVSRAM_OTHERSFB_STBFASK                      
#define PMIC_DDABVSRAM_OTHERSFB_LPOR_REV_SHIFT                7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFB_LPO    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DDABVSRAM_OTHERSFB_LPOASK                       1
#define PMIC_DABVSRAM_OTHERSFL_N_FPI_TRAP_SHIFT           HI 7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFL_N_F    \
	MT6359_BUCK_VS1_OP G1
#define PMIC_DDABVSRAM_OTHERSFL_N_FASK                       3#define PMIC_DDABVSRAM_OTHERSFL_STBFPI_TRAP_SHIFT             7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFL_STBF    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DDABVSRAM_OTHERSFL_STBFASK                      4#define PMIC_DDABVSRAM_OTHERSFOCFB_N_FPI_TRAP_SHIFT           7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFOCFB_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_DDABVSRAM_OTHERSFOCFB_N_FASK                    x1
#define PMICDABVSRAM_OTHERSFDUMMY_LOAD_SHIFT                7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFDUMMY_LOAD_ \
	MT6359_BUCK_VS1_G13#define PMIC_DDABVSRAM_OTHERSFDUMMY_LOAD_ASK                 6#define PMIC_DDABVSRAM_OTHERSFVSLEEPOAEN_SHIFT                7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFVSLEEPOAEN_ \
	MT6359_BUCK_VS1_G1
#define PMIC_DDABVSRAM_OTHERSFVSLEEPOAEN_ASK                 8#define PMIC_DDABVSRAM_OTHERSFR2R_PDN_PI_TRAP_SHIFT           7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFR2R_PDN_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DDABVSRAM_OTHERSFR2R_PDN_ASK                    x1
#define PMICDABVSRAM_OTHERSFTRACKFNDISFN_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFMON_VS2_LP_ADDR  DABVSRAM_OTHERSFTRACKFNDISFN_F    \
	MT6359_BUCG1
#define PMIC_DDABVSRAM_OTHERSFTRACKFNDISFN_FASK              xK_VS2_LP_ADDR  G_ LDO_VSRAM_OTHERSFVOAEN_ALEEPOPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFVOAENK_VS2_LP_ADDR     LDO_VSRAM_OTHERSFVOAEN_ALEEPO    \
	MT6359_BG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFVOAEN_ALEEPOASK            K_VS2_LP_ADDR  LDO_VSRAM_OTHERSFWDTDBG_VOAEN_PI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFVOAENK_VS2_LP_ADDR  LDO_VSRAM_OTHERSFWDTDBG_VOAEN_    \
	MT6359_BUCG17efine PMIC_RG_BLDO_VSRAM_OTHERSFWDTDBG_VOAEN_ASK              x1
#define PMICDABVSRAM_OTHERSFVOAEN_GRAY_SHIFT                7
#defineLDO_VSRAM_OTHERSFVOAEN
#define PMIC_DDABVSRAM_OTHERSFVOAEN_GRAY_ \
	MT6359_BUCK_VS1_G17efine PMIC_RG_BDABVSRAM_OTHERSFVOAEN_GRAY_ASK                 K_VS2_LP_ADDR  DABVSRAM_OTHERSFVOAEN_PI_TRAP_SHIFT             7
#defineLDO_VSRAM_OTHERSFVOAEN
#define PMIC_DDABVSRAM_OTHERSFVOAEN_    \
	MT6359_BUCK_VS1_OPG17efine PMIC_RG_BDABVSRAM_OTHERSFVOAEN_ASK                      x1
#define PMIC_DALDO_VSRAM_OTHERSFSFCHG_FRATEFPI_TRAP_SHIFTP_ 7
#defineLDO_VSRAM_OTHERSFSFCHG1
#define PMIC_DALDO_VSRAM_OTHERSFSFCHG_FRATEF    \
	MT6359_BG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSFCHG_FRATEFASK            K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFSFCHG_FN_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFSFCHG1
#define PMIC_DALDO_VSRAM_OTHERSFSFCHG_FN_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFSFCHG_FN_FASK              x1
#define PMIC_RGLDO_VSRAM_OTHERSFSFCHG_RRATEFPI_TRAP_SHIFTP_ 7
#defineLDO_VSRAM_OTHERSFSFCHG1
#define PMIC_DALDO_VSRAM_OTHERSFSFCHG_RRATEF    \
	MT6359_BG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSFCHG_RRATEFASK            x1
#define PMIC_DALDO_VSRAM_OTHERSFSFCHG_RN_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFSFCHG1
#define PMIC_DALDO_VSRAM_OTHERSFSFCHG_RN_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFSFCHG_RN_FASK              xx1
#define PMICG_BLDO_VSRAM_OTHERSFDVS_TRANS_TD_SHIFT          7
#defineLDO_VSRAM_OTHERSFDVS1
#define PMICG_BLDO_VSRAM_OTHERSFDVS_TRANS_TD_    \
	MT6359_G13#define PMIC_DG_ LDO_VSRAM_OTHERSFDVS_TRANS_TD_ASK           K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFDVS_TRANS_CTRN_PI_TRAP_SHIF 7
#defineLDO_VSRAM_OTHERSFDVS1
#define PMICG_BLDO_VSRAM_OTHERSFDVS_TRANS_CTRN_    \
	MT635G13#define PMIC_DG_ LDO_VSRAM_OTHERSFDVS_TRANS_CTRN_ASK         1
#define PMIC_RG_LDO_VSRAM_OTHERSFDVS_TRANS_ONCE_PI_TRAP_SHIF 7
#defineLDO_VSRAM_OTHERSFDVS1
#define PMICG_BLDO_VSRAM_OTHERSFDVS_TRANS_ONCE_    \
	MT635G1
#define PMIC_D_DALDO_VSRAM_OTHERSFDVS_TRANS_ONCE_ASK         x1
#define PMIC_BULDO_VSRAM_OTHERSFHW0_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW0_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW0_OP_N_FASK              K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW1_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW1_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW1_OP_N_FASK              
#define PMIC_D_DALDO_VSRAM_OTHERSFHW2_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW2_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW2_OP_N_FASK              1
#define PMIC_RGGLDO_VSRAM_OTHERSFHW3_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW3_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW3_OP_N_FASK              1
#define PMIC_RG_LDO_VSRAM_OTHERSFHW4_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW4_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW4_OP_N_FASK              1
#define PMIC_RG_LDO_VSRAM_OTHERSFHW5_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW5_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW5_OP_N_FASK              x1
#define PMICG_BLDO_VSRAM_OTHERSFHW6_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW6_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW6_OP_N_FASK              x1
#define PMIC_BULDO_VSRAM_OTHERSFHW7_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW7_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW7_OP_N_FASK              x1
#define PMIC_RGLDO_VSRAM_OTHERSFHW8_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW8_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW8_OP_N_FASK              x1
#define PMIC_DALDO_VSRAM_OTHERSFHW9_OP_N_FPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW9_OP_N_F    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW9_OP_N_FASK              x1
#define PMIC_RGLDO_VSRAM_OTHERSFHW10_OP_N_FPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW10_OP_N_F    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW10_OP_N_FASK             xK_VS2_LP_ADDR  G_ LDO_VSRAM_OTHERSFHW11_OP_N_FPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW11_OP_N_F    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW11_OP_N_FASK             x
#define PMIC_D_DALDO_VSRAM_OTHERSFHW12_OP_N_FPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW12_OP_N_F    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW12_OP_N_FASK             x1
#define PMIC_RGGLDO_VSRAM_OTHERSFHW13_OP_N_FPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW13_OP_N_F    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW13_OP_N_FASK             x1
#define PMIC_RG_LDO_VSRAM_OTHERSFHW14_OP_N_FPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFHW14_OP_N_F    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW14_OP_N_FASK             x1
#define PMIC_RG_LDO_VSRAM_OTHERSFSW_OP_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_OTHERSFOP_N_1
#define PMIC_BULDO_VSRAM_OTHERSFSW_OP_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_OTHERSFSW_OP_N_FASK               xx1
#define PMICG_BLDO_VSRAM_OTHERSFOP_N_FAET_SHIFT             7
#defineLDO_VSRAM_OTHERSFOP_N_FAET1
#define PMICG_BLDO_VSRAM_OTHERSFOP_N_FAET_    \
	MT6359_BUCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFOP_N_FAET_ASK              K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFOP_N_FCLET_SHIFT            7
#defineLDO_VSRAM_OTHERSFOP_N_FCLE_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFOP_N_FCLET    \
	MT6359_BUCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFOP_N_FCLETASK              K_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFHW0_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW0_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW0_OP_CFGFASK             K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW1_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW1_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW1_OP_CFGFASK             x#define PMIC_D_DALDO_VSRAM_OTHERSFHW2_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW2_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW2_OP_CFGFASK             1
#define PMIC_RGGLDO_VSRAM_OTHERSFHW3_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW3_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW3_OP_CFGFASK             1
#define PMIC_RG_LDO_VSRAM_OTHERSFHW4_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW4_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW4_OP_CFGFASK             1
#define PMIC_RG_LDO_VSRAM_OTHERSFHW5_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW5_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW5_OP_CFGFASK             x1
#define PMICG_BLDO_VSRAM_OTHERSFHW6_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW6_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW6_OP_CFGFASK             x1
#define PMIC_BULDO_VSRAM_OTHERSFHW7_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW7_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW7_OP_CFGFASK             x1
#define PMIC_RGLDO_VSRAM_OTHERSFHW8_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW8_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW8_OP_CFGFASK             x1
#define PMIC_DALDO_VSRAM_OTHERSFHW9_OP_CFGFPI_TRAP_SHIFT    7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW9_OP_CFGF    \
	MT6359_BUG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW9_OP_CFGFASK             x1
#define PMIC_RGLDO_VSRAM_OTHERSFHW10_OP_CFGFPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW10_OP_CFGF    \
	MT6359_BG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW10_OP_CFGFASK            xK_VS2_LP_ADDR  G_ LDO_VSRAM_OTHERSFHW11_OP_CFGFPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW11_OP_CFGF    \
	MT6359_BG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW11_OP_CFGFASK            x
#define PMIC_D_DALDO_VSRAM_OTHERSFHW12_OP_CFGFPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW12_OP_CFGF    \
	MT6359_BG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW12_OP_CFGFASK            x1
#define PMIC_RGGLDO_VSRAM_OTHERSFHW13_OP_CFGFPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW13_OP_CFGF    \
	MT6359_BG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW13_OP_CFGFASK            x1
#define PMIC_RG_LDO_VSRAM_OTHERSFHW14_OP_CFGFPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFHW14_OP_CFGF    \
	MT6359_BG1
#define PMIC_D_DALDO_VSRAM_OTHERSFHW14_OP_CFGFASK            x1
#define PMIC_RG_LDO_VSRAM_OTHERSFSW_OP_CFGFPI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFOP_CFG_VS2_LP_ADDR     LDO_VSRAM_OTHERSFSW_OP_CFGF    \
	MT6359_BUCG1
#define PMIC_D_DALDO_VSRAM_OTHERSFSW_OP_CFGFASK              
x1
#define PMICG_BLDO_VSRAM_OTHERSFOP_CFGFAET_SHIFT            7
#defineLDO_VSRAM_OTHERSFOP_CFGFAET1
#define PMICG_BLDO_VSRAM_OTHERSFOP_CFGFAET_    \
	MT6359_BUG1eF
efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFOP_CFGFAET_ASK             K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFOP_CFGFCLET_SHIFT           7
#defineLDO_VSRAM_OTHERSFOP_CFGFCLE_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFOP_CFGFCLET    \
	MT6359_BUG1eF
efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFOP_CFGFCLETASK             K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFTRACKFN_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_OTHERSFTRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFTRACKFN_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_OTHERSFTRACKFN_FASK               K_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFTRACKFMODEFPI_TRAP_SHIFTP_S 7
#defineLDO_VSRAM_OTHERSFTRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFTRACKFMODEF \
	MT6359_BUCK_G1
#define PMIC_DG_ LDO_VSRAM_OTHERSFTRACKFMODEFASK             
#define PMIC_DG_ LDO_VSRAM_OTHERSFVOAEN_DELTAFPI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFTRACK
#define PMIC_DG_ LDO_VSRAM_OTHERSFVOAEN_DELTAF    \
	MT6359_BG1efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFVOAEN_DELTAFASK            K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFVOAEN_OFFAET_SHIFT          7
#defineLDO_VSRAM_OTHERSFTRACK
#define PMIC_DG_ LDO_VSRAM_OTHERSFVOAEN_OFFAET_    \
	MT6359_G17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFVOAEN_OFFAET_ASK           x1
#define PMIC_DALDO_VSRAM_OTHERSFVOAEN_LBFPI_TRAP_SHIFT      7
#defineLDO_VSRAM_OTHERSFTRACK1
#define PMIC_RGGLDO_VSRAM_OTHERSFVOAEN_LBF    \
	MT6359_BUCKG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFVOAEN_LBFASK               K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFVOAEN_HBFPI_TRAP_SHIFT      7
#defineLDO_VSRAM_OTHERSFTRACK1
#define PMIC_RGGLDO_VSRAM_OTHERSFVOAEN_HBF    \
	MT6359_BUCKG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFVOAEN_HBFASK               x1
#define PMIC_DALDO_VSRAM_OTHERSFSSHUB_N_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_OTHERSFSSHUB1
#define PMIC_DALDO_VSRAM_OTHERSFSSHUB_N_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_OTHERSFSSHUB_N_FASK               K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFSSHUB_VOAEN_PI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFSSHUB1
#define PMIC_DALDO_VSRAM_OTHERSFSSHUB_VOAEN_    \
	MT6359_BG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSSHUB_VOAEN_ASK            xfine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSSHUB_ALEEPOVOAEN_N_FPI_TRA 7
#defineLDO_VSRAM_OTHERSFSSHUB1
#define PMIC_DALDO_VSRAM_OTHERSFSSHUB_ALEEPOVOAEN_N_F    \
G1
#define PMIC_D_DALDO_VSRAM_OTHERSFSSHUB_ALEEPOVOAEN_N_FASK   x1
#define PMIC_DALDO_VSRAM_OTHERSFSSHUB_VOAEN_ALEEPOPI_TRAP_S 7
#defineLDO_VSRAM_OTHERSFSSHUB1
#define PMIC_DALDO_VSRAM_OTHERSFSSHUB_VOAEN_ALEEPO    \
	MTG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSSHUB_VOAEN_ALEEPOASK      x1
#define PMIC_RGLDO_VSRAM_OTHERSFBT_LPON_FPI_TRAP_SHIFT      7
#defineLDO_VSRAM_OTHERSFBT1
#define PMICG_BLDO_VSRAM_OTHERSFBT_LPON_F    \
	MT6359_BUCKG1
#define PMIC_D_DALDO_VSRAM_OTHERSFBT_LPON_FASK               K_VS2_LP_ADDR     LDO_VSRAM_OTHERSFBT_LPOVOAEN_PI_TRAP_SHIFT   7
#defineLDO_VSRAM_OTHERSFBT1
#define PMICG_BLDO_VSRAM_OTHERSFBT_LPOVOAEN_    \
	MT6359_BG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFBT_LPOVOAEN_ASK            xfine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSPI_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_OTHERSFSPIfine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSPI_N_F \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BLDO_VSRAM_OTHERSFSPI_N_FASK                 K_VS2_LP_ADDR  G_BLDO_VSRAM_OTHERSFSPI_VOAEN_PI_TRAP_SHIFT     7
#defineLDO_VSRAM_OTHERSFSPIfine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSPI_VOAEN_    \
	MT6359_BUCG17efine PMIC_RG_BG_BLDO_VSRAM_OTHERSFSPI_VOAEN_ASK              
#define PMIC_D_DALDO_VSRAM_MD_N_FPI_TRAP_SHIFT           HI   7
#defineLDO_VSRAM_MD_CONK_VS2_LP_ADDR     LDO_VSRAM_MD_N_F    \
	MT6359_BUCK_VS1_OP _UG1
#define PMIC_D_DALDO_VSRAM_MD_N_FASK                         K_VS2_LP_ADDR  G_BLDO_VSRAM_MD_LPOR_REV_SHIFT                  7
#defineLDO_VSRAM_MD_CONK_VS2_LP_ADDR     LDO_VSRAM_MD_LPO    \
	MT6359_BUCK_VS1_OP _UG1
#define PMIC_D_DALDO_VSRAM_MD_LPOASK                         
#define PMIC_D_DALDO_VSRAM_MD_STBTDFPI_TRAP_SHIFT             7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_STBTDF    \
	MT6359_BUCK_VS1_OPG11
#define PMIC_RG_LDO_VSRAM_MD_STBTDFASK                      K_VS2_LP_ADDR     LDO_VSRAM_MD_ULPOR_REV_SHIFT                 7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_ULPO    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DALDO_VSRAM_MD_ULPOASK                        1
#define PMIC_RGGLDO_VSRAM_MD_OCFB_N_FPI_TRAP_SHIFT           7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_OCFB_N_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DALDO_VSRAM_MD_OCFB_N_FASK                    1
#define PMIC_RG_LDO_VSRAM_MD_OC_MODEFPI_TRAP_SHIFTP_SHIF     7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_OC_MODEF    \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DALDO_VSRAM_MD_OC_MODEFASK                    x1
#define PMICG_BLDO_VSRAM_MD_OC_TSEN_SHIFT                   7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_OC_TSEN_    \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DALDO_VSRAM_MD_OC_TSEN_ASK                    x1
#define PMIC_BULDO_VSRAM_MD_DUMMY_LOAD_SHIFT                7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_DUMMY_LOAD_ \
	MT6359_BUCK_VS1_G13#define PMIC_D_DALDO_VSRAM_MD_DUMMY_LOAD_ASK                 8#define PMIC_D_DALDO_VSRAM_MD_OP_MODEFPI_TRAP_SHIFTP_SHIF     7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_OP_MODEF    \
	MT6359_BUCK_VS1_G1x1
#define PMIC_RGLDO_VSRAM_MD_OP_MODEFASK                    xK_VS2_LP_ADDR  G_ LDO_VSRAM_MD_R2R_PDN_DISFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_R2R_PDN_DISF    \
	MT6359_BVS1_G1
#define PMIC_D_DALDO_VSRAM_MD_R2R_PDN_DISFASK                x1
#define PMIC_RG_LDO_VSRAM_MD_CKFAW_MODEFPI_TRAP_SHIFTP_S     7
#defineLDO_VSRAM_MD_CON
#define PMIC_D_DALDO_VSRAM_MD_CKFAW_MODEF \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DALDO_VSRAM_MD_CKFAW_MODEFASK                 xx1
#define PMICDABVSRAM_MD_B_N_FPI_TRAP_SHIFT           HI     7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_B_N_F    \
	MT6359_BUCK_VS1_OP _UCCG1
#define PMIC_DDABVSRAM_MD_B_N_FASK                           K_VS2_LP_ADDR  DABVSRAM_MD_B_STBFPI_TRAP_SHIFT                 7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_B_STBF    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DDABVSRAM_MD_B_STBFASK                          
#define PMIC_DDABVSRAM_MD_B_LPOR_REV_SHIFT                    7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_B_LPO    \
	MT6359_BUCK_VS1_OP _UCCG1
#define PMIC_DDABVSRAM_MD_B_LPOASK                           1
#define PMIC_DABVSRAM_MD_L_N_FPI_TRAP_SHIFT           HI     7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_L_N_F    \
	MT6359_BUCK_VS1_OP _UCCG1
#define PMIC_DDABVSRAM_MD_L_N_FASK                           3#define PMIC_DDABVSRAM_MD_L_STBFPI_TRAP_SHIFT                 7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_L_STBF    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DDABVSRAM_MD_L_STBFASK                          4#define PMIC_DDABVSRAM_MD_OCFB_N_FPI_TRAP_SHIFT               7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_OCFB_N_F    \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_DDABVSRAM_MD_OCFB_N_FASK                        x1
#define PMICDABVSRAM_MD_DUMMY_LOAD_SHIFT                    7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_DUMMY_LOAD_ \
	MT6359_BUCK_VS1__UCCG13#define PMIC_DDABVSRAM_MD_DUMMY_LOAD_ASK                     6#define PMIC_DDABVSRAM_MD_VSLEEPOAEN_SHIFT                    7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_VSLEEPOAEN_ \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_DDABVSRAM_MD_VSLEEPOAEN_ASK                     x1
#define PMICDABVSRAM_MD_R2R_PDN_PI_TRAP_SHIFT               7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_R2R_PDN_    \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_DDABVSRAM_MD_R2R_PDN_ASK                        x1
#define PMICDABVSRAM_MD_TRACKFNDISFN_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_MON_VS2_LP_ADDR  DABVSRAM_MD_TRACKFNDISFN_F    \
	MT6359_BUC_UCCG1
#define PMIC_DDABVSRAM_MD_TRACKFNDISFN_FASK                  xK_VS2_LP_ADDR  G_ LDO_VSRAM_MD_VOAEN_ALEEPOPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_VOAENK_VS2_LP_ADDR     LDO_VSRAM_MD_VOAEN_ALEEPO    \
	MT6359_BUCK_G17efine PMIC_RG_BG_BLDO_VSRAM_MD_VOAEN_ALEEPOASK                K_VS2_LP_ADDR  LDO_VSRAM_MD_WDTDBG_VOAEN_PI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_VOAENK_VS2_LP_ADDR  LDO_VSRAM_MD_WDTDBG_VOAEN_    \
	MT6359_BUC_UCCG17efine PMIC_RG_BLDO_VSRAM_MD_WDTDBG_VOAEN_ASK                  x1
#define PMICDABVSRAM_MD_VOAEN_GRAY_SHIFT                    7
#defineLDO_VSRAM_MD_VOAEN
#define PMIC_DDABVSRAM_MD_VOAEN_GRAY_ \
	MT6359_BUCK_VS1__UCCG17efine PMIC_RG_BDABVSRAM_MD_VOAEN_GRAY_ASK                     K_VS2_LP_ADDR  DABVSRAM_MD_VOAEN_PI_TRAP_SHIFT                 7
#defineLDO_VSRAM_MD_VOAEN
#define PMIC_DDABVSRAM_MD_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCG17efine PMIC_RG_BDABVSRAM_MD_VOAEN_ASK                          x1
#define PMICRG_LDO_VSRAM_MD_SFCHG_FRATEFPI_TRAP_SHIFTP_     7
#defineLDO_VSRAM_MD_SFCHG1
#define PMIC_DALDO_VSRAM_MD_SFCHG_FRATEF    \
	MT6359_BUCK_G17efine PMIC_RG_BG_BLDO_VSRAM_MD_SFCHG_FRATEFASK                K_VS2_LP_ADDR  G_BLDO_VSRAM_MD_SFCHG_FN_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_SFCHG1
#define PMIC_DALDO_VSRAM_MD_SFCHG_FN_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_SFCHG_FN_FASK                  x1
#define PMIC_RGLDO_VSRAM_MD_SFCHG_RRATEFPI_TRAP_SHIFTP_     7
#defineLDO_VSRAM_MD_SFCHG1
#define PMIC_DALDO_VSRAM_MD_SFCHG_RRATEF    \
	MT6359_BUCK_G17efine PMIC_RG_BG_BLDO_VSRAM_MD_SFCHG_RRATEFASK                x1
#define PMICRG_LDO_VSRAM_MD_SFCHG_RN_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_SFCHG1
#define PMIC_DALDO_VSRAM_MD_SFCHG_RN_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_SFCHG_RN_FASK                  
x1
#define PMICG_BLDO_VSRAM_MD_DVS_TRANS_TD_SHIFT              7
#defineLDO_VSRAM_MD_DVS1
#define PMICG_BLDO_VSRAM_MD_DVS_TRANS_TD_    \
	MT6359_BUCKG13#define PMIC_D_DALDO_VSRAM_MD_DVS_TRANS_TD_ASK           BUCKG#define PMIC_D_DALDO_VSRAM_MD_DVS_TRANS_CTRN_PI_TRAP_SHIF     7
#defineLDO_VSRAM_MD_DVS1
#define PMICG_BLDO_VSRAM_MD_DVS_TRANS_CTRN_    \
	MT635BUCKG13#define PMIC_D_DALDO_VSRAM_MD_DVS_TRANS_CTRN_ASK             1
#define PMIC_RG_LDO_VSRAM_MD_DVS_TRANS_ONCE_PI_TRAP_SHIF     7
#defineLDO_VSRAM_MD_DVS1
#define PMICG_BLDO_VSRAM_MD_DVS_TRANS_ONCE_    \
	MT635_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_DVS_TRANS_ONCE_ASK             x1
#define PMIC_BULDO_VSRAM_MD_HW0_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW0_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW0_OP_N_FASK              BUCKG#define PMIC_D_DALDO_VSRAM_MD_HW1_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW1_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW1_OP_N_FASK                  
#define PMIC_D_DALDO_VSRAM_MD_HW2_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW2_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW2_OP_N_FASK                  1
#define PMIC_RGGLDO_VSRAM_MD_HW3_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW3_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW3_OP_N_FASK                  3#define PMIC_D_DALDO_VSRAM_MD_HW4_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW4_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW4_OP_N_FASK                  1
#define PMIC_RG_LDO_VSRAM_MD_HW5_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW5_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW5_OP_N_FASK                  x1
#define PMICG_BLDO_VSRAM_MD_HW6_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW6_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW6_OP_N_FASK                  x1
#define PMIC_BULDO_VSRAM_MD_HW7_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW7_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW7_OP_N_FASK                  x1
#define PMIC_RGLDO_VSRAM_MD_HW8_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW8_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW8_OP_N_FASK                  x1
#define PMICRG_LDO_VSRAM_MD_HW9_OP_N_FPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW9_OP_N_F    \
	MT6359_BUC_UCCG1
#define PMIC_D_DALDO_VSRAM_MD_HW9_OP_N_FASK                  x1
#define PMIC_RGLDO_VSRAM_MD_HW10_OP_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW10_OP_N_F    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW10_OP_N_FASK              BUCxK_VS2_LP_ADDR  G_ LDO_VSRAM_MD_HW11_OP_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW11_OP_N_F    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW11_OP_N_FASK                 x
#define PMIC_D_DALDO_VSRAM_MD_HW12_OP_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW12_OP_N_F    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW12_OP_N_FASK                 x1
#define PMIC_RGGLDO_VSRAM_MD_HW13_OP_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW13_OP_N_F    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW13_OP_N_FASK                 x1
#define PMIC_RG_LDO_VSRAM_MD_HW14_OP_N_FPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_HW14_OP_N_F    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW14_OP_N_FASK                 x1
#define PMIC_RG_LDO_VSRAM_MD_SW_OP_N_FPI_TRAP_SHIFT          7
#defineLDO_VSRAM_MD_OP_N_1
#define PMIC_BULDO_VSRAM_MD_SW_OP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_SW_OP_N_FASK                   xx1
#define PMICG_BLDO_VSRAM_MD_OP_N_FAET_SHIFT                 7
#defineLDO_VSRAM_MD_OP_N_FAET1
#define PMICG_BLDO_VSRAM_MD_OP_N_FAET_    \
	MT6359_BUC_UCCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_MD_OP_N_FAET_ASK              BUCKG#define PMIC_D_DALDO_VSRAM_MD_OP_N_FCLET_SHIFT                7
#defineLDO_VSRAM_MD_OP_N_FCLE_VS2_LP_ADDR  G_BLDO_VSRAM_MD_OP_N_FCLET    \
	MT6359_BUC_UCCG1eF
efine PMIC_RG_BG_BLDO_VSRAM_MD_OP_N_FCLETASK              BUCKG#define PMIC_D_DALDO_VSRAM_MD_HW0_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW0_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW0_OP_CFGFASK             BUCKG#define PMIC_D_DALDO_VSRAM_MD_HW1_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW1_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW1_OP_CFGFASK                 
#define PMIC_D_DALDO_VSRAM_MD_HW2_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW2_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW2_OP_CFGFASK                 1
#define PMIC_RGGLDO_VSRAM_MD_HW3_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW3_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW3_OP_CFGFASK                 3#define PMIC_D_DALDO_VSRAM_MD_HW4_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW4_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW4_OP_CFGFASK                 1
#define PMIC_RG_LDO_VSRAM_MD_HW5_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW5_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW5_OP_CFGFASK                 x1
#define PMICG_BLDO_VSRAM_MD_HW6_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW6_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW6_OP_CFGFASK                 x1
#define PMIC_BULDO_VSRAM_MD_HW7_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW7_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW7_OP_CFGFASK                 x1
#define PMIC_RGLDO_VSRAM_MD_HW8_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW8_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW8_OP_CFGFASK                 x1
#define PMICRG_LDO_VSRAM_MD_HW9_OP_CFGFPI_TRAP_SHIFT        7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW9_OP_CFGF    \
	MT6359_BUC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_HW9_OP_CFGFASK                 x1
#define PMIC_RGLDO_VSRAM_MD_HW10_OP_CFGFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW10_OP_CFGF    \
	MT6359_BUC_UG1
#define PMIC_D_DALDO_VSRAM_MD_HW10_OP_CFGFASK                xK_VS2_LP_ADDR  G_ LDO_VSRAM_MD_HW11_OP_CFGFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW11_OP_CFGF    \
	MT6359_BUC_UG1
#define PMIC_D_DALDO_VSRAM_MD_HW11_OP_CFGFASK                x
#define PMIC_D_DALDO_VSRAM_MD_HW12_OP_CFGFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW12_OP_CFGF    \
	MT6359_BUC_UG1
#define PMIC_D_DALDO_VSRAM_MD_HW12_OP_CFGFASK                x1
#define PMIC_RGGLDO_VSRAM_MD_HW13_OP_CFGFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW13_OP_CFGF    \
	MT6359_BUC_UG1
#define PMIC_D_DALDO_VSRAM_MD_HW13_OP_CFGFASK                x1
#define PMIC_RG_LDO_VSRAM_MD_HW14_OP_CFGFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_HW14_OP_CFGF    \
	MT6359_BUC_UG1
#define PMIC_D_DALDO_VSRAM_MD_HW14_OP_CFGFASK                x1
#define PMIC_RG_LDO_VSRAM_MD_SW_OP_CFGFPI_TRAP_SHIFT         7
#defineLDO_VSRAM_MD_OP_CFG_VS2_LP_ADDR     LDO_VSRAM_MD_SW_OP_CFGF    \
	MT6359_BUCUC_UG1
#define PMIC_D_DALDO_VSRAM_MD_SW_OP_CFGFASK                  xx1
#define PMICG_BLDO_VSRAM_MD_OP_CFGFAET_SHIFT                7
#defineLDO_VSRAM_MD_OP_CFGFAET1
#define PMICG_BLDO_VSRAM_MD_OP_CFGFAET_    \
	MT6359_BUUC_UG1eF
efine PMIC_RG_BG_BLDO_VSRAM_MD_OP_CFGFAET_ASK             UC_UGfine PMIC_RG_BG_BLDO_VSRAM_MD_OP_CFGFCLET_SHIFT               7
#defineLDO_VSRAM_MD_OP_CFGFCLE_VS2_LP_ADDR  G_BLDO_VSRAM_MD_OP_CFGFCLET    \
	MT6359_BUUC_UG1eF
efine PMIC_RG_BG_BLDO_VSRAM_MD_OP_CFGFCLETASK              BUCGfine PMIC_RG_BG_BLDO_VSRAM_MD_TRACKFN_FPI_TRAP_SHIFT          7
#defineLDO_VSRAM_MD_TRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_MD_TRACKFN_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DALDO_VSRAM_MD_TRACKFN_FASK                BUCGfine PMIC_RG_BG_BLDO_VSRAM_MD_TRACKFMODEFPI_TRAP_SHIFTP_S     7
#defineLDO_VSRAM_MD_TRACKK_VS2_LP_ADDR  G_BLDO_VSRAM_MD_TRACKFMODEF \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DALDO_VSRAM_MD_TRACKFMODEFASK                 
#define PMIC_D_DALDO_VSRAM_MD_VOAEN_DELTAFPI_TRAP_SHIFT       7
#defineLDO_VSRAM_MD_TRACK
#define PMIC_D_DALDO_VSRAM_MD_VOAEN_DELTAF    \
	MT6359_BUC_UG1efine PMIC_RG_BG_BLDO_VSRAM_MD_VOAEN_DELTAFASK             BUCGfine PMIC_RG_BG_BLDO_VSRAM_MD_VOAEN_OFFAET_SHIFT              7
#defineLDO_VSRAM_MD_TRACK
#define PMIC_D_DALDO_VSRAM_MD_VOAEN_OFFAET_    \
	MT6359_UC_UG17efine PMIC_RG_BG_BLDO_VSRAM_MD_VOAEN_OFFAET_ASK               x1
#define PMICRG_LDO_VSRAM_MD_VOAEN_LBFPI_TRAP_SHIFT          7
#defineLDO_VSRAM_MD_TRACK1
#define PMIC_RGGLDO_VSRAM_MD_VOAEN_LBF    \
	MT6359_BUCKUC_UG17efine PMIC_RG_BG_BLDO_VSRAM_MD_VOAEN_LBFASK                BUCGfine PMIC_RG_BG_BLDO_VSRAM_MD_VOAEN_HBFPI_TRAP_SHIFT          7
#defineLDO_VSRAM_MD_TRACK1
#define PMIC_RGGLDO_VSRAM_MD_VOAEN_HBF    \
	MT6359_BUCKUC_UG17efine PMIC_RG_BG_BLDO_VSRAM_MD_VOAEN_HBFASK                   x1
#define PMICLDO_ANA0_ANA_IDFPI_TRAP_SHIFT                   7
#defineLDO_ANA0_DSN_ID1
#define PMICLDO_ANA0_ANA_IDF    \
	MT6359_BUCK_VS1_OP _UCCUG1eF1
#define PMICLDO_ANA0_ANA_IDFASK                            K_VS2_LP_ADDR  LDO_ANA0_DIG_IDFPI_TRAP_SHIFT                   7
#defineLDO_ANA0_DSN_ID1
#define PMICLDO_ANA0_DIG_IDF    \
	MT6359_BUCK_VS1_OP _UCCUG1eF1
#define PMICLDO_ANA0_DIG_IDFASK                            x1
#define PMICLDO_ANA0_ANA_MINOR_REV_SHIFT                    7
#defineLDO_ANA0_DSN_REVK_VS2_LP_ADDR  LDO_ANA0_ANA_MINOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA0_ANA_MINOR_REV_ASK                     K_VS2_LP_ADDR  LDO_ANA0_ANA_MAJOR_REV_SHIFT                    7
#defineLDO_ANA0_DSN_REVK_VS2_LP_ADDR  LDO_ANA0_ANA_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA0_ANA_MAJOR_REV_ASK                     41
#define PMICLDO_ANA0_DIG_MINOR_REV_SHIFT                    7
#defineLDO_ANA0_DSN_REVK_VS2_LP_ADDR  LDO_ANA0_DIG_MINOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA0_DIG_MINOR_REV_ASK                     x1
#define PMICLDO_ANA0_DIG_MAJOR_REV_SHIFT                    7
#defineLDO_ANA0_DSN_REVK_VS2_LP_ADDR  LDO_ANA0_DIG_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA0_DIG_MAJOR_REV_ASK                     x1
#define PMIC_LDO_ANA0_DSN_CBSFPI_TRAP_SHIFT                  7
#defineLDO_ANA0_DSN_DBI
#define PMIC_LDO_ANA0_DSN_CBSF    \
	MT6359_BUCK_VS1_OP _UCCG13
#define PMIC_LDO_ANA0_DSN_CBSFASK                           K_VS2_LP_ADDR  LDO_ANA0_DSN_BIXFPI_TRAP_SHIFT                  7
#defineLDO_ANA0_DSN_DBI
#define PMIC_LDO_ANA0_DSN_BIXF    \
	MT6359_BUCK_VS1_OP _UCCG13
#define PMIC_LDO_ANA0_DSN_BIXFASK                           1
#define PMIC_LDO_ANA0_DSN_ESPOR_REV_SHIFT                    7
#defineLDO_ANA0_DSN_DBI
#define PMIC_LDO_ANA0_DSN_ESPO    \
	MT6359_BUCK_VS1_OP _UCCG1eF1
#define PMICLDO_ANA0_DSN_ESPOASK                           x1
#define PMICLDO_ANA0_DSN_FPIOR_REV_SHIFT                    7
#defineLDO_ANA0_DSN_FPIfine PMIC_RG_BLDO_ANA0_DSN_FPIO    \
	MT6359_BUCK_VS1_OP _UCCG1eF1
#define PMICLDO_ANA0_DSN_FPIOASK                           K_VS2_LP_ADDR  G_BVFE28_VOCAN_PI_TRAP_SHIFT                    7
#defineVFE28_ANA_CONK_VS2_LP_ADDR     VFE28_VOCAN_    \
	MT6359_BUCK_VS1_OP _UCCUUG1efine PMIC_RG_BG_BVFE28_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVFE28_VOAEN_PI_TRAP_SHIFT                    7
#defineVFE28_ANA_CONK_VS2_LP_ADDR     VFE28_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVFE28_VOAEN_ASK                             x1
#define PMICRG_VFE28_NDISFN_FPI_TRAP_SHIFT                  7
#defineVFE28_ANA_CON
#define PMIC_D_DAVFE28_NDISFN_F    \
	MT6359_BUCK_VS1_OP _UCCG1
#define PMIC_D_DAVFE28_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVFE28_RSV_1_PI_TRAP_SHIFT                    7
#defineVFE28_ANA_CON
#define PMIC_D_DAVFE28_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVFE28_RSV_1_ASK                             1
#define PMIC_RGGVFE28_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVFE28_ANA_CON
#define PMIC_D_DAVFE28_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVFE28_OC_LPON_FASK                          1
#define PMIC_RG_VFE28_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVFE28_ANA_CON
#define PMIC_D_DAVFE28_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVFE28_ULPOIQ_CLAMP_N_FASK                   1
#define PMIC_RG_VFE28_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVFE28_ANA_CON
#define PMIC_D_DAVFE28_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVFE28_ULPOBIASX2ON_FASK                     x1
#define PMICG_BVFE28_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVFE28_ANA_CON
#define PMIC_D_DAVFE28_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVFE28_MEASURE_FTON_FASK                     6#define PMIC_DRGSAVFE28_OC_STATUSFPI_TRAP_SHIFT               7
#defineVFE28_ANA_CON
#define PMIC_D_DSAVFE28_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVFE28_OC_STATUSFASK                        x1
#define PMIC_RGVAUX18_VOCAN_PI_TRAP_SHIFT                   7
#defineVAUX18_ANA_CONK_VS2_LP_ADDR     VAUX18_VOCAN_    \
	MT6359_BUCK_VS1_OP _UCCUG1e_VS2_LP_ADDR     VAUX18_VOCAN_ASK                            K_VS2_LP_ADDR     VAUX18_VOAEN_PI_TRAP_SHIFT                   7
#defineVAUX18_ANA_CONK_VS2_LP_ADDR     VAUX18_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VAUX18_VOAEN_ASK                            x1
#define PMICRG_VAUX18_NDISFN_FPI_TRAP_SHIFT                 7
#defineVAUX18_ANA_CON
#define PMIC_D_DAVAUX18_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVAUX18_NDISFN_FASK                          K_VS2_LP_ADDR     VAUX18_RSV_1_PI_TRAP_SHIFT                   7
#defineVAUX18_ANA_CON
#define PMIC_D_DAVAUX18_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVAUX18_RSV_1_ASK                            1
#define PMIC_RGGVAUX18_OC_LPON_FPI_TRAP_SHIFT                7
#defineVAUX18_ANA_CON
#define PMIC_D_DAVAUX18_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVAUX18_OC_LPON_FASK                         1
#define PMIC_RG_VAUX18_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT         7
#defineVAUX18_ANA_CON
#define PMIC_D_DAVAUX18_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UG1
#define PMIC_D_DAVAUX18_ULPOIQ_CLAMP_N_FASK                  1
#define PMIC_RG_VAUX18_ULPOBIASX2ON_FPI_TRAP_SHIFT           7
#defineVAUX18_ANA_CON
#define PMIC_D_DAVAUX18_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVAUX18_ULPOBIASX2ON_FASK                    x1
#define PMICG_BVAUX18_MEASURE_FTON_FPI_TRAP_SHIFT           7
#defineVAUX18_ANA_CON
#define PMIC_D_DAVAUX18_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVAUX18_MEASURE_FTON_FASK                    6#define PMIC_DRGSAVAUX18_OC_STATUSFPI_TRAP_SHIFT              7
#defineVAUX18_ANA_CON
#define PMIC_D_DSAVAUX18_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DSAVAUX18_OC_STATUSFASK                       x1
#define PMIC_RGVUSB_VOCAN_PI_TRAP_SHIFT                     7
#defineVUSB_ANA_CONK_VS2_LP_ADDR     VUSB_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VUSB_VOCAN_ASK                              K_VS2_LP_ADDR     VUSB_VOAEN_PI_TRAP_SHIFT                     7
#defineVUSB_ANA_CONK_VS2_LP_ADDR     VUSB_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VUSB_VOAEN_ASK                              x1
#define PMICRG_VUSB_NDISFN_FPI_TRAP_SHIFT                   7
#defineVUSB_ANA_CON
#define PMIC_D_DAVUSB_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVUSB_NDISFN_FASK                            K_VS2_LP_ADDR     VUSB_RSV_1_PI_TRAP_SHIFT                     7
#defineVUSB_ANA_CON
#define PMIC_D_DAVUSB_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAVUSB_RSV_1_ASK                              1
#define PMIC_RGGVUSB_OC_LPON_FPI_TRAP_SHIFT                  7
#defineVUSB_ANA_CON
#define PMIC_D_DAVUSB_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVUSB_OC_LPON_FASK                           1
#define PMIC_RG_VUSB_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT           7
#defineVUSB_ANA_CON
#define PMIC_D_DAVUSB_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCUG1
#define PMIC_D_DAVUSB_ULPOIQ_CLAMP_N_FASK                    1
#define PMIC_RG_VUSB_ULPOBIASX2ON_FPI_TRAP_SHIFT             7
#defineVUSB_ANA_CON
#define PMIC_D_DAVUSB_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVUSB_ULPOBIASX2ON_FASK                      x1
#define PMICG_BVUSB_MEASURE_FTON_FPI_TRAP_SHIFT             7
#defineVUSB_ANA_CON
#define PMIC_D_DAVUSB_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVUSB_MEASURE_FTON_FASK                      6#define PMIC_DRGSAVUSB_OC_STATUSFPI_TRAP_SHIFT                7
#defineVUSB_ANA_CON
#define PMIC_D_DSAVUSB_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DSAVUSB_OC_STATUSFASK                         x1
#define PMIC_RGVBIF28_VOCAN_PI_TRAP_SHIFT                   7
#defineVBIF28_ANA_CONK_VS2_LP_ADDR     VBIF28_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VBIF28_VOCAN_ASK                            K_VS2_LP_ADDR     VBIF28_VOAEN_PI_TRAP_SHIFT                   7
#defineVBIF28_ANA_CONK_VS2_LP_ADDR     VBIF28_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VBIF28_VOAEN_ASK                            x1
#define PMICRG_VBIF28_NDISFN_FPI_TRAP_SHIFT                 7
#defineVBIF28_ANA_CON
#define PMIC_D_DAVBIF28_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVBIF28_NDISFN_FASK                          K_VS2_LP_ADDR     VBIF28_RSV_1_PI_TRAP_SHIFT                   7
#defineVBIF28_ANA_CON
#define PMIC_D_DAVBIF28_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVBIF28_RSV_1_ASK                            1
#define PMIC_RGGVBIF28_OC_LPON_FPI_TRAP_SHIFT                7
#defineVBIF28_ANA_CON
#define PMIC_D_DAVBIF28_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVBIF28_OC_LPON_FASK                         1
#define PMIC_RG_VBIF28_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT         7
#defineVBIF28_ANA_CON
#define PMIC_D_DAVBIF28_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UG1
#define PMIC_D_DAVBIF28_ULPOIQ_CLAMP_N_FASK                  1
#define PMIC_RG_VBIF28_ULPOBIASX2ON_FPI_TRAP_SHIFT           7
#defineVBIF28_ANA_CON
#define PMIC_D_DAVBIF28_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVBIF28_ULPOBIASX2ON_FASK                    x1
#define PMICG_BVBIF28_MEASURE_FTON_FPI_TRAP_SHIFT           7
#defineVBIF28_ANA_CON
#define PMIC_D_DAVBIF28_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVBIF28_MEASURE_FTON_FASK                    6#define PMIC_DRGSAVBIF28_OC_STATUSFPI_TRAP_SHIFT              7
#defineVBIF28_ANA_CON
#define PMIC_D_DSAVBIF28_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DSAVBIF28_OC_STATUSFASK                       x1
#define PMIC_RGVCN33_1_VOCAN_PI_TRAP_SHIFT                  7
#defineVCN33_1_ANA_CONK_VS2_LP_ADDR     VCN33_1_VOCAN_    \
	MT6359_BUCK_VS1_OP _UCCG1e_VS2_LP_ADDR     VCN33_1_VOCAN_ASK                           K_VS2_LP_ADDR  G_BVCN33_1_VOAEN_PI_TRAP_SHIFT                  7
#defineVCN33_1_ANA_CONK_VS2_LP_ADDR     VCN33_1_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCG1e_VS2_LP_ADDR     VCN33_1_VOAEN_ASK                           x1
#define PMICRG_VCN33_1_NDISFN_FPI_TRAP_SHIFT                7
#defineVCN33_1_ANA_CON
#define PMIC_D_DAVCN33_1_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVCN33_1_NDISFN_FASK                         K_VS2_LP_ADDR  G_BVCN33_1_RSV_0_PI_TRAP_SHIFT                  7
#defineVCN33_1_ANA_CON
#define PMIC_D_DAVCN33_1_RSV_0_    \
	MT6359_BUCK_VS1_OP _UCCG13
#define PMIC__DAVCN33_1_RSV_0_ASK                           1
#define PMIC__DAVCN33_1_RSV_1_PI_TRAP_SHIFT                  7
#defineVCN33_1_ANA_CON
#define PMIC_D_DAVCN33_1_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVCN33_1_RSV_1_ASK                           1
#define PMIC_RG_VCN33_1_OC_LPON_FPI_TRAP_SHIFT               7
#defineVCN33_1_ANA_CON
#define PMIC_D_DAVCN33_1_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_D_DAVCN33_1_OC_LPON_FASK                        x1
#define PMICG_BVCN33_1_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT        7
#defineVCN33_1_ANA_CON
#define PMIC_D_DAVCN33_1_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_G1
#define PMIC_D_DAVCN33_1_ULPOIQ_CLAMP_N_FASK                 x1
#define PMIC_BUVCN33_1_ULPOBIASX2ON_FPI_TRAP_SHIFT          7
#defineVCN33_1_ANA_CON
#define PMIC_D_DAVCN33_1_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAVCN33_1_ULPOBIASX2ON_FASK                   x1
#define PMIC_RGVCN33_1_MEASURE_FTON_FPI_TRAP_SHIFT          7
#defineVCN33_1_ANA_CON
#define PMIC_D_DAVCN33_1_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAVCN33_1_MEASURE_FTON_FASK                   x1
#define PMICRGSAVCN33_1_OC_STATUSFPI_TRAP_SHIFT             7
#defineVCN33_1_ANA_CON
#define PMIC_D_DSAVCN33_1_OC_STATUSF \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DSAVCN33_1_OC_STATUSFASK                      x1
#define PMIC_RGVCN33_2_VOCAN_PI_TRAP_SHIFT                  7
#defineVCN33_2_ANA_CONK_VS2_LP_ADDR     VCN33_2_VOCAN_    \
	MT6359_BUCK_VS1_OP _UCCG1e_VS2_LP_ADDR     VCN33_2_VOCAN_ASK                           K_VS2_LP_ADDR  G_BVCN33_2_VOAEN_PI_TRAP_SHIFT                  7
#defineVCN33_2_ANA_CONK_VS2_LP_ADDR     VCN33_2_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCG1e_VS2_LP_ADDR     VCN33_2_VOAEN_ASK                           x1
#define PMICRG_VCN33_2_NDISFN_FPI_TRAP_SHIFT                7
#defineVCN33_2_ANA_CON
#define PMIC_D_DAVCN33_2_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVCN33_2_NDISFN_FASK                         K_VS2_LP_ADDR  G_BVCN33_2_RSV_0_PI_TRAP_SHIFT                  7
#defineVCN33_2_ANA_CON
#define PMIC_D_DAVCN33_2_RSV_0_    \
	MT6359_BUCK_VS1_OP _UCCG13
#define PMIC__DAVCN33_2_RSV_0_ASK                           1
#define PMIC__DAVCN33_2_RSV_1_PI_TRAP_SHIFT                  7
#defineVCN33_2_ANA_CON
#define PMIC_D_DAVCN33_2_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVCN33_2_RSV_1_ASK                           1
#define PMIC_RG_VCN33_2_OC_LPON_FPI_TRAP_SHIFT               7
#defineVCN33_2_ANA_CON
#define PMIC_D_DAVCN33_2_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_D_DAVCN33_2_OC_LPON_FASK                        x1
#define PMICG_BVCN33_2_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT        7
#defineVCN33_2_ANA_CON
#define PMIC_D_DAVCN33_2_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_G1
#define PMIC_D_DAVCN33_2_ULPOIQ_CLAMP_N_FASK                 x1
#define PMIC_BUVCN33_2_ULPOBIASX2ON_FPI_TRAP_SHIFT          7
#defineVCN33_2_ANA_CON
#define PMIC_D_DAVCN33_2_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAVCN33_2_ULPOBIASX2ON_FASK                   x1
#define PMIC_RGVCN33_2_MEASURE_FTON_FPI_TRAP_SHIFT          7
#defineVCN33_2_ANA_CON
#define PMIC_D_DAVCN33_2_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAVCN33_2_MEASURE_FTON_FASK                   x1
#define PMICRGSAVCN33_2_OC_STATUSFPI_TRAP_SHIFT             7
#defineVCN33_2_ANA_CON
#define PMIC_D_DSAVCN33_2_OC_STATUSF \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DSAVCN33_2_OC_STATUSFASK                      x1
#define PMIC_RGVEMC_NDISFN_FPI_TRAP_SHIFT                   7
#defineVEMC_ANA_CONK_VS2_LP_ADDR     VEMC_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVEMC_NDISFN_FASK                            K_VS2_LP_ADDR     VEMC_RSV_0_PI_TRAP_SHIFT                     7
#defineVEMC_ANA_CONK_VS2_LP_ADDR     VEMC_RSV_0_    \
	MT6359_BUCK_VS1_OP _UCC CCG13
#define PMIC__DAVEMC_RSV_0_ASK                              
#define PMIC_D_DAVEMC_RSV_1_PI_TRAP_SHIFT                     7
#defineVEMC_ANA_CONK_VS2_LP_ADDR     VEMC_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAVEMC_RSV_1_ASK                              3
#define PMIC__DAVEMC_OC_LPON_FPI_TRAP_SHIFT                  7
#defineVEMC_ANA_CONK_VS2_LP_ADDR     VEMC_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVEMC_OC_LPON_FASK                           1
#define PMIC_RG_VEMC_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT           7
#defineVEMC_ANA_CONK_VS2_LP_ADDR     VEMC_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCUG1
#define PMIC_D_DAVEMC_ULPOIQ_CLAMP_N_FASK                    x1
#define PMICG_BVEMC_ULPOBIASX2ON_FPI_TRAP_SHIFT             7
#defineVEMC_ANA_CONK_VS2_LP_ADDR     VEMC_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVEMC_ULPOBIASX2ON_FASK                      6#define PMIC_DRGAVEMC_MEASURE_FTON_FPI_TRAP_SHIFT             7
#defineVEMC_ANA_CONK_VS2_LP_ADDR     VEMC_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVEMC_MEASURE_FTON_FASK                      x1
#define PMIC_RSAVEMC_OC_STATUSFPI_TRAP_SHIFT                7
#defineVEMC_ANA_CONK_VS2_LP_ADDR    SAVEMC_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DSAVEMC_OC_STATUSFASK                         x1
#define PMICRG_VSIM1_VOCAN_PI_TRAP_SHIFT                    7
#defineVSIM1_ANA_CONK_VS2_LP_ADDR     VSIM1_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVSIM1_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVSIM1_VOAEN_PI_TRAP_SHIFT                    7
#defineVSIM1_ANA_CONK_VS2_LP_ADDR     VSIM1_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVSIM1_VOAEN_ASK                             x1
#define PMICRG_VSIM1_NDISFN_FPI_TRAP_SHIFT                  7
#defineVSIM1_ANA_CON
#define PMIC_D_DAVSIM1_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVSIM1_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVSIM1_RSV_1_PI_TRAP_SHIFT                    7
#defineVSIM1_ANA_CON
#define PMIC_D_DAVSIM1_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVSIM1_RSV_1_ASK                             1
#define PMIC_RGGVSIM1_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVSIM1_ANA_CON
#define PMIC_D_DAVSIM1_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVSIM1_OC_LPON_FASK                          1
#define PMIC_RG_VSIM1_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVSIM1_ANA_CON
#define PMIC_D_DAVSIM1_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVSIM1_ULPOIQ_CLAMP_N_FASK                   1
#define PMIC_RG_VSIM1_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVSIM1_ANA_CON
#define PMIC_D_DAVSIM1_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVSIM1_ULPOBIASX2ON_FASK                     x1
#define PMICG_BVSIM1_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVSIM1_ANA_CON
#define PMIC_D_DAVSIM1_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVSIM1_MEASURE_FTON_FASK                     6#define PMIC_DRGSAVSIM1_OC_STATUSFPI_TRAP_SHIFT               7
#defineVSIM1_ANA_CON
#define PMIC_D_DSAVSIM1_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVSIM1_OC_STATUSFASK                        x1
#define PMIC_RGVSIM2_VOCAN_PI_TRAP_SHIFT                    7
#defineVSIM2_ANA_CONK_VS2_LP_ADDR     VSIM2_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVSIM2_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVSIM2_VOAEN_PI_TRAP_SHIFT                    7
#defineVSIM2_ANA_CONK_VS2_LP_ADDR     VSIM2_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVSIM2_VOAEN_ASK                             x1
#define PMICRG_VSIM2_NDISFN_FPI_TRAP_SHIFT                  7
#defineVSIM2_ANA_CON
#define PMIC_D_DAVSIM2_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVSIM2_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVSIM2_RSV_1_PI_TRAP_SHIFT                    7
#defineVSIM2_ANA_CON
#define PMIC_D_DAVSIM2_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVSIM2_RSV_1_ASK                             1
#define PMIC_RGGVSIM2_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVSIM2_ANA_CON
#define PMIC_D_DAVSIM2_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVSIM2_OC_LPON_FASK                          1
#define PMIC_RG_VSIM2_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVSIM2_ANA_CON
#define PMIC_D_DAVSIM2_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVSIM2_ULPOIQ_CLAMP_N_FASK                   1
#define PMIC_RG_VSIM2_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVSIM2_ANA_CON
#define PMIC_D_DAVSIM2_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVSIM2_ULPOBIASX2ON_FASK                     x1
#define PMICG_BVSIM2_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVSIM2_ANA_CON
#define PMIC_D_DAVSIM2_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVSIM2_MEASURE_FTON_FASK                     6#define PMIC_DRGSAVSIM2_OC_STATUSFPI_TRAP_SHIFT               7
#defineVSIM2_ANA_CON
#define PMIC_D_DSAVSIM2_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVSIM2_OC_STATUSFASK                        x1
#define PMIC_RGVIO28_VOCAN_PI_TRAP_SHIFT                    7
#defineVIO28_ANA_CONK_VS2_LP_ADDR     VIO28_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVIO28_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVIO28_VOAEN_PI_TRAP_SHIFT                    7
#defineVIO28_ANA_CONK_VS2_LP_ADDR     VIO28_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVIO28_VOAEN_ASK                             x1
#define PMICRG_VIO28_NDISFN_FPI_TRAP_SHIFT                  7
#defineVIO28_ANA_CON
#define PMIC_D_DAVIO28_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVIO28_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVIO28_RSV_1_PI_TRAP_SHIFT                    7
#defineVIO28_ANA_CON
#define PMIC_D_DAVIO28_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVIO28_RSV_1_ASK                             1
#define PMIC_RGGVIO28_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVIO28_ANA_CON
#define PMIC_D_DAVIO28_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVIO28_OC_LPON_FASK                          1
#define PMIC_RG_VIO28_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVIO28_ANA_CON
#define PMIC_D_DAVIO28_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVIO28_ULPOIQ_CLAMP_N_FASK                   1
#define PMIC_RG_VIO28_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVIO28_ANA_CON
#define PMIC_D_DAVIO28_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVIO28_ULPOBIASX2ON_FASK                     x1
#define PMICG_BVIO28_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVIO28_ANA_CON
#define PMIC_D_DAVIO28_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVIO28_MEASURE_FTON_FASK                     6#define PMIC_DRGSAVIO28_OC_STATUSFPI_TRAP_SHIFT               7
#defineVIO28_ANA_CON
#define PMIC_D_DSAVIO28_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVIO28_OC_STATUSFASK                        x1
#define PMIC_RGVIBR_VOCAN_PI_TRAP_SHIFT                     7
#defineVIBR_ANA_CONK_VS2_LP_ADDR     VIBR_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VIBR_VOCAN_ASK                              K_VS2_LP_ADDR     VIBR_VOAEN_PI_TRAP_SHIFT                     7
#defineVIBR_ANA_CONK_VS2_LP_ADDR     VIBR_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VIBR_VOAEN_ASK                              x1
#define PMICRG_VIBR_NDISFN_FPI_TRAP_SHIFT                   7
#defineVIBR_ANA_CON
#define PMIC_D_DAVIBR_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVIBR_NDISFN_FASK                            K_VS2_LP_ADDR     VIBR_RSV_1_PI_TRAP_SHIFT                     7
#defineVIBR_ANA_CON
#define PMIC_D_DAVIBR_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAVIBR_RSV_1_ASK                              1
#define PMIC_RGGVIBR_OC_LPON_FPI_TRAP_SHIFT                  7
#defineVIBR_ANA_CON
#define PMIC_D_DAVIBR_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVIBR_OC_LPON_FASK                           1
#define PMIC_RG_VIBR_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT           7
#defineVIBR_ANA_CON
#define PMIC_D_DAVIBR_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCUG1
#define PMIC_D_DAVIBR_ULPOIQ_CLAMP_N_FASK                    1
#define PMIC_RG_VIBR_ULPOBIASX2ON_FPI_TRAP_SHIFT             7
#defineVIBR_ANA_CON
#define PMIC_D_DAVIBR_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVIBR_ULPOBIASX2ON_FASK                      x1
#define PMICG_BVIBR_MEASURE_FTON_FPI_TRAP_SHIFT             7
#defineVIBR_ANA_CON
#define PMIC_D_DAVIBR_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVIBR_MEASURE_FTON_FASK                      6#define PMIC_DRGSAVIBR_OC_STATUSFPI_TRAP_SHIFT                7
#defineVIBR_ANA_CON
#define PMIC_D_DSAVIBR_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DSAVIBR_OC_STATUSFASK                         x1
#define PMIC_RGADLDO_RSV_PI_TRAP_SHIFT                      7
#defineADLDO_ANA_CONK_VS2_LP_ADDR     ADLDO_RSV_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG13e_VS2_LP_ADDR     ADLDO_RSV_ASK                               K_VS2_LP_ADDR     VA12_NDISFN_FPI_TRAP_SHIFT                   7
#defineVA12_ANA_CONK_VS2_LP_ADDR     VA12_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVA12_NDISFN_FASK                            K_VS2_LP_ADDR     VA12_RSV_1_PI_TRAP_SHIFT                     7
#defineVA12_ANA_CONK_VS2_LP_ADDR     VA12_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAVA12_RSV_1_ASK                              
#define PMIC_D_DAVA12_OC_LPON_FPI_TRAP_SHIFT                  7
#defineVA12_ANA_CONK_VS2_LP_ADDR     VA12_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVA12_OC_LPON_FASK                           1
#define PMIC__DAVA12_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT           7
#defineVA12_ANA_CONK_VS2_LP_ADDR     VA12_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCUG1
#define PMIC_D_DAVA12_ULPOIQ_CLAMP_N_FASK                    1
#define PMIC_RG_VA12_ULPOBIASX2ON_FPI_TRAP_SHIFT             7
#defineVA12_ANA_CONK_VS2_LP_ADDR     VA12_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVA12_ULPOBIASX2ON_FASK                      1
#define PMIC_RG_VA12_MEASURE_FTON_FPI_TRAP_SHIFT             7
#defineVA12_ANA_CONK_VS2_LP_ADDR     VA12_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVA12_MEASURE_FTON_FASK                      x1
#define PMICG_SAVA12_OC_STATUSFPI_TRAP_SHIFT                7
#defineVA12_ANA_CONK_VS2_LP_ADDR    SAVA12_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DSAVA12_OC_STATUSFASK                         6#define PMIC_DLDO_ANA0_ELR_LN_FPI_TRAP_SHIFT                  7
#defineLDO_ANA0_ELR_NUM#define PMIC_DLDO_ANA0_ELR_LN_F    \
	MT6359_BUCK_VS1_OP _UCCG1eF1
#define PMICLDO_ANA0_ELR_LN_FASK                           K_VS2_LP_ADDR  G_BVFE28_VOTRIMFPI_TRAP_SHIFT                   7
#defineVFE28_ELR_K_VS2_LP_ADDR  G_BVFE28_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VFE28_VOTRIMFASK                            K_VS2_LP_ADDR     VAUX18_VOTRIMFPI_TRAP_SHIFT                  7
#defineVFE28_ELR_K_VS2_LP_ADDR  G_BVAUX18_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCG1e_VS2_LP_ADDR     VAUX18_VOTRIMFASK                           1
#define PMIC_RG_VUSB_VOTRIMFPI_TRAP_SHIFT                    7
#defineVFE28_ELR_K_VS2_LP_ADDR  G_BVUSB_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVUSB_VOTRIMFASK                             x1
#define PMICRG_VBIF28_VOTRIMFPI_TRAP_SHIFT                  7
#defineVFE28_ELR_K_VS2_LP_ADDR  G_BVBIF28_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCG1e_VS2_LP_ADDR     VBIF28_VOTRIMFASK                           x1
#define PMIC_RGGVCN33_1_VOTRIMFPI_TRAP_SHIFT                 7
#defineVFE28_ELR_
#define PMIC_D_DAVCN33_1_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCG1e_VS2_LP_ADDR     VCN33_1_VOTRIMFASK                          K_VS2_LP_ADDR  G_BVCN33_1_OC_TRIMFPI_TRAP_SHIFT                7
#defineVFE28_ELR_
#define PMIC_D_DAVCN33_1_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCG1x1
#define PMIC_RGVCN33_1_OC_TRIMFASK                         1
#define PMIC_RG_VCN33_2_VOTRIMFPI_TRAP_SHIFT                 7
#defineVFE28_ELR_
#define PMIC_D_DAVCN33_2_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCG1e_VS2_LP_ADDR     VCN33_2_VOTRIMFASK                          x1
#define PMIC_RGVCN33_2_OC_TRIMFPI_TRAP_SHIFT                7
#defineVFE28_ELR_
#define PMIC_D_DAVCN33_2_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCG1x1
#define PMIC_RGVCN33_2_OC_TRIMFASK                         x
#define PMIC_D_DAVEMC_OC_TRIMFPI_TRAP_SHIFT                   7
#defineVFE28_ELR_1
#define PMIC_RGGVEMC_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1x1
#define PMIC_RGVEMC_OC_TRIMFASK                            K_VS2_LP_ADDR     VSIM1_VOTRIMFPI_TRAP_SHIFT                   7
#defineVFE28_ELR_1
#define PMIC_RGGVSIM1_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VSIM1_VOTRIMFASK                            1
#define PMIC_RG_VSIM1_OC_TRIMFPI_TRAP_SHIFT                  7
#defineVFE28_ELR_1
#define PMIC_RGGVSIM1_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCCCG1x1
#define PMIC_RGVSIM1_OC_TRIMFASK                           x1
#define PMIC_RGVSIM2_VOTRIMFPI_TRAP_SHIFT                   7
#defineVFE28_ELR_1
#define PMIC_RGGVSIM2_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCUUG1efine PMIC_RG_BG_BVSIM2_VOTRIMFASK                            xK_VS2_LP_ADDR  G_ VSIM2_OC_TRIMFPI_TRAP_SHIFT                  7
#defineVFE28_ELR_1
#define PMIC_RG_VSIM2_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCCCG1x1
#define PMIC_RGVSIM2_OC_TRIMFASK                           K_VS2_LP_ADDR  G_BVIO28_VOTRIMFPI_TRAP_SHIFT                   7
#defineVFE28_ELR_1
#define PMIC_RG_VIO28_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCUUG1efine PMIC_RG_BG_BVIO28_VOTRIMFASK                            1
#define PMIC_RG_VIBR_VOTRIMFPI_TRAP_SHIFT                    7
#defineVFE28_ELR_1
#define PMIC_RG_VIBR_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVIBR_VOTRIMFASK                             x1
#define PMIC_RGVIBR_OC_TRIMFPI_TRAP_SHIFT                   7
#defineVFE28_ELR_1
#define PMIC_RG_VIBR_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1x1
#define PMIC_RGVIBR_OC_TRIMFASK                            x
#define PMIC_D_DAVRTC28_BIAS_AEN_PI_TRAP_SHIFT                7
#defineVFE28_ELR_1
#define PMIC_RG_VRTC28_BIAS_AEN_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVRTC28_BIAS_AEN_ASK                         x1
#define PMIC_RG_VA12_VOTRIMFPI_TRAP_SHIFT                    7
#defineVFE28_ELR_1
#define PMIC_RG_VA12_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVA12_VOTRIMFASK                             K_VS2_LP_ADDR  G_BVA12_VOCAN_PI_TRAP_SHIFT                     7
#defineVFE28_ELR_1
#define PMIC_RG_VA12_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VA12_VOCAN_ASK                              1
#define PMIC_RG_VA12_VOAEN_PI_TRAP_SHIFT                     7
#defineVFE28_ELR_1
#define PMIC_RG_VA12_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VA12_VOAEN_ASK                              x1
#define PMICLDO_ANA1_ANA_IDFPI_TRAP_SHIFT                   7
#defineLDO_ANA1_DSN_ID1
#define PMICLDO_ANA1_ANA_IDF    \
	MT6359_BUCK_VS1_OP_UCCUUG1eF1
#define PMICLDO_ANA1_ANA_IDFASK                            K_VS2_LP_ADDR  LDO_ANA1_DIG_IDFPI_TRAP_SHIFT                   7
#defineLDO_ANA1_DSN_ID1
#define PMICLDO_ANA1_DIG_IDF    \
	MT6359_BUCK_VS1_OP _UCCUG1eF1
#define PMICLDO_ANA1_DIG_IDFASK                            x1
#define PMICLDO_ANA1_ANA_MINOR_REV_SHIFT                    7
#defineLDO_ANA1_DSN_REVK_VS2_LP_ADDR  LDO_ANA1_ANA_MINOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA1_ANA_MINOR_REV_ASK                     K_VS2_LP_ADDR  LDO_ANA1_ANA_MAJOR_REV_SHIFT                    7
#defineLDO_ANA1_DSN_REVK_VS2_LP_ADDR  LDO_ANA1_ANA_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA1_ANA_MAJOR_REV_ASK                     41
#define PMICLDO_ANA1_DIG_MINOR_REV_SHIFT                    7
#defineLDO_ANA1_DSN_REVK_VS2_LP_ADDR  LDO_ANA1_DIG_MINOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA1_DIG_MINOR_REV_ASK                     x1
#define PMICLDO_ANA1_DIG_MAJOR_REV_SHIFT                    7
#defineLDO_ANA1_DSN_REVK_VS2_LP_ADDR  LDO_ANA1_DIG_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA1_DIG_MAJOR_REV_ASK                     x1
#define PMIC_LDO_ANA1_DSN_CBSFPI_TRAP_SHIFT                  7
#defineLDO_ANA1_DSN_DBI
#define PMIC_LDO_ANA1_DSN_CBSF    \
	MT6359_BUCK_VS1_OP _UCCG13
#define PMIC_LDO_ANA1_DSN_CBSFASK                           K_VS2_LP_ADDR  LDO_ANA1_DSN_BIXFPI_TRAP_SHIFT                  7
#defineLDO_ANA1_DSN_DBI
#define PMIC_LDO_ANA1_DSN_BIXF    \
	MT6359_BUCK_VS1_OP _UCCG13
#define PMIC_LDO_ANA1_DSN_BIXFASK                           1
#define PMIC_LDO_ANA1_DSN_ESPOR_REV_SHIFT                    7
#defineLDO_ANA1_DSN_DBI
#define PMIC_LDO_ANA1_DSN_ESPO    \
	MT6359_BUCK_VS1_OP _UCCG1eF1
#define PMICLDO_ANA1_DSN_ESPOASK                           x1
#define PMICLDO_ANA1_DSN_FPIOR_REV_SHIFT                    7
#defineLDO_ANA1_DSN_FPIfine PMIC_RG_BLDO_ANA1_DSN_FPIO    \
	MT6359_BUCK_VS1_OP _UCCG1eF1
#define PMICLDO_ANA1_DSN_FPIOASK                           K_VS2_LP_ADDR  G_BVRF18_VOCAN_PI_TRAP_SHIFT                    7
#defineVRF18_ANA_CONK_VS2_LP_ADDR     VRF18_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVRF18_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVRF18_VOAEN_PI_TRAP_SHIFT                    7
#defineVRF18_ANA_CONK_VS2_LP_ADDR     VRF18_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVRF18_VOAEN_ASK                             x1
#define PMICRG_VRF18_NDISFN_FPI_TRAP_SHIFT                  7
#defineVRF18_ANA_CON
#define PMIC_D_DAVRF18_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVRF18_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVRF18_RSV_0_PI_TRAP_SHIFT                    7
#defineVRF18_ANA_CON
#define PMIC_D_DAVRF18_RSV_0_    \
	MT6359_BUCK_VS1_OP _UCC CG13
#define PMIC__DAVRF18_RSV_0_ASK                             1
#define PMIC_RGGVRF18_RSV_1_PI_TRAP_SHIFT                    7
#defineVRF18_ANA_CON
#define PMIC_D_DAVRF18_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVRF18_RSV_1_ASK                             1
#define PMIC_RG_VRF18_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVRF18_ANA_CON
#define PMIC_D_DAVRF18_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVRF18_OC_LPON_FASK                          x1
#define PMICG_BVRF18_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVRF18_ANA_CON
#define PMIC_D_DAVRF18_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVRF18_ULPOIQ_CLAMP_N_FASK                   6#define PMIC_DRGAVRF18_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVRF18_ANA_CON
#define PMIC_D_DAVRF18_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVRF18_ULPOBIASX2ON_FASK                     x1
#define PMIC_RGVRF18_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVRF18_ANA_CON
#define PMIC_D_DAVRF18_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVRF18_MEASURE_FTON_FASK                     x1
#define PMIC_DSAVRF18_OC_STATUSFPI_TRAP_SHIFT               7
#defineVRF18_ANA_CON
#define PMIC_D_DSAVRF18_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVRF18_OC_STATUSFASK                        x1
#define PMIC_RGVEFUSE_VOCAN_PI_TRAP_SHIFT                   7
#defineVEFUSE_ANA_CONK_VS2_LP_ADDR     VEFUSE_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCUUG1efine PMIC_RG_BG_BVEFUSE_VOCAN_ASK                            K_VS2_LP_ADDR     VEFUSE_VOAEN_PI_TRAP_SHIFT                   7
#defineVEFUSE_ANA_CONK_VS2_LP_ADDR     VEFUSE_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VEFUSE_VOAEN_ASK                            x1
#define PMICRG_VEFUSE_NDISFN_FPI_TRAP_SHIFT                 7
#defineVEFUSE_ANA_CON
#define PMIC_D_DAVEFUSE_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVEFUSE_NDISFN_FASK                          K_VS2_LP_ADDR  G_BVEFUSE_RSV_1_PI_TRAP_SHIFT                   7
#defineVEFUSE_ANA_CON
#define PMIC_D_DAVEFUSE_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVEFUSE_RSV_1_ASK                            1
#define PMIC_RGGVEFUSE_OC_LPON_FPI_TRAP_SHIFT                7
#defineVEFUSE_ANA_CON
#define PMIC_D_DAVEFUSE_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVEFUSE_OC_LPON_FASK                         1
#define PMIC_RG_VEFUSE_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT         7
#defineVEFUSE_ANA_CON
#define PMIC_D_DAVEFUSE_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UG1
#define PMIC_D_DAVEFUSE_ULPOIQ_CLAMP_N_FASK                  1
#define PMIC_RG_VEFUSE_ULPOBIASX2ON_FPI_TRAP_SHIFT           7
#defineVEFUSE_ANA_CON
#define PMIC_D_DAVEFUSE_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVEFUSE_ULPOBIASX2ON_FASK                    x1
#define PMICG_BVEFUSE_MEASURE_FTON_FPI_TRAP_SHIFT           7
#defineVEFUSE_ANA_CON
#define PMIC_D_DAVEFUSE_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVEFUSE_MEASURE_FTON_FASK                    6#define PMIC_DRGSAVEFUSE_OC_STATUSFPI_TRAP_SHIFT              7
#defineVEFUSE_ANA_CON
#define PMIC_D_DSAVEFUSE_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DSAVEFUSE_OC_STATUSFASK                       x1
#define PMIC_RGVCN18_VOCAN_PI_TRAP_SHIFT                    7
#defineVCN18_ANA_CONK_VS2_LP_ADDR     VCN18_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVCN18_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVCN18_VOAEN_PI_TRAP_SHIFT                    7
#defineVCN18_ANA_CONK_VS2_LP_ADDR     VCN18_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVCN18_VOAEN_ASK                             x1
#define PMICRG_VCN18_NDISFN_FPI_TRAP_SHIFT                  7
#defineVCN18_ANA_CON
#define PMIC_D_DAVCN18_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVCN18_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVCN18_RSV_1_PI_TRAP_SHIFT                    7
#defineVCN18_ANA_CON
#define PMIC_D_DAVCN18_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVCN18_RSV_1_ASK                             1
#define PMIC_RGGVCN18_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVCN18_ANA_CON
#define PMIC_D_DAVCN18_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVCN18_OC_LPON_FASK                          1
#define PMIC_RG_VCN18_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVCN18_ANA_CON
#define PMIC_D_DAVCN18_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVCN18_ULPOIQ_CLAMP_N_FASK                   1
#define PMIC_RG_VCN18_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVCN18_ANA_CON
#define PMIC_D_DAVCN18_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVCN18_ULPOBIASX2ON_FASK                     x1
#define PMICG_BVCN18_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVCN18_ANA_CON
#define PMIC_D_DAVCN18_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVCN18_MEASURE_FTON_FASK                     6#define PMIC_DRGSAVCN18_OC_STATUSFPI_TRAP_SHIFT               7
#defineVCN18_ANA_CON
#define PMIC_D_DSAVCN18_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVCN18_OC_STATUSFASK                        x1
#define PMIC_RGVCAMIO_VOCAN_PI_TRAP_SHIFT                   7
#defineVCAMIO_ANA_CONK_VS2_LP_ADDR     VCAMIO_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VCAMIO_VOCAN_ASK                            K_VS2_LP_ADDR     VCAMIO_VOAEN_PI_TRAP_SHIFT                   7
#defineVCAMIO_ANA_CONK_VS2_LP_ADDR     VCAMIO_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VCAMIO_VOAEN_ASK                            x1
#define PMICRG_VCAMIO_NDISFN_FPI_TRAP_SHIFT                 7
#defineVCAMIO_ANA_CON
#define PMIC_D_DAVCAMIO_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVCAMIO_NDISFN_FASK                          K_VS2_LP_ADDR  G_BVCAMIO_RSV_1_PI_TRAP_SHIFT                   7
#defineVCAMIO_ANA_CON
#define PMIC_D_DAVCAMIO_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVCAMIO_RSV_1_ASK                            1
#define PMIC_RGGVCAMIO_OC_LPON_FPI_TRAP_SHIFT                7
#defineVCAMIO_ANA_CON
#define PMIC_D_DAVCAMIO_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVCAMIO_OC_LPON_FASK                         1
#define PMIC_RG_VCAMIO_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT         7
#defineVCAMIO_ANA_CON
#define PMIC_D_DAVCAMIO_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UG1
#define PMIC_D_DAVCAMIO_ULPOIQ_CLAMP_N_FASK                  1
#define PMIC_RG_VCAMIO_ULPOBIASX2ON_FPI_TRAP_SHIFT           7
#defineVCAMIO_ANA_CON
#define PMIC_D_DAVCAMIO_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVCAMIO_ULPOBIASX2ON_FASK                    x1
#define PMICG_BVCAMIO_MEASURE_FTON_FPI_TRAP_SHIFT           7
#defineVCAMIO_ANA_CON
#define PMIC_D_DAVCAMIO_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVCAMIO_MEASURE_FTON_FASK                    6#define PMIC_DRGSAVCAMIO_OC_STATUSFPI_TRAP_SHIFT              7
#defineVCAMIO_ANA_CON
#define PMIC_D_DSAVCAMIO_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DSAVCAMIO_OC_STATUSFASK                       x1
#define PMIC_RGVAUD18_VOCAN_PI_TRAP_SHIFT                   7
#defineVAUD18_ANA_CONK_VS2_LP_ADDR     VAUD18_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VAUD18_VOCAN_ASK                            K_VS2_LP_ADDR     VAUD18_VOAEN_PI_TRAP_SHIFT                   7
#defineVAUD18_ANA_CONK_VS2_LP_ADDR     VAUD18_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VAUD18_VOAEN_ASK                            x1
#define PMICRG_VAUD18_NDISFN_FPI_TRAP_SHIFT                 7
#defineVAUD18_ANA_CON
#define PMIC_D_DAVAUD18_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVAUD18_NDISFN_FASK                          K_VS2_LP_ADDR  G_BVAUD18_RSV_1_PI_TRAP_SHIFT                   7
#defineVAUD18_ANA_CON
#define PMIC_D_DAVAUD18_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVAUD18_RSV_1_ASK                            1
#define PMIC_RGGVAUD18_OC_LPON_FPI_TRAP_SHIFT                7
#defineVAUD18_ANA_CON
#define PMIC_D_DAVAUD18_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVAUD18_OC_LPON_FASK                         1
#define PMIC_RG_VAUD18_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT         7
#defineVAUD18_ANA_CON
#define PMIC_D_DAVAUD18_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UG1
#define PMIC_D_DAVAUD18_ULPOIQ_CLAMP_N_FASK                  1
#define PMIC_RG_VAUD18_ULPOBIASX2ON_FPI_TRAP_SHIFT           7
#defineVAUD18_ANA_CON
#define PMIC_D_DAVAUD18_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVAUD18_ULPOBIASX2ON_FASK                    x1
#define PMICG_BVAUD18_MEASURE_FTON_FPI_TRAP_SHIFT           7
#defineVAUD18_ANA_CON
#define PMIC_D_DAVAUD18_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAVAUD18_MEASURE_FTON_FASK                    6#define PMIC_DRGSAVAUD18_OC_STATUSFPI_TRAP_SHIFT              7
#defineVAUD18_ANA_CON
#define PMIC_D_DSAVAUD18_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DSAVAUD18_OC_STATUSFASK                       x1
#define PMIC_RGVIO18_VOCAN_PI_TRAP_SHIFT                    7
#defineVIO18_ANA_CONK_VS2_LP_ADDR     VIO18_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVIO18_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVIO18_VOAEN_PI_TRAP_SHIFT                    7
#defineVIO18_ANA_CONK_VS2_LP_ADDR     VIO18_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVIO18_VOAEN_ASK                             x1
#define PMICRG_VIO18_NDISFN_FPI_TRAP_SHIFT                  7
#defineVIO18_ANA_CON
#define PMIC_D_DAVIO18_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVIO18_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVIO18_RSV_1_PI_TRAP_SHIFT                    7
#defineVIO18_ANA_CON
#define PMIC_D_DAVIO18_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVIO18_RSV_1_ASK                             1
#define PMIC_RGGVIO18_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVIO18_ANA_CON
#define PMIC_D_DAVIO18_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVIO18_OC_LPON_FASK                          1
#define PMIC_RG_VIO18_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVIO18_ANA_CON
#define PMIC_D_DAVIO18_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVIO18_ULPOIQ_CLAMP_N_FASK                   1
#define PMIC_RG_VIO18_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVIO18_ANA_CON
#define PMIC_D_DAVIO18_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVIO18_ULPOBIASX2ON_FASK                     x1
#define PMICG_BVIO18_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVIO18_ANA_CON
#define PMIC_D_DAVIO18_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVIO18_MEASURE_FTON_FASK                     6#define PMIC_DRGSAVIO18_OC_STATUSFPI_TRAP_SHIFT               7
#defineVIO18_ANA_CON
#define PMIC_D_DSAVIO18_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVIO18_OC_STATUSFASK                        x1
#define PMIC_RGVM18_VOCAN_PI_TRAP_SHIFT                     7
#defineVM18_ANA_CONK_VS2_LP_ADDR     VM18_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VM18_VOCAN_ASK                              K_VS2_LP_ADDR     VM18_VOAEN_PI_TRAP_SHIFT                     7
#defineVM18_ANA_CONK_VS2_LP_ADDR     VM18_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VM18_VOAEN_ASK                              x1
#define PMICRG_VM18_NDISFN_FPI_TRAP_SHIFT                   7
#defineVM18_ANA_CON
#define PMIC_D_DAVM18_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVM18_NDISFN_FASK                            K_VS2_LP_ADDR     VM18_RSV_1_PI_TRAP_SHIFT                     7
#defineVM18_ANA_CON
#define PMIC_D_DAVM18_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAVM18_RSV_1_ASK                              1
#define PMIC_RGGVM18_OC_LPON_FPI_TRAP_SHIFT                  7
#defineVM18_ANA_CON
#define PMIC_D_DAVM18_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVM18_OC_LPON_FASK                           1
#define PMIC_RG_VM18_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT           7
#defineVM18_ANA_CON
#define PMIC_D_DAVM18_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCUG1
#define PMIC_D_DAVM18_ULPOIQ_CLAMP_N_FASK                    1
#define PMIC_RG_VM18_ULPOBIASX2ON_FPI_TRAP_SHIFT             7
#defineVM18_ANA_CON
#define PMIC_D_DAVM18_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVM18_ULPOBIASX2ON_FASK                      x1
#define PMICG_BVM18_MEASURE_FTON_FPI_TRAP_SHIFT             7
#defineVM18_ANA_CON
#define PMIC_D_DAVM18_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVM18_MEASURE_FTON_FASK                      6#define PMIC_DRGSAVM18_OC_STATUSFPI_TRAP_SHIFT                7
#defineVM18_ANA_CON
#define PMIC_D_DSAVM18_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DSAVM18_OC_STATUSFASK                         x1
#define PMIC_RGVUFS_VOCAN_PI_TRAP_SHIFT                     7
#defineVUFS_ANA_CONK_VS2_LP_ADDR     VUFS_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VUFS_VOCAN_ASK                              K_VS2_LP_ADDR     VUFS_VOAEN_PI_TRAP_SHIFT                     7
#defineVUFS_ANA_CONK_VS2_LP_ADDR     VUFS_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VUFS_VOAEN_ASK                              x1
#define PMICRG_VUFS_NDISFN_FPI_TRAP_SHIFT                   7
#defineVUFS_ANA_CON
#define PMIC_D_DAVUFS_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVUFS_NDISFN_FASK                            K_VS2_LP_ADDR     VUFS_RSV_1_PI_TRAP_SHIFT                     7
#defineVUFS_ANA_CON
#define PMIC_D_DAVUFS_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAVUFS_RSV_1_ASK                              1
#define PMIC_RGGVUFS_OC_LPON_FPI_TRAP_SHIFT                  7
#defineVUFS_ANA_CON
#define PMIC_D_DAVUFS_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVUFS_OC_LPON_FASK                           1
#define PMIC_RG_VUFS_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT           7
#defineVUFS_ANA_CON
#define PMIC_D_DAVUFS_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCUG1
#define PMIC_D_DAVUFS_ULPOIQ_CLAMP_N_FASK                    1
#define PMIC_RG_VUFS_ULPOBIASX2ON_FPI_TRAP_SHIFT             7
#defineVUFS_ANA_CON
#define PMIC_D_DAVUFS_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVUFS_ULPOBIASX2ON_FASK                      x1
#define PMICG_BVUFS_MEASURE_FTON_FPI_TRAP_SHIFT             7
#defineVUFS_ANA_CON
#define PMIC_D_DAVUFS_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVUFS_MEASURE_FTON_FASK                      6#define PMIC_DRGSAVUFS_OC_STATUSFPI_TRAP_SHIFT                7
#defineVUFS_ANA_CON
#define PMIC_D_DSAVUFS_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DSAVUFS_OC_STATUSFASK                         x1
#define PMIC_RGSLDO20_RSV_PI_TRAP_SHIFT                     7
#defineSLDO20_ANA_CONK_VS2_LP_ADDR     SLDO20_RSV_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG13e_VS2_LP_ADDR     SLDO20_RSV_ASK                              K_VS2_LP_ADDR     VRF12_VOCAN_PI_TRAP_SHIFT                    7
#defineVRF12_ANA_CONK_VS2_LP_ADDR     VRF12_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVRF12_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVRF12_VOAEN_PI_TRAP_SHIFT                    7
#defineVRF12_ANA_CONK_VS2_LP_ADDR     VRF12_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVRF12_VOAEN_ASK                             x1
#define PMICRG_VRF12_NDISFN_FPI_TRAP_SHIFT                  7
#defineVRF12_ANA_CON
#define PMIC_D_DAVRF12_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVRF12_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVRF12_RSV_0_PI_TRAP_SHIFT                    7
#defineVRF12_ANA_CON
#define PMIC_D_DAVRF12_RSV_0_    \
	MT6359_BUCK_VS1_OP _UCC CG13
#define PMIC__DAVRF12_RSV_0_ASK                             1
#define PMIC_RGGVRF12_RSV_1_PI_TRAP_SHIFT                    7
#defineVRF12_ANA_CON
#define PMIC_D_DAVRF12_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVRF12_RSV_1_ASK                             1
#define PMIC_RG_VRF12_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVRF12_ANA_CON
#define PMIC_D_DAVRF12_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVRF12_OC_LPON_FASK                          x1
#define PMICG_BVRF12_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVRF12_ANA_CON
#define PMIC_D_DAVRF12_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVRF12_ULPOIQ_CLAMP_N_FASK                   6#define PMIC_DRGAVRF12_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVRF12_ANA_CON
#define PMIC_D_DAVRF12_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVRF12_ULPOBIASX2ON_FASK                     x1
#define PMIC_RGVRF12_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVRF12_ANA_CON
#define PMIC_D_DAVRF12_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVRF12_MEASURE_FTON_FASK                     x1
#define PMIC_DSAVRF12_OC_STATUSFPI_TRAP_SHIFT               7
#defineVRF12_ANA_CON
#define PMIC_D_DSAVRF12_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVRF12_OC_STATUSFASK                        x1
#define PMIC_RGVCN13_VOCAN_PI_TRAP_SHIFT                    7
#defineVCN13_ANA_CONK_VS2_LP_ADDR     VCN13_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVCN13_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVCN13_VOAEN_PI_TRAP_SHIFT                    7
#defineVCN13_ANA_CONK_VS2_LP_ADDR     VCN13_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVCN13_VOAEN_ASK                             x1
#define PMICRG_VCN13_NDISFN_FPI_TRAP_SHIFT                  7
#defineVCN13_ANA_CON
#define PMIC_D_DAVCN13_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVCN13_NDISFN_FASK                           K_VS2_LP_ADDR  G_BVCN13_RSV_0_PI_TRAP_SHIFT                    7
#defineVCN13_ANA_CON
#define PMIC_D_DAVCN13_RSV_0_    \
	MT6359_BUCK_VS1_OP _UCC CG13
#define PMIC__DAVCN13_RSV_0_ASK                             1
#define PMIC_RGGVCN13_RSV_1_PI_TRAP_SHIFT                    7
#defineVCN13_ANA_CON
#define PMIC_D_DAVCN13_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVCN13_RSV_1_ASK                             1
#define PMIC_RG_VCN13_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVCN13_ANA_CON
#define PMIC_D_DAVCN13_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVCN13_OC_LPON_FASK                          x1
#define PMICG_BVCN13_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVCN13_ANA_CON
#define PMIC_D_DAVCN13_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVCN13_ULPOIQ_CLAMP_N_FASK                   6#define PMIC_DRGAVCN13_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVCN13_ANA_CON
#define PMIC_D_DAVCN13_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVCN13_ULPOBIASX2ON_FASK                     x1
#define PMIC_RGVCN13_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVCN13_ANA_CON
#define PMIC_D_DAVCN13_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVCN13_MEASURE_FTON_FASK                     x1
#define PMIC_DSAVCN13_OC_STATUSFPI_TRAP_SHIFT               7
#defineVCN13_ANA_CON
#define PMIC_D_DSAVCN13_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVCN13_OC_STATUSFASK                        x1
#define PMIC_RGVA09_NDISFN_FPI_TRAP_SHIFT                   7
#defineVA09_ANA_CONK_VS2_LP_ADDR     VA09_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVA09_NDISFN_FASK                            K_VS2_LP_ADDR     VA09_RSV_1_PI_TRAP_SHIFT                     7
#defineVA09_ANA_CONK_VS2_LP_ADDR     VA09_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAVA09_RSV_1_ASK                              
#define PMIC_D_DAVA09_OC_LPON_FPI_TRAP_SHIFT                  7
#defineVA09_ANA_CONK_VS2_LP_ADDR     VA09_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVA09_OC_LPON_FASK                           1
#define PMIC__DAVA09_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT           7
#defineVA09_ANA_CONK_VS2_LP_ADDR     VA09_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCUG1
#define PMIC_D_DAVA09_ULPOIQ_CLAMP_N_FASK                    1
#define PMIC_RG_VA09_ULPOBIASX2ON_FPI_TRAP_SHIFT             7
#defineVA09_ANA_CONK_VS2_LP_ADDR     VA09_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVA09_ULPOBIASX2ON_FASK                      1
#define PMIC_RG_VA09_MEASURE_FTON_FPI_TRAP_SHIFT             7
#defineVA09_ANA_CONK_VS2_LP_ADDR     VA09_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DAVA09_MEASURE_FTON_FASK                      x1
#define PMICG_SAVA09_OC_STATUSFPI_TRAP_SHIFT                7
#defineVA09_ANA_CONK_VS2_LP_ADDR    SAVA09_OC_STATUSF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DSAVA09_OC_STATUSFASK                         6#define PMIC_DRGAVSRAM_PROC1_NDISFN_FPI_TRAP_SHIFT            7
#defineVSRAM_PROC1_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC1_NDISFN_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVSRAM_PROC1_NDISFN_FASK                     41
#define PMIC_DAVSRAM_PROC1_NDISFPLCURFPI_TRAP_SHIFT         7
#defineVSRAM_PROC1_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC1_NDISFPLCURF    \
	MT6359_BUCKC_UG11
#define PMIC_RG_VSRAM_PROC1_NDISFPLCURFASK                  x1
#define PMICG_BVSRAM_PROC1_OC_LPON_FPI_TRAP_SHIFT           7
#defineVSRAM_PROC1_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC1_OC_LPON_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DAVSRAM_PROC1_OC_LPON_FASK                    x1
#define PMIC_RGVSRAM_PROC1_RSV_HFPI_TRAP_SHIFT              7
#defineVSRAM_PROC1_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC1_RSV_HF    \
	MT6359_BUCK_VS1_OP_G1efine PMIC_RG_BG_BVSRAM_PROC1_RSV_HFASK                       x1
#define PMICRG_VSRAM_PROC1_RSV_N_PI_TRAP_SHIFT              7
#defineVSRAM_PROC1_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC1_RSV_N_    \
	MT6359_BUCK_VS1_OP_G1efine PMIC_RG_BG_BVSRAM_PROC1_RSV_N_ASK                       x1
#define PMIC_RGGVSRAM_PROC1_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT    7
#defineVSRAM_PROC1_ANA_CON
#define PMIC_D_DAVSRAM_PROC1_ULPOIQ_CLAMP_N_F    \
	MT6359_BUG1
#define PMIC_D_DAVSRAM_PROC1_ULPOIQ_CLAMP_N_FASK             K_VS2_LP_ADDR     VSRAM_PROC1_ULPOBIASX2ON_FPI_TRAP_SHIFT      7
#defineVSRAM_PROC1_ANA_CON
#define PMIC_D_DAVSRAM_PROC1_ULPOBIASX2ON_F \
	MT6359_BUCK_VSG1
#define PMIC_D_DAVSRAM_PROC1_ULPOBIASX2ON_FASK               
#define PMIC_D_DAVSRAM_PROC1_MEASURE_FTON_FPI_TRAP_SHIFT      7
#defineVSRAM_PROC1_ANA_CON
#define PMIC_D_DAVSRAM_PROC1_MEASURE_FTON_F \
	MT6359_BUCK_VSG1
#define PMIC_D_DAVSRAM_PROC1_MEASURE_FTON_FASK               1
#define PMIC_RGSAVSRAM_PROC1_OC_STATUSFPI_TRAP_SHIFT         7
#defineVSRAM_PROC1_ANA_CON
#define PMIC_D_DSAVSRAM_PROC1_OC_STATUSF    \
	MT6359_BUCKC_UG1
#define PMIC_D_DSAVSRAM_PROC1_OC_STATUSFASK                  1
#define PMIC_RG_VSRAM_PROC2_NDISFN_FPI_TRAP_SHIFT            7
#defineVSRAM_PROC2_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC2_NDISFN_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVSRAM_PROC2_NDISFN_FASK                     41
#define PMIC_DAVSRAM_PROC2_NDISFPLCURFPI_TRAP_SHIFT         7
#defineVSRAM_PROC2_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC2_NDISFPLCURF    \
	MT6359_BUCKC_UG11
#define PMIC_RG_VSRAM_PROC2_NDISFPLCURFASK                  x1
#define PMICG_BVSRAM_PROC2_OC_LPON_FPI_TRAP_SHIFT           7
#defineVSRAM_PROC2_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC2_OC_LPON_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DAVSRAM_PROC2_OC_LPON_FASK                    x1
#define PMIC_RGVSRAM_PROC2_RSV_HFPI_TRAP_SHIFT              7
#defineVSRAM_PROC2_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC2_RSV_HF    \
	MT6359_BUCK_VS1_OP_G1efine PMIC_RG_BG_BVSRAM_PROC2_RSV_HFASK                       x1
#define PMICRG_VSRAM_PROC2_RSV_N_PI_TRAP_SHIFT              7
#defineVSRAM_PROC2_ANA_CONK_VS2_LP_ADDR     VSRAM_PROC2_RSV_N_    \
	MT6359_BUCK_VS1_OP_G1efine PMIC_RG_BG_BVSRAM_PROC2_RSV_N_ASK                       x1
#define PMIC_RGGVSRAM_PROC2_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT    7
#defineVSRAM_PROC2_ANA_CON
#define PMIC_D_DAVSRAM_PROC2_ULPOIQ_CLAMP_N_F    \
	MT6359_BUG1
#define PMIC_D_DAVSRAM_PROC2_ULPOIQ_CLAMP_N_FASK             K_VS2_LP_ADDR     VSRAM_PROC2_ULPOBIASX2ON_FPI_TRAP_SHIFT      7
#defineVSRAM_PROC2_ANA_CON
#define PMIC_D_DAVSRAM_PROC2_ULPOBIASX2ON_F \
	MT6359_BUCK_VSG1
#define PMIC_D_DAVSRAM_PROC2_ULPOBIASX2ON_FASK               
#define PMIC_D_DAVSRAM_PROC2_MEASURE_FTON_FPI_TRAP_SHIFT      7
#defineVSRAM_PROC2_ANA_CON
#define PMIC_D_DAVSRAM_PROC2_MEASURE_FTON_F \
	MT6359_BUCK_VSG1
#define PMIC_D_DAVSRAM_PROC2_MEASURE_FTON_FASK               1
#define PMIC_RGSAVSRAM_PROC2_OC_STATUSFPI_TRAP_SHIFT         7
#defineVSRAM_PROC2_ANA_CON
#define PMIC_D_DSAVSRAM_PROC2_OC_STATUSF    \
	MT6359_BUCKC_UG1
#define PMIC_D_DSAVSRAM_PROC2_OC_STATUSFASK                  1
#define PMIC_RG_VSRAM_OTHERS_NDISFN_FPI_TRAP_SHIFT           7
#defineVSRAM_OTHERS_ANA_CONK_VS2_LP_ADDR     VSRAM_OTHERS_NDISFN_F    \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DAVSRAM_OTHERS_NDISFN_FASK                    1
#define PMIC_RG_VSRAM_OTHERS_NDISFPLCURFPI_TRAP_SHIFT        7
#defineVSRAM_OTHERS_ANA_CONK_VS2_LP_ADDR     VSRAM_OTHERS_NDISFPLCURF    \
	MT6359_BUCKC_G11
#define PMIC_RG_VSRAM_OTHERS_NDISFPLCURFASK                 x1
#define PMICG_BVSRAM_OTHERS_OC_LPON_FPI_TRAP_SHIFT          7
#defineVSRAM_OTHERS_ANA_CONK_VS2_LP_ADDR     VSRAM_OTHERS_OC_LPON_F    \
	MT6359_BUCK_VS1G1
#define PMIC_D_DAVSRAM_OTHERS_OC_LPON_FASK                   x1
#define PMIC_RGVSRAM_OTHERS_RSV_HFPI_TRAP_SHIFT             7
#defineVSRAM_OTHERS_ANA_CONK_VS2_LP_ADDR     VSRAM_OTHERS_RSV_HF    \
	MT6359_BUCK_VS1_OPG1efine PMIC_RG_BG_BVSRAM_OTHERS_RSV_HFASK                      x1
#define PMICRG_VSRAM_OTHERS_RSV_N_PI_TRAP_SHIFT             7
#defineVSRAM_OTHERS_ANA_CONK_VS2_LP_ADDR     VSRAM_OTHERS_RSV_N_    \
	MT6359_BUCK_VS1_OPG1efine PMIC_RG_BG_BVSRAM_OTHERS_RSV_N_ASK                      x1
#define PMIC_RGGVSRAM_OTHERS_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT   7
#defineVSRAM_OTHERS_ANA_CON
#define PMIC_D_DAVSRAM_OTHERS_ULPOIQ_CLAMP_N_F    \
	MT6359_BG1
#define PMIC_D_DAVSRAM_OTHERS_ULPOIQ_CLAMP_N_FASK            K_VS2_LP_ADDR     VSRAM_OTHERS_ULPOBIASX2ON_FPI_TRAP_SHIFT     7
#defineVSRAM_OTHERS_ANA_CON
#define PMIC_D_DAVSRAM_OTHERS_ULPOBIASX2ON_F \
	MT6359_BUCK_VG1
#define PMIC_D_DAVSRAM_OTHERS_ULPOBIASX2ON_FASK              
#define PMIC_D_DAVSRAM_OTHERS_MEASURE_FTON_FPI_TRAP_SHIFT     7
#defineVSRAM_OTHERS_ANA_CON
#define PMIC_D_DAVSRAM_OTHERS_MEASURE_FTON_F \
	MT6359_BUCK_VG1
#define PMIC_D_DAVSRAM_OTHERS_MEASURE_FTON_FASK              1
#define PMIC_RGSAVSRAM_OTHERS_OC_STATUSFPI_TRAP_SHIFT        7
#defineVSRAM_OTHERS_ANA_CON
#define PMIC_D_DSAVSRAM_OTHERS_OC_STATUSF    \
	MT6359_BUCKC_G1
#define PMIC_D_DSAVSRAM_OTHERS_OC_STATUSFASK                 1
#define PMIC_RG_VSRAM_MD_NDISFN_FPI_TRAP_SHIFT               7
#defineVSRAM_MD_ANA_CONK_VS2_LP_ADDR     VSRAM_MD_NDISFN_F    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_D VSRAM_MD_NDISFN_FASK                        1
#define PMIC_RG_VSRAM_MD_NDISFPLCURFPI_TRAP_SHIFT            7
#defineVSRAM_MD_ANA_CONK_VS2_LP_ADDR     VSRAM_MD_NDISFPLCURF    \
	MT6359_BUCKC_U C_G11
#define PMIC_RG_VSRAM_MD_NDISFPLCURFASK                     x1
#define PMICG_BVSRAM_MD_OC_LPON_FPI_TRAP_SHIFT              7
#defineVSRAM_MD_ANA_CONK_VS2_LP_ADDR     VSRAM_MD_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_D VSRAM_MD_OC_LPON_FASK                       x1
#define PMIC_RGVSRAM_MD_RSV_HFPI_TRAP_SHIFT                 7
#defineVSRAM_MD_ANA_CONK_VS2_LP_ADDR     VSRAM_MD_RSV_HF    \
	MT6359_BUCK_VS1_OP_ OPG1efine PMIC_RG_BG_BVSRAM_MD_RSV_HFASK                          x1
#define PMICRG_VSRAM_MD_RSV_N_PI_TRAP_SHIFT                 7
#defineVSRAM_MD_ANA_CONK_VS2_LP_ADDR     VSRAM_MD_RSV_N_    \
	MT6359_BUCK_VS1_OP_UCCG1efine PMIC_RG_BG_BVSRAM_MD_RSV_N_ASK                          x1
#define PMIC_RGGVSRAM_MD_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT       7
#defineVSRAM_MD_ANA_CON
#define PMIC_D_D VSRAM_MD_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKCG1
#define PMIC_D_D VSRAM_MD_ULPOIQ_CLAMP_N_FASK                K_VS2_LP_ADDR     VSRAM_MD_ULPOBIASX2ON_FPI_TRAP_SHIFT         7
#defineVSRAM_MD_ANA_CON
#define PMIC_D_D VSRAM_MD_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__G1
#define PMIC_D_D VSRAM_MD_ULPOBIASX2ON_FASK                  
#define PMIC_D_D VSRAM_MD_MEASURE_FTON_FPI_TRAP_SHIFT         7
#defineVSRAM_MD_ANA_CON
#define PMIC_D_D VSRAM_MD_MEASURE_FTON_F \
	MT6359_BUCK_VS1__G1
#define PMIC_D_D VSRAM_MD_MEASURE_FTON_FASK                  1
#define PMIC_RGSAVSRAM_MD_OC_STATUSFPI_TRAP_SHIFT            7
#defineVSRAM_MD_ANA_CON
#define PMIC_D_DSAVSRAM_MD_OC_STATUSF \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DSAVSRAM_MD_OC_STATUSFASK                     1
#define PMIC_RG_SLDO14_RSV_PI_TRAP_SHIFT                     7
#defineSLDO14_ANA_CONK_VS2_LP_ADDR     SLDO14_RSV_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG13e_VS2_LP_ADDR     SLDO14_RSV_ASK                              K_VS2_LP_ADDR  LDO_ANA1_ELR_LN_FPI_TRAP_SHIFT                  7
#defineLDO_ANA1_ELR_NUM_VS2_LP_ADDR  LDO_ANA1_ELR_LN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1eF1
#define PMICLDO_ANA1_ELR_LN_FASK                           K_VS2_LP_ADDR  G_BVRF18_VOTRIMFPI_TRAP_SHIFT                   7
#defineVRF18_ELR_K_VS2_LP_ADDR  G_BVRF18_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VRF18_VOTRIMFASK                            K_VS2_LP_ADDR     VEFUSE_VOTRIMFPI_TRAP_SHIFT                  7
#defineVRF18_ELR_K_VS2_LP_ADDR  G_BVEFUSE_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCUG1e_VS2_LP_ADDR  G_BVEFUSE_VOTRIMFASK                           1
#define PMIC_RG_VCN18_VOTRIMFPI_TRAP_SHIFT                   7
#defineVRF18_ELR_K_VS2_LP_ADDR  G_BVCN18_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VCN18_VOTRIMFASK                            x1
#define PMICRG_VCN18_OC_TRIMFPI_TRAP_SHIFT                  7
#defineVRF18_ELR_K_VS2_LP_ADDR  G_BVCN18_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCCUG1x1
#define PMIC_RGVCN18_OC_TRIMFASK                           x1
#define PMIC_RGGVCAMIO_VOTRIMFPI_TRAP_SHIFT                  7
#defineVRF18_ELR_
#define PMIC_D_DAVCAMIO_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCUG1e_VS2_LP_ADDR  G_BVCAMIO_VOTRIMFASK                           K_VS2_LP_ADDR  G_BVAUD18_VOTRIMFPI_TRAP_SHIFT                  7
#defineVRF18_ELR_
#define PMIC_D_DAVAUD18_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCUG1e_VS2_LP_ADDR  G_BVAUD18_VOTRIMFASK                           1
#define PMIC_RG_VIO18_VOTRIMFPI_TRAP_SHIFT                   7
#defineVRF18_ELR_
#define PMIC_D_DAVIO18_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VIO18_VOTRIMFASK                            x1
#define PMICRG_VM18_VOTRIMFPI_TRAP_SHIFT                    7
#defineVRF18_ELR_
#define PMIC_D_DAVM18_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1e_VS2_LP_ADDR     VM18_VOTRIMFASK                             x1
#define PMIC_RGGVUFS_VOTRIMFPI_TRAP_SHIFT                    7
#defineVRF18_ELR_1
#define PMIC_RGGVUFS_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1e_VS2_LP_ADDR     VUFS_VOTRIMFASK                             K_VS2_LP_ADDR  G_BVUFS_OC_TRIMFPI_TRAP_SHIFT                   7
#defineVRF18_ELR_1
#define PMIC_RGGVUFS_OC_TRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1x1
#define PMIC_RGVUFS_OC_TRIMFASK                            1
#define PMIC_RG_VRF12_VOTRIMFPI_TRAP_SHIFT                   7
#defineVRF18_ELR_1
#define PMIC_RGGVRF12_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VRF12_VOTRIMFASK                            x1
#define PMIC_RGVCN13_VOTRIMFPI_TRAP_SHIFT                   7
#defineVRF18_ELR_1
#define PMIC_RGGVCN13_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VCN13_VOTRIMFASK                            1
#define PMIC_D_DAVA09_VOTRIMFPI_TRAP_SHIFT                    7
#defineVRF18_ELR_1
#define PMIC_RG_VA09_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1e_VS2_LP_ADDR     VA09_VOTRIMFASK                             K_VS2_LP_ADDR  G_BVA09_VOCAN_PI_TRAP_SHIFT                     7
#defineVRF18_ELR_1
#define PMIC_RG_VA09_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VA09_VOCAN_ASK                              1
#define PMIC_RG_VA09_VOAEN_PI_TRAP_SHIFT                     7
#defineVRF18_ELR_1
#define PMIC_RG_VA09_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1e_VS2_LP_ADDR     VA09_VOAEN_ASK                              x1
#define PMICLDO_ANA2_ANA_IDFPI_TRAP_SHIFT                   7
#defineLDO_ANA2_DSN_ID1
#define PMICLDO_ANA2_ANA_IDF    \
	MT6359_BUCK_VS1_OP_UCCCUG1eF1
#define PMICLDO_ANA2_ANA_IDFASK                            K_VS2_LP_ADDR  LDO_ANA2_DIG_IDFPI_TRAP_SHIFT                   7
#defineLDO_ANA2_DSN_ID1
#define PMICLDO_ANA2_DIG_IDF    \
	MT6359_BUCK_VS1_OP_UCCCUG1eF1
#define PMICLDO_ANA2_DIG_IDFASK                            x1
#define PMICLDO_ANA2_ANA_MINOR_REV_PI_TRAP_SHIFT            7
#defineLDO_ANA2_DSN_REVK_VS2_LP_ADDR  LDO_ANA2_ANA_MINOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA2_ANA_MINOR_REV_ASK                     K_VS2_LP_ADDR  LDO_ANA2_ANA_MAJOR_REV_PI_TRAP_SHIFT            7
#defineLDO_ANA2_DSN_REVK_VS2_LP_ADDR  LDO_ANA2_ANA_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA2_ANA_MAJOR_REV_ASK                     41
#define PMICLDO_ANA2_DIG_MINOR_REV_PI_TRAP_SHIFT            7
#defineLDO_ANA2_DSN_REVK_VS2_LP_ADDR  LDO_ANA2_DIG_MINOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA2_DIG_MINOR_REV_ASK                     x1
#define PMICLDO_ANA2_DIG_MAJOR_REV_PI_TRAP_SHIFT            7
#defineLDO_ANA2_DSN_REVK_VS2_LP_ADDR  LDO_ANA2_DIG_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCG1F1
#define PMICLDO_ANA2_DIG_MAJOR_REV_ASK                     x1
#define PMIC_LDO_ANA2_DSN_CBSFPI_TRAP_SHIFT                  7
#defineLDO_ANA2_DSN_DBI
#define PMIC_LDO_ANA2_DSN_CBSF    \
	MT6359_BUCK_VS1_OP_UCCUG13
#define PMIC_LDO_ANA2_DSN_CBSFASK                           K_VS2_LP_ADDR  LDO_ANA2_DSN_BIXFPI_TRAP_SHIFT                  7
#defineLDO_ANA2_DSN_DBI
#define PMIC_LDO_ANA2_DSN_BIXF    \
	MT6359_BUCK_VS1_OP_UCCUG13
#define PMIC_LDO_ANA2_DSN_BIXFASK                           1
#define PMIC_LDO_ANA2_DSN_ESPFPI_TRAP_SHIFT                  7
#defineLDO_ANA2_DSN_DBI
#define PMIC_LDO_ANA2_DSN_ESPF    \
	MT6359_BUCK_VS1_OP_UCCUG1eF1
#define PMICLDO_ANA2_DSN_ESPFASK                           x1
#define PMICLDO_ANA2_DSN_FPIFPI_TRAP_SHIFT                  7
#defineLDO_ANA2_DSN_FPI1
#define PMICLDO_ANA2_DSN_FPIF    \
	MT6359_BUCK_VS1_OP_UCCUG1eF1
#define PMICLDO_ANA2_DSN_FPIFASK                           K_VS2_LP_ADDR  G_BVXO22_VOCAN_PI_TRAP_SHIFT                    7
#defineVXO22_ANA_CONK_VS2_LP_ADDR     VXO22_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1e_VS2_LP_ADDR     VXO22_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVXO22_VOAEN_PI_TRAP_SHIFT                    7
#defineVXO22_ANA_CONK_VS2_LP_ADDR     VXO22_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVXO22_VOAEN_ASK                             x1
#define PMICRG_VXO22_RSV_1_PI_TRAP_SHIFT                    7
#defineVXO22_ANA_CON
#define PMIC_D_DAVXO22_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVXO22_RSV_1_ASK                             1
#define PMIC_RGGVXO22_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVXO22_ANA_CON
#define PMIC_D_DAVXO22_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVXO22_OC_LPON_FASK                          1
#define PMIC_RG_VXO22_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVXO22_ANA_CON
#define PMIC_D_DAVXO22_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVXO22_ULPOIQ_CLAMP_N_FASK                   1
#define PMIC_RG_VXO22_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVXO22_ANA_CON
#define PMIC_D_DAVXO22_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVXO22_ULPOBIASX2ON_FASK                     x1
#define PMICG_BVXO22_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVXO22_ANA_CON
#define PMIC_D_DAVXO22_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVXO22_MEASURE_FTON_FASK                     6#define PMIC_DRGSAVXO22_OC_STATUSFPI_TRAP_SHIFT               7
#defineVXO22_ANA_CON
#define PMIC_D_DSAVXO22_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVXO22_OC_STATUSFASK                        x1
#define PMIC_RGVRFCK_VOCAN_PI_TRAP_SHIFT                    7
#defineVRFCK_ANA_CONK_VS2_LP_ADDR     VRFCK_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVRFCK_VOCAN_ASK                             K_VS2_LP_ADDR  G_BVRFCK_VOAEN_PI_TRAP_SHIFT                    7
#defineVRFCK_ANA_CONK_VS2_LP_ADDR     VRFCK_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVRFCK_VOAEN_ASK                             x1
#define PMICRG_VRFCK_OP_CURFN_FPI_TRAP_SHIFT                7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_OP_CURFN_F    \
	MT6359_BUCK_VS1_OP_UCG1x1
#define PMIC_RGVRFCK_OP_CURFN_FASK                         
#define PMIC_D_DAVRFCK_RSV_1_PI_TRAP_SHIFT                    7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVRFCK_RSV_1_ASK                             1
#define PMIC_RG_VRFCK_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVRFCK_OC_LPON_FASK                          x1
#define PMICG_BVRFCK_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT          7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_UCG1
#define PMIC_D_DAVRFCK_ULPOIQ_CLAMP_N_FASK                   6#define PMIC_DRGAVRFCK_ULPOBIASX2ON_FPI_TRAP_SHIFT            7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVRFCK_ULPOBIASX2ON_FASK                     x1
#define PMIC_RGVRFCK_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVRFCK_MEASURE_FTON_FASK                     x1
#define PMIC_DAVRFCK_CAS_CAEN_PI_TRAP_SHIFT                 7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_CAS_CAEN_    \
	MT6359_BUCK_VS1_OP_UCCG13
#define PMIC__DAVRFCK_CAS_CAEN_ASK                          x1
#define PMIC_RGVRFCK_CAS_IAEN_PI_TRAP_SHIFT                 7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_CAS_IAEN_    \
	MT6359_BUCK_VS1_OP_UCCG1efine PMIC_RG_BG_BVRFCK_CAS_IAEN_ASK                          x
#define PMIC_D_DAVRFCK_CAS_RAEN_PI_TRAP_SHIFT                 7
#defineVRFCK_ANA_CON
#define PMIC_D_DAVRFCK_CAS_RAEN_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVRFCK_CAS_RAEN_ASK                          xx1
#define PMICG_BVRFCK_CAS_STBFPI_TRAP_SHIFT                  7
#defineVRFCK_ANA_CON1
#define PMIC_RGGVRFCK_CAS_STBF    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVRFCK_CAS_STBFASK                           K_VS2_LP_ADDR  G_SAVRFCK_OC_STATUSFPI_TRAP_SHIFT               7
#defineVRFCK_ANA_CON1
#define PMIC_RGSAVRFCK_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVRFCK_OC_STATUSFASK                        
#define PMIC_D_DAVRFCK_1_VOCAN_PI_TRAP_SHIFT                  7
#defineVRFCK_1_ANA_CONK_VS2_LP_ADDR     VRFCK_1_VOCAN_    \
	MT6359_BUCK_VS1_OP_UCCUG1e_VS2_LP_ADDR  G_BVRFCK_1_VOCAN_ASK                           K_VS2_LP_ADDR  G_BVRFCK_1_VOAEN_PI_TRAP_SHIFT                  7
#defineVRFCK_1_ANA_CONK_VS2_LP_ADDR     VRFCK_1_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCG1e_VS2_LP_ADDR  G_BVRFCK_1_VOAEN_ASK                           x1
#define PMIC_DAVRFCK_1_RSV_1_PI_TRAP_SHIFT                  7
#defineVRFCK_1_ANA_CON
#define PMIC_D_DAVRFCK_1_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVRFCK_1_RSV_1_ASK                           1
#define PMIC_RGGVRFCK_1_OC_LPON_FPI_TRAP_SHIFT               7
#defineVRFCK_1_ANA_CON
#define PMIC_D_DAVRFCK_1_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_D_DAVRFCK_1_OC_LPON_FASK                        3
#define PMIC__DAVRFCK_1_ULPOIQ_CLAMP_N_FPI_TRAP_SHIFT        7
#defineVRFCK_1_ANA_CON
#define PMIC_D_DAVRFCK_1_ULPOIQ_CLAMP_N_F    \
	MT6359_BUCKC_G1
#define PMIC_D_DAVRFCK_1_ULPOIQ_CLAMP_N_FASK                 1
#define PMIC_RG_VRFCK_1_ULPOBIASX2ON_FPI_TRAP_SHIFT          7
#defineVRFCK_1_ANA_CON
#define PMIC_D_DAVRFCK_1_ULPOBIASX2ON_F \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAVRFCK_1_ULPOBIASX2ON_FASK                   x1
#define PMICG_BVRFCK_1_MEASURE_FTON_FPI_TRAP_SHIFT          7
#defineVRFCK_1_ANA_CON
#define PMIC_D_DAVRFCK_1_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAVRFCK_1_MEASURE_FTON_FASK                   6#define PMIC_DRGSAVRFCK_1_OC_STATUSFPI_TRAP_SHIFT             7
#defineVRFCK_1_ANA_CON
#define PMIC_D_DSAVRFCK_1_OC_STATUSF \
	MT6359_BUCK_VS1__UCCUG1
#define PMIC_D_DSAVRFCK_1_OC_STATUSFASK                      x1
#define PMIC_RGVBBCK_VOAEN_PI_TRAP_SHIFT                    7
#defineVBBCK_ANA_CONK_VS2_LP_ADDR     VBBCK_VOAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1efine PMIC_RG_BG_BVBBCK_VOAEN_ASK                             1
#define PMIC_RG_VBBCK_OP_CURFN_FPI_TRAP_SHIFT                7
#defineVBBCK_ANA_CONK_VS2_LP_ADDR     VBBCK_OP_CURFN_F    \
	MT6359_BUCK_VS1_OP_UCG1x1
#define PMIC_RGVBBCK_OP_CURFN_FASK                         
1
#define PMIC_RGGVBBCK_RSV_1_PI_TRAP_SHIFT                    7
#defineVBBCK_ANA_CONK_VS2_LP_ADDR     VBBCK_RSV_1_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVBBCK_RSV_1_ASK                             xx1
#define PMICG_BVBBCK_OC_LPON_FPI_TRAP_SHIFT                 7
#defineVBBCK_ANA_CON
#define PMIC_D_DAVBBCK_OC_LPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAVBBCK_OC_LPON_FASK                          K_VS2_LP_ADDR     VBBCK_MEASURE_FTON_FPI_TRAP_SHIFT            7
#defineVBBCK_ANA_CON
#define PMIC_D_DAVBBCK_MEASURE_FTON_F \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAVBBCK_MEASURE_FTON_FASK                     x#define PMIC_D_DSAVBBCK_OC_STATUSFPI_TRAP_SHIFT               7
#defineVBBCK_ANA_CON
#define PMIC_D_DSAVBBCK_OC_STATUSF    \
	MT6359_BUCK_VS1_P _UG1
#define PMIC_D_DSAVBBCK_OC_STATUSFASK                        1
#define PMIC_LDO_ANA2_ELR_LN_FPI_TRAP_SHIFT                  7
#defineLDO_ANA2_ELR_NUM_VS2_LP_ADDR  LDO_ANA2_ELR_LN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1eF1
#define PMICLDO_ANA2_ELR_LN_FASK                           K_VS2_LP_ADDR  G_BVXO22_VOTRIMFPI_TRAP_SHIFT                   7
#defineDCXO_ADLDO_BIAS_ELR_K_VS2_LP_ADDR  G_BVXO22_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VXO22_VOTRIMFASK                            K_VS2_LP_ADDR     VXO22_NDISFN_FPI_TRAP_SHIFT                  7
#defineDCXO_ADLDO_BIAS_ELR_K_VS2_LP_ADDR  G_BVXO22_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_D_DAVXO22_NDISFN_FASK                           1
#define PMIC_RG_VRFCK_VOTRIMFPI_TRAP_SHIFT                   7
#defineDCXO_ADLDO_BIAS_ELR_K_VS2_LP_ADDR  G_BVRFCK_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCCUG1e_VS2_LP_ADDR     VRFCK_VOTRIMFASK                            x1
#define PMICG_BVRFCK_HVFN_FPI_TRAP_SHIFT                    7
#defineDCXO_ADLDO_BIAS_ELR_K_VS2_LP_ADDR  G_BVRFCK_HVFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVRFCK_HVFN_FASK                             x1
#define PMIC_RGVRFCK_CAS_N_FPI_TRAP_SHIFT                   7
#defineDCXO_ADLDO_BIAS_ELR_K_VS2_LP_ADDR  G_BVRFCK_CAS_N_F    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAVRFCK_CAS_N_FASK                            1K_VS2_LP_ADDR  G_BVRFCK_NDISFN_FPI_TRAP_SHIFT                  7
#defineDCXO_ADLDO_BIAS_ELR_K_VS2_LP_ADDR  G_BVRFCK_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVRFCK_NDISFN_FASK                           x
#define PMIC_D_DAVRFCK_1_VOTRIMFPI_TRAP_SHIFT                 7
#defineDCXO_ADLDO_BIAS_ELR_K_VS2_LP_ADDR  G_BVRFCK_1_VOTRIMF    \
	MT6359_BUCK_VS1_OP_UCCG1e_VS2_LP_ADDR  G_BVRFCK_1_VOTRIMFASK                          
1
#define PMIC_RGGVRFCK_1_NDISFN_FPI_TRAP_SHIFT                7
#defineDCXO_ADLDO_BIAS_ELR_
#define PMIC_D_DAVRFCK_1_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAVRFCK_1_NDISFN_FASK                         K_VS2_LP_ADDR     VBBCK_HVFN_FPI_TRAP_SHIFT                    7
#defineDCXO_ADLDO_BIAS_ELR_
#define PMIC_D_DAVBBCK_HVFN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_D_DAVBBCK_HVFN_FASK                             x#define PMIC_D_DAVBBCK_NDISFN_FPI_TRAP_SHIFT                  7
#defineDCXO_ADLDO_BIAS_ELR_x#define PMIC_D_DAVBBCK_NDISFN_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVBBCK_NDISFN_FASK                           1
#define PMIC_DUMMYLOAD_ANA_IDFPI_TRAP_SHIFT                  7
#defineDUMMYLOAD_DSN_ID1
#define PMICDUMMYLOAD_ANA_IDF    \
	MT6359_BUCK_VS1_OP_UCCUG1eF1
#define PMICDUMMYLOAD_ANA_IDFASK                           K_VS2_LP_ADDR  DUMMYLOAD_DIG_IDFPI_TRAP_SHIFT                  7
#defineDUMMYLOAD_DSN_ID1
#define PMICDUMMYLOAD_DIG_IDF    \
	MT6359_BUCK_VS1_OP_UCCCG1eF1
#define PMICDUMMYLOAD_DIG_IDFASK                           81
#define PMICDUMMYLOAD_ANA_MINOR_REV_PI_TRAP_SHIFT           7
#defineDUMMYLOAD_DSN_REVK_VS2_LP_ADDR  DUMMYLOAD_ANA_MINOR_REV_    \
	MT6359_BUCK_VS1_G1F1
#define PMICDUMMYLOAD_ANA_MINOR_REV_ASK                    K_VS2_LP_ADDR  DUMMYLOAD_ANA_MAJOR_REV_PI_TRAP_SHIFT           7
#defineDUMMYLOAD_DSN_REVK_VS2_LP_ADDR  DUMMYLOAD_ANA_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICDUMMYLOAD_ANA_MAJOR_REV_ASK                    41
#define PMICDUMMYLOAD_DIG_MINOR_REV_PI_TRAP_SHIFT           7
#defineDUMMYLOAD_DSN_REVK_VS2_LP_ADDR  DUMMYLOAD_DIG_MINOR_REV_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICDUMMYLOAD_DIG_MINOR_REV_ASK                    81
#define PMICDUMMYLOAD_DIG_MAJOR_REV_PI_TRAP_SHIFT           7
#defineDUMMYLOAD_DSN_REVK_VS2_LP_ADDR  DUMMYLOAD_DIG_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICDUMMYLOAD_DIG_MAJOR_REV_ASK                    
1
#define PMIC_DUMMYLOAD_DSN_CBSFPI_TRAP_SHIFT                 7
#defineDUMMYLOAD_DSN_DBI
#define PMIC_DUMMYLOAD_DSN_CBSF    \
	MT6359_BUCK_VS1_OP_UCCG13
#define PMIC_DUMMYLOAD_DSN_CBSFASK                          K_VS2_LP_ADDR  DUMMYLOAD_DSN_BIXFPI_TRAP_SHIFT                 7
#defineDUMMYLOAD_DSN_DBI
#define PMIC_DUMMYLOAD_DSN_BIXF    \
	MT6359_BUCK_VS1_OP_UCCG13
#define PMIC_DUMMYLOAD_DSN_BIXFASK                          1
#define PMIC_DUMMYLOAD_DSN_ESPFPI_TRAP_SHIFT                 7
#defineDUMMYLOAD_DSN_DBI
#define PMIC_DUMMYLOAD_DSN_ESPF    \
	MT6359_BUCK_VS1_OP_UCCG1eF1
#define PMICDUMMYLOAD_DSN_ESPFASK                          81
#define PMICDUMMYLOAD_DSN_FPIFPI_TRAP_SHIFT                 7
#defineDUMMYLOAD_DSN_FPI1
#define PMICDUMMYLOAD_DSN_FPIF    \
	MT6359_BUCK_VS1_OP_UCCG1eF1
#define PMICDUMMYLOAD_DSN_FPIFASK                          K_VS2_LP_ADDR     ISINK_TRIMFN_FPI_TRAP_SHIFT                  7
#defineDUMMYLOAD_ANA_CONK_VS2_LP_ADDR     ISINK_TRIMFN_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAISINK_TRIMFN_FASK                           K_VS2_LP_ADDR  G_BISINK_TRIMFAEN_PI_TRAP_SHIFT                 7
#defineDUMMYLOAD_ANA_CONK_VS2_LP_ADDR     ISINK_TRIMFAEN_    \
	MT6359_BUCK_VS1_OP_UCCG1x1
#define PMIC_RGISINK_TRIMFAEN_ASK                          
1
#define PMIC_RGISINK_RSV_PI_TRAP_SHIFT                      7
#defineDUMMYLOAD_ANA_CONK_VS2_LP_ADDR     ISINK_RSV_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1e_VS2_LP_ADDR  G_BISINK_RSV_ASK                               1
#define PMIC_RG_ISINK0_CHOPON_FPI_TRAP_SHIFT                 7
#defineDUMMYLOAD_ANA_CONK_VS2_LP_ADDR     ISINK0_CHOPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAISINK0_CHOPON_FASK                          x1
#define PMICRG_ISINK1_CHOPON_FPI_TRAP_SHIFT                 7
#defineDUMMYLOAD_ANA_CONK_VS2_LP_ADDR     ISINK1_CHOPON_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAISINK1_CHOPON_FASK                          x1
#define PMIC_RGISINK0_DOUBLEFPI_TRAP_SHIFT                  7
#defineDUMMYLOAD_ANA_CONK_VS2_LP_ADDR     ISINK0_DOUBLEF    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAISINK0_DOUBLEFASK                           x1
#define PMIC_RGGISINK1_DOUBLEFPI_TRAP_SHIFT                  7
#defineDUMMYLOAD_ANA_CONK_VS2_LP_ADDR     ISINK1_DOUBLEF    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAISINK1_DOUBLEFASK                           x3
#define PMIC_ISINK0_RSV1_PI_TRAP_SHIFT                       7
#defineISINK0_CON
#define PMIC_DISINK0_RSV1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCCG1e_VS2_LP_ADDR  ISINK0_RSV1_ASK                                K_VS2_LP_ADDR  ISINK0_RSV0_PI_TRAP_SHIFT                       7
#defineISINK0_CON
#define PMIC_DISINK0_RSV0_    \
	MT6359_BUCK_VS1_OP _UCC C CCG1x1
#define PMICISINK0_RSV0_ASK                                41
#define PMICISINK_CH0_ATEPFPI_TRAP_SHIFT                    7
#defineISINK0_CON
#define PMIC_DISINK_CH0_ATEPF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1x1
#define PMICISINK_CH0_ATEPFASK                             x1
#define PMIC_ISINK1_RSV1_PI_TRAP_SHIFT                       7
#defineISINK1_CON
#define PMIC_DISINK1_RSV1_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCCG1e_VS2_LP_ADDR  ISINK1_RSV1_ASK                                K_VS2_LP_ADDR  ISINK1_RSV0_PI_TRAP_SHIFT                       7
#defineISINK1_CON
#define PMIC_DISINK1_RSV0_    \
	MT6359_BUCK_VS1_OP _UCC C CCG1x1
#define PMICISINK1_RSV0_ASK                                41
#define PMICISINK_CH1_ATEPFPI_TRAP_SHIFT                    7
#defineISINK1_CON
#define PMIC_DISINK_CH1_ATEPF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1x1
#define PMICISINK_CH1_ATEPFASK                             x1
#define PMIC_AD_ISINK0_STATUSFPI_TRAP_SHIFT                  7
#defineISINK_ANA1_SMPL
#define PMIC_AD_ISINK0_STATUSF    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_DAD_ISINK0_STATUSFASK                           K_VS2_LP_ADDR  AD_ISINK1_STATUSFPI_TRAP_SHIFT                  7
#defineISINK_ANA1_SMPL
#define PMIC_AD_ISINK1_STATUSF    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_DAD_ISINK1_STATUSFASK                           
#define PMIC_DISINK_CH1_N_FPI_TRAP_SHIFT                      7
#defineISINK_N_FCTRL_SMPL
#define PMIC_ISINK_CH1_N_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DISINK_CH1_N_FASK                               K_VS2_LP_ADDR  ISINK_CH0_N_FPI_TRAP_SHIFT                      7
#defineISINK_N_FCTRL_SMPL
#define PMIC_ISINK_CH0_N_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DISINK_CH0_N_FASK                               
#define PMIC_DISINK_CHOP1_N_FPI_TRAP_SHIFT                    7
#defineISINK_N_FCTRL_SMPL
#define PMIC_ISINK_CHOP1_N_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_DISINK_CHOP1_N_FASK                             1
#define PMIC_ISINK_CHOP0_N_FPI_TRAP_SHIFT                    7
#defineISINK_N_FCTRL_SMPL
#define PMIC_ISINK_CHOP0_N_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_DISINK_CHOP0_N_FASK                             5#define PMIC_DISINK_CH1_BIAS_E_FPI_TRAP_SHIFT                 7
#defineISINK_N_FCTRL_SMPL
#define PMIC_ISINK_CH1_BIAS_E_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DISINK_CH1_BIAS_E_FASK                          x1
#define PMICISINK_CH0_BIAS_E_FPI_TRAP_SHIFT                 7
#defineISINK_N_FCTRL_SMPL
#define PMIC_ISINK_CH0_BIAS_E_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DISINK_CH0_BIAS_E_FASK                          x1
#define PMICDUMMYLOAD_ELR_LN_FPI_TRAP_SHIFT                 7
#defineDUMMYLOAD_ELR_NUM_VS2_LP_ADDR  DUMMYLOAD_ELR_LN_F    \
	MT6359_BUCK_VS1_OP_UCCG1eF1
#define PMICDUMMYLOAD_ELR_LN_FASK                          K_VS2_LP_ADDR     ISINK_TRIMFBIAS_PI_TRAP_SHIFT                7
#defineDUMMYLOAD_ELR_K_VS2_LP_ADDR     ISINK_TRIMFBIAS_    \
	MT6359_BUCK_VS1_OP_UCG1x1
#define PMIC_RGISINK_TRIMFBIAS_ASK                         K_VS2_LP_ADDR  AUD_TOPOANA_IDFPI_TRAP_SHIFT                    7
#defineAUD_TOPOID1
#define PMICAUD_TOPOANA_IDF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1eF1
#define PMICAUD_TOPOANA_IDFASK                             K_VS2_LP_ADDR  AUD_TOPODIG_IDFPI_TRAP_SHIFT                    7
#defineAUD_TOPOID1
#define PMICAUD_TOPODIG_IDF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1eF1
#define PMICAUD_TOPODIG_IDFASK                             x1
#define PMICAUD_TOPOANA_MINOR_REV_PI_TRAP_SHIFT             7
#defineAUD_TOPOREVK_VS2_LP_ADDR  AUD_TOPOANA_MINOR_REV_    \
	MT6359_BUCK_VS1_OPG1efine PMIC_RG_BAUD_TOPOANA_MINOR_REV_ASK                      K_VS2_LP_ADDR  AUD_TOPOANA_MAJOR_REV_PI_TRAP_SHIFT             7
#defineAUD_TOPOREVK_VS2_LP_ADDR  AUD_TOPOANA_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCPG1efine PMIC_RG_BAUD_TOPOANA_MAJOR_REV_ASK                      1
#define PMIC_AUD_TOPODIG_MINOR_REV_PI_TRAP_SHIFT             7
#defineAUD_TOPOREVK_VS2_LP_ADDR  AUD_TOPODIG_MINOR_REV_ \
	MT6359_BUCK_VS1__UCCPG1efine PMIC_RG_BAUD_TOPODIG_MINOR_REV_ASK                      x1
#define PMICAUD_TOPODIG_MAJOR_REV_PI_TRAP_SHIFT             7
#defineAUD_TOPOREVK_VS2_LP_ADDR  AUD_TOPODIG_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCCPG1efine PMIC_RG_BAUD_TOPODIG_MAJOR_REV_ASK                      x1
#define PMIC_AUD_TOPOCBSFPI_TRAP_SHIFT                       7
#defineAUD_TOPODBI
#define PMIC_AUD_TOPOCBSF    \
	MT6359_BUCK_VS1_OP _UCC C CCG13
#define PMIC_AUD_TOPOCBSFASK                                K_VS2_LP_ADDR  AUD_TOPOBIXFPI_TRAP_SHIFT                       7
#defineAUD_TOPODBI
#define PMIC_AUD_TOPOBIXF    \
	MT6359_BUCK_VS1_OP_UCCU C CCG13
#define PMIC_AUD_TOPOBIXFASK                                1
#define PMIC_AUD_TOPOESPFPI_TRAP_SHIFT                       7
#defineAUD_TOPODBI
#define PMIC_AUD_TOPOESPF    \
	MT6359_BUCK_VS1_OP_UCCU C CCG1eF1
#define PMICAUD_TOPOESPFASK                                x1
#define PMICAUD_TOPOFPIFPI_TRAP_SHIFT                       7
#defineAUD_TOPODXI
#define PMIC_AUD_TOPOFPIF    \
	MT6359_BUCK_VS1_OP_UCCU C CCG1eF1
#define PMICAUD_TOPOFPIFASK                            C CCG
#define PMIC_AUD_TOPOCLK_OFFSET_PI_TRAP_SHIFT                7
#defineAUD_TOPOCKPDN_TPMG
#define PMIC_AUD_TOPOCLK_OFFSET_    \
	MT6359_BUCK_VS1_OP_UCG1eF1
#define PMICAUD_TOPOCLK_OFFSET_ASK                         K_VS2_LP_ADDR  AUD_TOPORST_OFFSET_PI_TRAP_SHIFT                7
#defineAUD_TOPOCKPDN_TPMG
#define PMIC_AUD_TOPORST_OFFSET_    \
	MT6359_BUCK_VS1_OP_UCG1eF1
#define PMICAUD_TOPORST_OFFSET_ASK                         x1
#define PMICAUD_TOPOINT_OFFSET_PI_TRAP_SHIFT                7
#defineAUD_TOPOCKPDN_TPM
#define PMIC_DAUD_TOPOINT_OFFSET_    \
	MT6359_BUCK_VS1_OP_UCG1eF1
#define PMICAUD_TOPOINT_OFFSET_ASK                         K_VS2_LP_ADDR  AUD_TOPOINT_LN_FPI_TRAP_SHIFT                   7
#defineAUD_TOPOCKPDN_TPM
#define PMIC_DAUD_TOPOINT_LN_F    \
	MT6359_BUCK_VS1_OP_UCCUCG1eF1
#define PMICAUD_TOPOINT_LN_FASK                            x1
#define PMICRG_ACCDET_CK_PDN_PI_TRAP_SHIFT                  7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     ACCDET_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAACCDET_CK_PDN_ASK                           K_VS2_LP_ADDR  G_BAUD_CK_PDN_PI_TRAP_SHIFT                     7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     AUD_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAAUD_CK_PDN_ASK                            C 
#define PMIC_D_DAAUDIF_CK_PDN_PI_TRAP_SHIFT                   7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     AUDIF_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAAUDIF_CK_PDN_ASK                            1
#define PMIC_RGGZCD13M_CK_PDN_PI_TRAP_SHIFT                  7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     ZCD13M_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAZCD13M_CK_PDN_ASK                           x1
#define PMICG_BAUDNCP_CK_PDN_PI_TRAP_SHIFT                  7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     AUDNCP_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAAUDNCP_CK_PDN_ASK                           6#define PMIC_DRGAPAD_AUD_CLK_MISO_CK_PDN_PI_TRAP_SHIFT        7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     PAD_AUD_CLK_MISO_CK_PDN_    \
	MT6359_BUCKC_G1
#define PMIC_D_DAPAD_AUD_CLK_MISO_CK_PDN_ASK                 x1
#define PMIC_RGAUD_INTRP_CK_PDN_PI_TRAP_SHIFT               7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     AUD_INTRP_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_D_DAAUD_INTRP_CK_PDN_ASK                        x1
#define PMIC_DAVOW32K_CK_PDN_PI_TRAP_SHIFT                  7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     VOW32K_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVOW32K_CK_PDN_ASK                           x1
#define PMIC_RGGVOW13M_CK_PDN_PI_TRAP_SHIFT                  7
#defineAUD_TOPOCKPDN_CONK_VS2_LP_ADDR     VOW13M_CK_PDN_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAVOW13M_CK_PDN_ASK                           x3
#define PMIC__DAAUD_TOPOCKPDN_CONK_SET_PI_TRAP_SHIFT         7
#defineAUD_TOPOCKPDN_CONK_SET
#define PMIC__DAAUD_TOPOCKPDN_CONK_SET_    \
	MT6359_BUCK_VSG13eeF1
#define PMIC_DAAUD_TOPOCKPDN_CONK_SET_ASK                  K_VS2_LP_ADDR     AUD_TOPOCKPDN_CONK_CLRFPI_TRAP_SHIFT         7
#defineAUD_TOPOCKPDN_CONK_CLR_VS2_LP_ADDR     AUD_TOPOCKPDN_CONK_CLRF    \
	MT6359_BUCK_VSG13eeF1
#define PMIC_DAAUD_TOPOCKPDN_CONK_CLRFASK                  K_VS2_LP_ADDR     AUD_CK_CKAEN_PI_TRAP_SHIFT                   7
#defineAUD_TOPOCKAEN_CONK_VS2_LP_ADDR     AUD_CK_CKAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAAUD_CK_CKAEN_ASK                            1
#define PMIC_RGGAUDIF_CK_CKAEN_PI_TRAP_SHIFT                 7
#defineAUD_TOPOCKAEN_CONK_VS2_LP_ADDR     AUDIF_CK_CKAEN_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAAUDIF_CK_CKAEN_ASK                          1
#define PMIC_RG_AUD_TOPOCKAEN_CONK_SET_PI_TRAP_SHIFT         7
#defineAUD_TOPOCKAEN_CONK_SET
#define PMIC_RG_AUD_TOPOCKAEN_CONK_SET_    \
	MT6359_BUCK_VSG1F1
#define PMIC_DAAUD_TOPOCKAEN_CONK_SET_ASK                  K_VS2_LP_ADDR     AUD_TOPOCKAEN_CONK_CLRFPI_TRAP_SHIFT         7
#defineAUD_TOPOCKAEN_CONK_CLR_VS2_LP_ADDR     AUD_TOPOCKAEN_CONK_CLRF    \
	MT6359_BUCK_VSG1F1
#define PMIC_DAAUD_TOPOCKAEN_CONK_CLRFASK                  K_VS2_LP_ADDR     AUD26M_CK_TST_DISFPI_TRAP_SHIFT              7
#defineAUD_TOPOCKTST_CONK_VS2_LP_ADDR     AUD26M_CK_TST_DISF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DAAUD26M_CK_TST_DISFASK                       K_VS2_LP_ADDR     AUD_CK_TSTAEN_PI_TRAP_SHIFT                  7
#defineAUD_TOPOCKTST_CONK_VS2_LP_ADDR     AUD_CK_TSTAEN_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAAUD_CK_TSTAEN_ASK                           1
#define PMIC_RGGAUDIF_CK_TSTAEN_PI_TRAP_SHIFT                7
#defineAUD_TOPOCKTST_CONK_VS2_LP_ADDR     AUDIF_CK_TSTAEN_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAAUDIF_CK_TSTAEN_ASK                         1
#define PMIC_RG_AUD26M_CK_TSTAEN_PI_TRAP_SHIFT               7
#defineAUD_TOPOCKTST_CONK_VS2_LP_ADDR     AUD26M_CK_TSTAEN_    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_D_DAAUD26M_CK_TSTAEN_ASK                        1
#define PMIC_RG_VOW13M_CK_TST_DISFPI_TRAP_SHIFT              7
#defineAUD_TOPOCKTST_CONK_VS2_LP_ADDR     VOW13M_CK_TST_DISF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DAVOW13M_CK_TST_DISFASK                       x1
#define PMIC_DAVOW13M_CK_TSTAEN_PI_TRAP_SHIFT               7
#defineAUD_TOPOCKTST_CONK_VS2_LP_ADDR     VOW13M_CK_TSTAEN_    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_D_DAVOW13M_CK_TSTAEN_ASK                        x1
#define PMIC_RGAUD_INTRP_CK_PDN_HWN_FPI_TRAP_SHIFT          7
#defineAUD_TOPOCLK_HWN_FCONK_VS2_LP_ADDR     AUD_INTRP_CK_PDN_HWN_F \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAAUD_INTRP_CK_PDN_HWN_FASK                   K_VS2_LP_ADDR     AUD_INTRP_CK_PND_HWN_FCONK_SET_PI_TRAP_SHIFT 7
#defineAUD_TOPOCLK_HWN_FCONK_SET
#define PMIC_RG_AUD_INTRP_CK_PND_HWN_FCONK_SET_ \
	MT6359_BUG1eFeF1
#define PMIC_DAAUD_INTRP_CK_PND_HWN_FCONK_SET_ASK          K_VS2_LP_ADDR     AUD_INTRP_CLK_PDN_HWN_FCONK_CLRFPI_TRAP_SHIF 7
#defineAUD_TOPOCLK_HWN_FCONK_CLR_VS2_LP_ADDR     AUD_INTRP_CLK_PDN_HWN_FCONK_CLRF \
	MT6359_BG1eFeF1
#define PMIC_DAAUD_INTRP_CLK_PDN_HWN_FCONK_CLRFASK         K_VS2_LP_ADDR     AUDIOORST_PI_TRAP_SHIFT                      7
#defineAUD_TOPORST_CONK_VS2_LP_ADDR     AUDIOORST_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_D   AUDIOORST_ASK                               K_VS2_LP_ADDR  _DAACCDET_RST_PI_TRAP_SHIFT                     7
#defineAUD_TOPORST_CONK_VS2_LP_ADDR     ACCDET_RST_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAACCDET_RST_ASK                            C 
#define PMIC_D_DAZCDORST_PI_TRAP_SHIFT                        7
#defineAUD_TOPORST_CONK_VS2_LP_ADDR     ZCDORST_    \
	MT6359_BUCK_VS1_OP_UCCU C CCCG1
#define PMIC_D_DAZCDORST_ASK                                 1
#define PMIC_RGGAUDNCP_RST_PI_TRAP_SHIFT                     7
#defineAUD_TOPORST_CONK_VS2_LP_ADDR     AUDNCP_RST_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_DAAUDNCP_RST_ASK                              1
#define PMIC_RG_AUD_TOPORST_CONK_SET_PI_TRAP_SHIFT           7
#defineAUD_TOPORST_CONK_SET
#define PMIC_RG_AUD_TOPORST_CONK_SET_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICRG_AUD_TOPORST_CONK_SET_ASK                    K_VS2_LP_ADDR  RG_AUD_TOPORST_CONK_CLRFPI_TRAP_SHIFT           7
#defineAUD_TOPORST_CONK_CLR_VS2_LP_ADDR     AUD_TOPORST_CONK_CLRF \
	MT6359_BUCK_VS1__UCG1F1
#define PMICRG_AUD_TOPORST_CONK_CLRFASK                    K_VS2_LP_ADDR  BANK_ACCDET_SWRST_PI_TRAP_SHIFT                 7
#defineAUD_TOPORST_BANK_CONK_VS2_LP_ADDR  BANK_ACCDET_SWRST_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DBANK_ACCDET_SWRST_ASK                          K_VS2_LP_ADDR  BANK_AUDIOOSWRST_PI_TRAP_SHIFT                  7
#defineAUD_TOPORST_BANK_CONK_VS2_LP_ADDR  BANK_AUDIOOSWRST_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_DBANK_AUDIOOSWRST_ASK                           
#define PMIC_DBANK_AUDZCDOSWRST_PI_TRAP_SHIFT                 7
#defineAUD_TOPORST_BANK_CONK_VS2_LP_ADDR  BANK_AUDZCDOSWRST_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DBANK_AUDZCDOSWRST_ASK                          1
#define PMIC__RGINTON_FPUDIOOPI_TRAP_SHIFT                   7
#defineAUD_TOPOINTOCONK_VS2_LP_ADDR     INTON_FPUDIOO    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_D_DAINTON_FPUDIOOASK                            K_VS2_LP_ADDR     INTON_FPCCDET_PI_TRAP_SHIFT                  7
#defineAUD_TOPOINTOCONK_VS2_LP_ADDR     INTON_FPCCDET_    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_D_DAINTON_FPCCDET_ASK                           x1
#define PMICG_BINTON_FPCCDET_EINT0_PI_TRAP_SHIFT            7
#defineAUD_TOPOINTOCONK_VS2_LP_ADDR     INTON_FPCCDET_EINT0_ \
	MT6359_BUCK_VS1__UCCG1
#define PMIC_D_DAINTON_FPCCDET_EINT0_ASK                     6#define PMIC_DRGAINTON_FPCCDET_EINT1_PI_TRAP_SHIFT            7
#defineAUD_TOPOINTOCONK_VS2_LP_ADDR     INTON_FPCCDET_EINT1_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_D_DAINTON_FPCCDET_EINT1_ASK                     x1
#define PMIC_RGAUD_INT_CONK_SET_PI_TRAP_SHIFT               7
#defineAUD_TOPOINTOCONK_SET
#define PMIC_RG_AUD_INT_CONK_SET_ \
	MT6359_BUCK_VS1__UCS1_OG1eFeF1
#define PMIC_DAAUD_INT_CONK_SET_ASK                    S1_OG1
#define PMIC_DAAUD_INT_CONK_CLRFPI_TRAP_SHIFT               7
#defineAUD_TOPOINTOCONK_CLR_VS2_LP_ADDR     AUD_INT_CONK_CLRF \
	MT6359_BUCK_VS1__UCS1_OG1eFeF1
#define PMIC_DAAUD_INT_CONK_CLRFASK                    S1_OG1
#define PMIC_DAINT_ \
	FPUDIOOPI_TRAP_SHIFT                 7
#defineAUD_TOPOINTO \
	FCONK_VS2_LP_ADDR     INTO \
	FPUDIOO    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_DAINTO \
	FPUDIOOASK                          K_VS2_LP_ADDR     INTO \
	FPCCDET_PI_TRAP_SHIFT                7
#defineAUD_TOPOINTO \
	FCONK_VS2_LP_ADDR     INTO \
	FPCCDET_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D_DAINTO \
	FPCCDET_ASK                         x1
#define PMICG_BINTO \
	FPCCDET_EINT0_PI_TRAP_SHIFT          7
#defineAUD_TOPOINTO \
	FCONK_VS2_LP_ADDR     INTO \
	FPCCDET_EINT0_ \
	MT6359_BUCK_VS1__UG1
#define PMIC_D_DAINTO \
	FPCCDET_EINT0_ASK                   6#define PMIC_DRGAINTO \
	FPCCDET_EINT1_PI_TRAP_SHIFT          7
#defineAUD_TOPOINTO \
	FCONK_VS2_LP_ADDR     INTO \
	FPCCDET_EINT1_    \
	MT6359_BUCK_VS1G1
#define PMIC_D_DAINTO \
	FPCCDET_EINT1_ASK                   x1
#define PMIC_RGAUD_INT_ \
	FCONK_SET_PI_TRAP_SHIFT          7
#defineAUD_TOPOINTO \
	FCONK_SET
#define PMIC_RG_AUD_INT_ \
	FCONK_SET_    \
	MT6359_BUCK_VS1G1eF1
#define PMIC_DAAUD_INT_ \
	FCONK_SET_ASK                   K_VS2_LP_ADDR     AUD_INT_ \
	FCONK_CLRFPI_TRAP_SHIFT          7
#defineAUD_TOPOINTO \
	FCONK_CLR_VS2_LP_ADDR     AUD_INT_ \
	FCONK_CLRF    \
	MT6359_BUCK_VS1G1eF1
#define PMIC_DAAUD_INT_ \
	FCONK_CLRFASK                   K_VS2_LP_ADDR     INTOSTATUSFPUDIOOPI_TRAP_SHIFT               7
#defineAUD_TOPOINTOSTATUSK_VS2_LP_ADDR     INTOSTATUSFPUDIOO    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_D_DAINTOSTATUSFPUDIOOASK                    S1_OG1
#define PMIC_DAINT_STATUSFPCCDET_PI_TRAP_SHIFT              7
#defineAUD_TOPOINTOSTATUSK_VS2_LP_ADDR     INTOSTATUSFPCCDET_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D_DAINTOSTATUSFPCCDET_ASK                       x1
#define PMICG_BINTOSTATUSFPCCDET_EINT0_PI_TRAP_SHIFT        7
#defineAUD_TOPOINTOSTATUSK_VS2_LP_ADDR     INTOSTATUSFPCCDET_EINT0_ \
	MT6359_BUCK_VS1_G1
#define PMIC_D_DAINTOSTATUSFPCCDET_EINT0_ASK                 6#define PMIC_DRGAINTOSTATUSFPCCDET_EINT1_PI_TRAP_SHIFT        7
#defineAUD_TOPOINTOSTATUSK_VS2_LP_ADDR     INTOSTATUSFPCCDET_EINT1_    \
	MT6359_BUCK_VG1
#define PMIC_D_DAINTOSTATUSFPCCDET_EINT1_ASK                 x1
#define PMIC_RGINTORAWOSTATUSFPUDIOOPI_TRAP_SHIFT           7
#defineAUD_TOPOINTORAWOSTATUSK_VS2_LP_ADDR     INTORAWOSTATUSFPUDIOO \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAINTORAWOSTATUSFPUDIOOASK                    K_VS2_LP_ADDR  RG_INTORAWOSTATUSFPCCDET_PI_TRAP_SHIFT          7
#defineAUD_TOPOINTORAWOSTATUSK_VS2_LP_ADDR     INTORAWOSTATUSFPCCDET_    \
	MT6359_BUCK_VS1G1
#define PMIC_D_DAINTORAWOSTATUSFPCCDET_ASK                   x1
#define PMICG_BINTORAWOSTATUSFPCCDET_EINT0_PI_TRAP_SHIFT    7
#defineAUD_TOPOINTORAWOSTATUSK_VS2_LP_ADDR     INTORAWOSTATUSFPCCDET_EINT0_ \
	MT6359_BUCK_G1
#define PMIC_D_DAINTORAWOSTATUSFPCCDET_EINT0_ASK             6#define PMIC_DRGAINTORAWOSTATUSFPCCDET_EINT1_PI_TRAP_SHIFT    7
#defineAUD_TOPOINTORAWOSTATUSK_VS2_LP_ADDR     INTORAWOSTATUSFPCCDET_EINT1_    \
	MT6359_BUG1
#define PMIC_D_DAINTORAWOSTATUSFPCCDET_EINT1_ASK             x1
#define PMIC_RGAUD_TOPOINTOPOLARITYOPI_TRAP_SHIFT           7
#defineAUD_TOPOINTOMISCFCONK_VS2_LP_ADDR     AUD_TOPOINTOPOLARITYO \
	MT6359_BUCK_VS1__UCG1
#define PMIC_D_DAAUD_TOPOINTOPOLARITYOASK                    K_VS2_LP_ADDR  RG_AUD_TOPOMONFAEN_PI_TRAP_SHIFT                7
#defineAUD_TOPOMONFCONK_VS2_LP_ADDR     AUD_TOPOMONFAEN_    \
	MT6359_BUCK_VS1_OP_UCG1x1
#define PMIC_RGAUD_TOPOMONFAEN_ASK                         K_VS2_LP_ADDR     AUD_CLK_INTOMONFFLAGFAEN_PI_TRAP_SHIFT       7
#defineAUD_TOPOMONFCONK_VS2_LP_ADDR     AUD_CLK_INTOMONFFLAGFAEN_    \
	MT6359_BUCK_G1eF1
#define PMIC_DAAUD_CLK_INTOMONFFLAGFAEN_ASK                1
#define PMIC_RG_AUD_CLK_INTOMONFFLAGFN_FPI_TRAP_SHIFT        7
#defineAUD_TOPOMONFCONK_VS2_LP_ADDR     AUD_CLK_INTOMONFFLAGFN_F    \
	MT6359_BUCKC_G1
#define PMIC_D_DAAUD_CLK_INTOMONFFLAGFN_FASK                 x
#define PMIC_DPUDIOODIG_ANA_IDFPI_TRAP_SHIFT                  7
#definePUDIOODIG_DSN_ID1
#define PMICPUDIOODIG_ANA_IDF    \
	MT6359_BUCK_VS1_OP_UCCCG1eF1
#define PMICPUDIOODIG_ANA_IDFASK                           K_VS2_LP_ADDR  AUDIOODIG_DIG_IDFPI_TRAP_SHIFT                  7
#definePUDIOODIG_DSN_ID1
#define PMICPUDIOODIG_DIG_IDF    \
	MT6359_BUCK_VS1_OP_UCCCG1eF1
#define PMICPUDIOODIG_DIG_IDFASK                           81
#define PMICPUDIOODIG_ANA_MINOR_REV_PI_TRAP_SHIFT           7
#definePUDIOODIG_DSN_REVK_VS2_LP_ADDR  AUDIOODIG_ANA_MINOR_REV_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICAUDIOODIG_ANA_MINOR_REV_ASK                    K_VS2_LP_ADDR  AUDIOODIG_ANA_MAJOR_REV_PI_TRAP_SHIFT           7
#definePUDIOODIG_DSN_REVK_VS2_LP_ADDR  AUDIOODIG_ANA_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICAUDIOODIG_ANA_MAJOR_REV_ASK                    41
#define PMICPUDIOODIG_DIG_MINOR_REV_PI_TRAP_SHIFT           7
#definePUDIOODIG_DSN_REVK_VS2_LP_ADDR  AUDIOODIG_DIG_MINOR_REV_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICAUDIOODIG_DIG_MINOR_REV_ASK                    81
#define PMICAUDIOODIG_DIG_MAJOR_REV_PI_TRAP_SHIFT           7
#definePUDIOODIG_DSN_REVK_VS2_LP_ADDR  AUDIOODIG_DIG_MAJOR_REV_ \
	MT6359_BUCK_VS1__UCG1F1
#define PMICAUDIOODIG_DIG_MAJOR_REV_ASK                    
1
#define PMIC_PUDIOODIG_DSN_CBSFPI_TRAP_SHIFT                 7
#definePUDIOODIG_DSN_DBI
#define PMIC_AUDIOODIG_DSN_CBSF    \
	MT6359_BUCK_VS1_OP_UCCG13
#define PMIC_AUDIOODIG_DSN_CBSFASK                          K_VS2_LP_ADDR  AUDIOODIG_DSN_BIXFPI_TRAP_SHIFT                 7
#definePUDIOODIG_DSN_DBI
#define PMIC_AUDIOODIG_DSN_BIXF    \
	MT6359_BUCK_VS1_OP_UCCG13
#define PMIC_AUDIOODIG_DSN_BIXFASK                          1
#define PMIC_AUDIOODIG_1OESPFPI_TRAP_SHIFT                   7
#definePUDIOODIG_DSN_DBI
#define PMIC_AUDIOODIG_1OESPF    \
	MT6359_BUCK_VS1_OP_UCCU G1eF1
#define PMICPUDIOODIG_1OESPFASK                            81
#define PMICAUDIOODIG_DSN_FPIFPI_TRAP_SHIFT                 7
#definePUDIOODIG_DSN_DXI
#define PMIC_AUDIOODIG_DSN_FPIF    \
	MT6359_BUCK_VS1_OP_UCCG1eF1
#define PMICAUDIOODIG_DSN_FPIFASK                          K_VS2_LP_ADDR  AFE_O_FPI_TRAP_SHIFT                            7
#definePFE_UL_DN_CONK_VS2_LP_ADDR  AFE_O_F    \
	MT6359_BUCK_VS1_OP_UCCU C CCC_UCCG1
#define PMIC_DPFE_O_FASK                                     K_VS2_LP_ADDR  AFE_DN_LRFAWAPFPI_TRAP_SHIFT                    7
#definePFE_UL_DN_CONK_VS2_LP_ADDR  AFE_DN_LRFAWAPF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_DAFE_DN_LRFAWAPFASK                             x41
#define PMICPFE_UL_LRFAWAPFPI_TRAP_SHIFT                    7
#definePFE_UL_DN_CONK_VS2_LP_ADDR  AFE_UN_LRFAWAPF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_DAFE_UN_LRFAWAPFASK                             xx1
#define PMICDN_2_SRC_O_FTMP_CTL_PREFPI_TRAP_SHIFT           7
#definePFE_DN_SRC2FCONK_L1
#define PMICDN_2_SRC_O_FTMP_CTL_PREF \
	MT6359_BUCK_VS1__UCG1
#define PMIC_DDN_2_SRC_O_FTMP_CTL_PREFASK                    K_VS2_LP_ADDR  C_TWOODIGITAN_ R  CTN_PI_TRAP_SHIFT             7
#definePFE_UL_SRC_CONK_H_VS2_LP_ADDR  C_TWOODIGITAN_ R  CTN_ \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  C_TWOODIGITAN_ R  CTN_ASK                      7_VS2_LP_ADDR  C_DIGDR  PHASEFAEN_CH2 CTN_PI_TRAP_SHIFT        7
#definePFE_UL_SRC_CONK_H_VS2_LP_ADDR  C_DIGDR  PHASEFAEN_CH2 CTN_    \
	MT6359_BUCKC_G17_VS2_LP_ADDR  C_DIGDR  PHASEFAEN_CH2 CTN_ASK                 8_VS2_LP_ADDR  C_DIGDR  PHASEFAEN_CH1 CTN_PI_TRAP_SHIFT        7
#definePFE_UL_SRC_CONK_H_VS2_LP_ADDR  C_DIGDR  PHASEFAEN_CH1 CTN_    \
	MT6359_BUCKC_G17_VS2_LP_ADDR  C_DIGDR  PHASEFAEN_CH1 CTN_ASK                 x
#define PMIC_DUL_SRC_O_FTMP_CTL_PI_TRAP_SHIFT                 7
#definePFE_UL_SRC_CONK_L#define PMIC_DUL_SRC_O_FTMP_CTL_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DUL_SRC_O_FTMP_CTL_ASK                          K_VS2_LP_ADDR  UL_SDM_3_LEVEN_CTL_PI_TRAP_SHIFT                7
#definePFE_UL_SRC_CONK_L#define PMIC_DUL_SDM_3_LEVEN_CTL_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DUL_SDM_3_LEVEN_CTL_ASK                         
#define PMIC_DUL_LOOPOBACK_MODE CTN_PI_TRAP_SHIFT             7
#definePFE_UL_SRC_CONK_L#define PMIC_DUL_LOOPOBACK_MODE CTN_ \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  UL_LOOPOBACK_MODE CTN_ASK                      1
#define PMIC_DIGDR  3P25M_1P625M_SEN_CTL_PI_TRAP_SHIFT       7
#definePFE_UL_SRC_CONK_L#define PMIC_DDIGDR  3P25M_1P625M_SEN_CTL_    \
	MT6359_BUCK_G1
#define PMIC_DDIGDR  3P25M_1P625M_SEN_CTL_ASK                x1
#define PMICDIGDR  4P33M_SEN_CTL_PI_TRAP_SHIFT      T       7
#definePFE_UL_SRC_CONK_L#define PMIC_DDIGDR  4P33M_SEN_CTL_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DDIGDR  4P33M_SEN_CTL_ASK                       6#define PMIC_DDIC_DLOW_POWER_MODE CTN_PI_TRAP_SHIFT           7
#definePFE_UL_SRC_CONK_L#define PMIC_DDIC_DLOW_POWER_MODE CTN_ \
	MT6359_BUCK_VS1__UCG13
#define PMIC_DIC_DLOW_POWER_MODE CTN_ASK                    
41
#define PMICPDDA6 C_TWOODIGITAN_ R  CTN_PI_TRAP_SHIFT       7
#definePFE_PDDA6 L_SRC_CONK_H_VS2_LP_ADDR  PDDA6 C_TWOODIGITAN_ R  CTN_    \
	MT6359_BUCK_G1
#define PMIC_DPDDA6 C_TWOODIGITAN_ R  CTN_ASK                7#define PMIC_DPDDA6 C_DIGDR  PHASEFAEN_CH2 CTN_PI_TRAP_SHIFT  7
#definePFE_PDDA6 L_SRC_CONK_H_VS2_LP_ADDR  PDDA6 C_DIGDR  PHASEFAEN_CH2 CTN_    \
	MT6359_G17_VS2_LP_ADDR  PDDA6 C_DIGDR  PHASEFAEN_CH2 CTN_ASK           81
#define PMICADDA6 C_DIGDR  PHASEFAEN_CH1 CTN_PI_TRAP_SHIFT  7
#definePFE_PDDA6 L_SRC_CONK_H_VS2_LP_ADDR  PDDA6 C_DIGDR  PHASEFAEN_CH1 CTN_    \
	MT6359_G17_VS2_LP_ADDR  PDDA6 C_DIGDR  PHASEFAEN_CH1 CTN_ASK           x
#define PMIC_DPDDA6 UL_SRC_O_FTMP_CTL_PI_TRAP_SHIFT           7
#definePFE_PDDA6 UL_SRC_CONK_L#define PMIC_DPDDA6 UL_SRC_O_FTMP_CTL_ \
	MT6359_BUCK_VS1__UCG1
#define PMIC_DPDDA6 UL_SRC_O_FTMP_CTL_ASK                    K_VS2_LP_ADDR  ADDA6 UL_SDM_3_LEVEN_CTL_PI_TRAP_SHIFT          7
#definePFE_PDDA6 UL_SRC_CONK_L#define PMIC_DPDDA6 UL_SDM_3_LEVEN_CTL_    \
	MT6359_BUCK_VS1G1
#define PMIC_DPDDA6 UL_SDM_3_LEVEN_CTL_ASK                   
#define PMIC_DPDDA6 UL_LOOPOBACK_MODE CTN_PI_TRAP_SHIFT       7
#definePFE_PDDA6 UL_SRC_CONK_L#define PMIC_DPDDA6 UL_LOOPOBACK_MODE CTN_ \
	MT6359_BUCK_VS1G1
#define PMIC_DPDDA6 UL_LOOPOBACK_MODE CTN_ASK                1
#define PMIC_ADDA6 DIGDR  3P25M_1P625M_SEN_CTL_PI_TRAP_SHIFT 7
#definePFE_PDDA6 UL_SRC_CONK_L#define PMIC_DPDDA6 DIGDR  3P25M_1P625M_SEN_CTL_    \
	MT6359G1
#define PMIC_DPDDA6 DIGDR  3P25M_1P625M_SEN_CTL_ASK          5#define PMIC_DPDDA6 DIGDR  4P33M_SEN_CTL_PI_TRAP_SHIFT      T 7
#definePFE_PDDA6 UL_SRC_CONK_L#define PMIC_DPDDA6 DIGDR  4P33M_SEN_CTL_    \
	MT6359_BUCK_VG1
#define PMIC_DPDDA6 DIGDR  4P33M_SEN_CTL_ASK                 6#define PMIC_DPDDA6 DIC_DLOW_POWER_MODE CTN_PI_TRAP_SHIFT     7
#definePFE_PDDA6 UL_SRC_CONK_L#define PMIC_DPDDA6 DIC_DLOW_POWER_MODE CTN_ \
	MT6359_BUCK_VG13
#define PMIC_ADDA6 DIC_DLOW_POWER_MODE CTN_ASK              
41
#define PMICDN_SINE_O_FPI_TRAP_SHIFT                        7
#definePFE_TOPOCONK_VS2_LP_ADDR  DN_SINE_O_F    \
	MT6359_BUCK_VS1_OP_UCCU C CCCG1
#define PMIC_DDN_SINE_O_FASK                                 K_VS2_LP_ADDR  UL_SINE_O_FPI_TRAP_SHIFT                        7
#definePFE_TOPOCONK_VS2_LP_ADDR  UN_SINE_O_F    \
	MT6359_BUCK_VS1_OP_UCCU C CCCG1
#define PMIC_DUN_SINE_O_FASK                                 
#define PMIC_DMTKAIF_SINE_O_FPI_TRAP_SHIFT                    7
#definePFE_TOPOCONK_VS2_LP_ADDR  MTKAIF_SINE_O_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_DMTKAIF_SINE_O_FASK                             1
#define PMIC_ADDA6 UL_SINE_O_FPI_TRAP_SHIFT                  7
#definePFE_TOPOCONK_VS2_LP_ADDR  ADDA6 UL_SINE_O_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_DADDA6 UL_SINE_O_FASK                           3
#define PMIC_ADDA6 MTKAIF_SINE_O_FPI_TRAP_SHIFT              7
#definePFE_TOPOCONK_VS2_LP_ADDR  ADDA6 MTKAIF_SINE_O_F    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DADDA6 MTKAIF_SINE_O_FASK                       41
#define PMICPDN_RESERVEDFPI_TRAP_SHIFT                      7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PDN_RESERVEDF    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DPDN_RESERVEDFASK                               K_VS2_LP_ADDR  PDN_PFE_TESTMODEN_CTL_PI_TRAP_SHIFT      T      7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PDN_PFE_TESTMODEN_CTL_ \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  PDN_PFE_TESTMODEN_CTL_ASK                      x_VS2_LP_ADDR  PWR_CLK_DISFCTL_PI_TRAP_SHIFT                   7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PWR_CLK_DISFCTL_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_DPWR_CLK_DISFCTL_ASK                            1
#define PMIC_PDN_I2S_DN_CTL_PI_TRAP_SHIFT                    7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PDN_I2S_DN_CTL_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_DPDN_I2S_DN_CTL_ASK                             3_VS2_LP_ADDR  PDN_PDDA6 AD  CTN_PI_TRAP_SHIFT                 7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PDN_PDDA6 AD  CTN_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPDN_PDDA6 AD  CTN_ASK                          41
#define PMICPDN_AD  CTN_PI_TRAP_SHIFT                       7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PDN_PD  CTN_    \
	MT6359_BUCK_VS1_OP_UCCOP_UCCG1
#define PMIC_DPDN_PD  CTN_ASK                                5#define PMIC_DPDN_DA  CTN_PI_TRAP_SHIFT                       7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PDN_DA  CTN_    \
	MT6359_BUCK_VS1_OP_UCCOP_UCCG1
#define PMIC_DPDN_DA  CTN_ASK                                6_VS2_LP_ADDR  PDN_PFE_CTN_PI_TRAP_SHIFT                       7
#definePUDIOOTOPOCONK_VS2_LP_ADDR  PDN_PFE CTN_ \
	MT6359_BUCK_VS1__UCCP_UCCOP_UCCG1
#define PMIC_DPDN_PFE CTN_ASK                                7_VS2_LP_ADDR  PFE MONFAEN_PI_TRAP_SHIFT                       7
#definePFE MONFDEBUGK_VS2_LP_ADDR  AFE_MONFAEN_    \
	MT6359_BUCK_VS1_OP_UCCOP_UCCG1eF1
#define PMICAFE_MONFAEN_ASK                            C CCG
#define PMIC_AUDIOOAYS_TOPOMONFAEN_PI_TRAP_SHIFT             7
#definePFE MONFDEBUGK_VS2_LP_ADDR  AUDIOOAYS_TOPOMONFAEN_ \
	MT6359_BUCK_VS1__UCCPG11F1
#define PMICAUDIOOAYS_TOPOMONFAEN_ASK                      x1
#define PMICAUDIOOAYS_TOPOMONFAWAPFPI_TRAP_SHIFT            7
#definePFE MONFDEBUGK_VS2_LP_ADDR  AUDIOOAYS_TOPOMONFAWAPF    \
	MT6359_BUCK_VS1_OG13
#define PMIC_AUDIOOAYS_TOPOMONFAWAPFASK                     
41
#define PMICCCI_SCRAMBLER_N_FPI_TRAP_SHIFT                  7
#defineAFUNICAUD_CONK_VS2_LP_ADDR  CCI_SCRAMBLER_N_F    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_DCCI_SCRAMBLER_N_FASK                           K_VS2_LP_ADDR  CCI_AUD_SDM_7BITFAEN_PI_TRAP_SHIFT              7
#defineAFUNICAUD_CONK_VS2_LP_ADDR  CCI_AUD_SDM_7BITFAEN_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DCCI_AUD_SDM_7BITFAEN_ASK                       
#define PMIC_DCCI_AUD_SDM_MUTERFPI_TRAP_SHIFT                 7
#defineAFUNICAUD_CONK_VS2_LP_ADDR  CCI_AUD_SDM_MUTERF    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DCCI_AUD_SDM_MUTERFASK                          1
#define PMIC_CCI_AUD_SDM_MUTEL_PI_TRAP_SHIFT                 7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_AUD_SDM_MUTEN_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DCCI_AUD_SDM_MUTEN_ASK                          1
#define PMIC_CCI_AUD_SPLITFTEST_N_FPI_TRAP_SHIFT             7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_AUD_SPLITFTEST_N_F \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  CCI_AUD_SPLITFTEST_N_FASK                      1
#define PMIC_CCI_ZEROAPAD_DISABLEFPI_TRAP_SHIFT              7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_ZEROAPAD_DISABLEF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DCCI_ZEROAPAD_DISABLEFASK                       x1
#define PMICCCI_AUD_IDA  TEST_N_FPI_TRAP_SHIFT              7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_AUD_IDA  TEST_N_F    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DCCI_AUD_IDA  TEST_N_FASK                       6#define PMIC_DCCI_SPLT_SCRMB_O_FPI_TRAP_SHIFT                 7
#defineAFUNICAUD_CONK_VS2_LP_ADDR  CCI_SPLT_SCRMB_O_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DCCI_SPLT_SCRMB_O_FASK                          7_VS2_LP_ADDR  CCI_SPLT_SCRMB_CLK_O_FPI_TRAP_SHIFT             7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_SPLT_SCRMB_CLK_O_F \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  CCI_SPLT_SCRMB_CLK_O_FASK                      x1
#define PMICCCI_RAND_N_FPI_TRAP_SHIFT                       7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_RAND_N_F \
	MT6359_BUCK_VS1__UCCP_UCCOP_UCCG1
#define PMIC_DCCI_RAND_N_FASK                            C CC9#define PMIC_DCCI_LCH_INV_PI_TRAP_SHIFT                       7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_LCH_INV_ \
	MT6359_BUCK_VS1__UCCP_UCCOP_UCCG1
#define PMIC_DCCI_LCH_INV_ASK                            C CC1K_VS2_LP_ADDR  CCI_SCRAMBLER_CGFN_FPI_TRAP_SHIFT               7
#definePFUNICAUD_CONK_VS2_LP_ADDR  CCI_SCRAMBLER_CGFN_F    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DCCI_SCRAMBLER_CGFN_FASK                        x
#define PMIC_DCCI_AUDIOOFIFO_WPTRFPI_TRAP_SHIFT               7
#defineAFUNICAUD_CONK_VS2_LP_ADDR  CCI_AUDIOOFIFO_WPTRF    \
	MT6359_BUCK_VS1_OP_UG17_VS2_LP_ADDR  CCI_AUDIOOFIFO_WPTRFASK                        x1
#define PMIC_CCI_AUD_ANACK_AEN_PI_TRAP_SHIFT                 7
#defineAFUNICAUD_CONK_VS2_LP_ADDR  CCI_AUD_ANACK_AEN_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DCCI_AUD_ANACK_AEN_ASK                          xx1
#define PMICAUD_SDM_TEST_RFPI_TRAP_SHIFT                    7
#defineAFUNICAUD_CON
#define PMIC_DAUD_SDM_TEST_RF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1eF1
#define PMICAUD_SDM_TEST_RFASK                            CK_VS2_LP_ADDR  AUD_SDM_TEST_L_PI_TRAP_SHIFT                    7
#definePFUNICAUD_CON
#define PMIC_DAUD_SDM_TEST_L_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1eF1
#define PMICAUD_SDM_TEST_N_ASK                            Cx1
#define PMICCCI_ACD_FUNICRSTB_PI_TRAP_SHIFT                 7
#defineAFUNICAUD_CON1
#define PMIC_CCI_ACD_FUNICRSTB_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DCCI_ACD_FUNICRSTB_ASK                          K_VS2_LP_ADDR  CCI_AFIFO_CLK_PWDB_PI_TRAP_SHIFT                7
#defineAFUNICAUD_CON1
#define PMIC_CCI_AFIFO_CLK_PWDB_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DCCI_AFIFO_CLK_PWDB_ASK                         
#define PMIC_DCCI_ACD_MODE PI_TRAP_SHIFT                      7
#definePFUNICAUD_CON1
#define PMIC_CCI_ACD_MODE     \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DCCI_ACD_MODE ASK                            C C1
#define PMIC_CCI_AUDIOOFIFO_ENABLEFPI_TRAP_SHIFT             7
#definePFUNICAUD_CON1
#define PMIC_CCI_AUDIOOFIFO_ENABLEF \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  CCI_AUDIOOFIFO_ENABLEFASK                      1
#define PMIC_CCI_AUDIOOFIFO_CLKIN_INV_PI_TRAP_SHIFT          7
#definePFUNICAUD_CON1
#define PMIC_CCI_AUDIOOFIFO_CLKIN_INV_    \
	MT6359_BUCK_VS1G1
#define PMIC_DCCI_AUDIOOFIFO_CLKIN_INV_ASK                   1
#define PMIC_CCI_AUD_DA  ANA_RSTB_AEN_PI_TRAP_SHIFT          7
#definePFUNICAUD_CON1
#define PMIC_CCI_AUD_DA  ANA_RSTB_AEN_    \
	MT6359_BUCK_VS1G1
#define PMIC_DCCI_AUD_DA  ANA_RSTB_AEN_ASK                   6#define PMIC_DCCI_AUD_DA  ANA_MUTEFPI_TRAP_SHIFT              7
#definePFUNICAUD_CON1
#define PMIC_CCI_AUD_DA  ANA_MUTEF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DCCI_AUD_DA  ANA_MUTEFASK                       x1
#define PMIC__SPLITTERFTRUNICRNDFPI_TRAP_SHIFT              7
#definePFUNICAUD_CON1
#define PMIC___SPLITTERFTRUNICRNDF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D__SPLITTERFTRUNICRNDFASK                       x1
#define PMICDIGDR  TESTCK_AEN_PI_TRAP_SHIFT                 7
#defineAFUNICAUD_CON3
#define PMIC_DIGDR  TESTCK_AEN_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DDIGDR  TESTCK_AEN_ASK                          K_VS2_LP_ADDR  DIGDR  TESTCK_ARCFAEN_PI_TRAP_SHIFT             7
#definePFUNICAUD_CON3
#define PMIC_DIGDR  TESTCK_ARCFAEN_ \
	MT6359_BUCK_VS1__UCCPG17
#define PMIC_DIGDR  TESTCK_ARCFAEN_ASK                      1
#define PMIC_SDM_TESTCK_ARCFAEN_PI_TRAP_SHIFT                7
#definePFUNICAUD_CON3
#define PMIC_SDM_TESTCK_ARCFAEN_    \
	MT6359_BUCK_VS1_OP_UCG1x1
#define PMICSDM_TESTCK_ARCFAEN_ASK                         81
#define PMICSDM_ANA13M_TESTCK_ARCFAEN_PI_TRAP_SHIFT         7
#definePFUNICAUD_CON3
#define PMIC_SDM_ANA13M_TESTCK_ARCFAEN_    \
	MT6359_BUCK_VSG1x1
#define PMICSDM_ANA13M_TESTCK_ARCFAEN_ASK                  x1
#define PMIC_SDM_ANA13M_TESTCK_AEN_PI_TRAP_SHIFT             7
#definePFUNICAUD_CON3
#define PMIC_SDM_ANA13M_TESTCK_AEN_ \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  SDM_ANA13M_TESTCK_AEN_ASK                      xx1
#define PMICULOFIFO_WCLK_6P5M_TESTCK_ARCFAEN_PI_TRAP_SHIFT  7
#definePFUNICAUD_CON41
#define PMICULOFIFO_WCLK_6P5M_TESTCK_ARCFAEN_    \
	MT6359_G17_VS2_LP_ADDR  ULOFIFO_WCLK_6P5M_TESTCK_ARCFAEN_ASK           K_VS2_LP_ADDR  UN_FIFO_WCLK_6P5M_TESTCK_AEN_PI_TRAP_SHIFT      7
#definePFUNICAUD_CON41
#define PMICULOFIFO_WCLK_6P5M_TESTCK_AEN_ \
	MT6359_BUCK_VSG1
#define PMIC_DUN_FIFO_WCLK_6P5M_TESTCK_AEN_ASK               3#define PMIC_DUN_FIFO_WDATA_TESTARCFAEN_PI_TRAP_SHIFT         7
#definePFUNICAUD_CON41
#define PMICULOFIFO_WDATA_TESTARCFAEN_    \
	MT6359_BUCK_VSG1
#define PMIC_DUN_FIFO_WDATA_TESTARCFAEN_ASK                  41
#define PMICULOFIFO_WDATA_TESTN_FPI_TRAP_SHIFT              7
#definePFUNICAUD_CON41
#define PMICULOFIFO_WDATA_TESTN_F    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DULOFIFO_WDATA_TESTN_FASK                       x1
#define PMICULOFIFO_DIGDR  WDATA_TESTARCFAEN_PI_TRAP_SHIFT  7
#definePFUNICAUD_CON41
#define PMICULOFIFO_DIGDR  WDATA_TESTARCFAEN_    \
	MT6359_G1
#define PMIC_DULOFIFO_DIGDR  WDATA_TESTARCFAEN_ASK           6#define PMIC_DUN_FIFO_WCLK_INV_PI_TRAP_SHIFT                  7
#definePFUNICAUD_CON41
#define PMICULOFIFO_WCLK_INV_ \
	MT6359_BUCK_VS1__UCCP_UCCOG1
#define PMIC_DUN_FIFO_WCLK_INV_ASK                           x1
#define PMIC__AUD_DA  NEG_LARGE MONOOPI_TRAP_SHIFT          7
#definePFUNICAUD_CONx1
#define PMICG_AUD_DA  NEG_LARGE MONOO    \
	MT6359_BUCK_VS1G1eF1
#define PMIC__AUD_DA  NEG_LARGE MONOOASK                   K_VS2_LP_ADDR   _AUD_DA  POS_LARGE MONOOPI_TRAP_SHIFT          7
#definePFUNICAUD_CONx1
#define PMICG_AUD_DA  POS_LARGE MONOO    \
	MT6359_BUCK_VS1G1eF1
#define PMIC__AUD_DA  POS_LARGE MONOOASK                   x1
#define PMIC__AUD_DA  SWCRSTB_PI_TRAP_SHIFT                 7
#defineAFUNICAUD_CON6#define PMIC_DR_AUD_DA  SWCRSTB_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D__AUD_DA  SWCRSTB_ASK                          K_VS2_LP_ADDR   _AUD_DA  3TH_AEN_PI_TRAP_SHIFT                 7
#defineAFUNICAUD_CON6#define PMIC_DR_AUD_DA  3TH_AEN_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D__AUD_DA  3TH_AEN_ASK                          x#define PMIC_D__AUD_DA  MONOOAEN_PI_TRAP_SHIFT                7
#definePFUNICAUD_CON6#define PMIC_DR_AUD_DA  MONOOAEN_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_D__AUD_DA  MONOOAEN_ASK                         1
#define PMIC_R_AUD_DA  NEG_TINY MONOOPI_TRAP_SHIFT           7
#definePFUNICAUD_CON6#define PMIC_DR_AUD_DA  NEG_TINY MONOO \
	MT6359_BUCK_VS1__UCG13
#define PMIC_R_AUD_DA  NEG_TINY MONOOASK                    41
#define PMIC__AUD_DA  POS_TINY MONOOPI_TRAP_SHIFT           7
#definePFUNICAUD_CON6#define PMIC_DR_AUD_DA  POS_TINY MONOO \
	MT6359_BUCK_VS1__UCG13
#define PMIC_R_AUD_DA  POS_TINY MONOOASK                    6#define PMIC_DR_AUD_DA  NEG_SMALL MONOOPI_TRAP_SHIFT          7
#definePFUNICAUD_CON6#define PMIC_DR_AUD_DA  NEG_SMALL MONOO    \
	MT6359_BUCK_VS1G1e#define PMIC_DR_AUD_DA  NEG_SMALL MONOOASK                   x1
#define PMIC__AUD_DA  POS_SMALL MONOOPI_TRAP_SHIFT          7
#definePFUNICAUD_CON6#define PMIC_DR_AUD_DA  POS_SMALL MONOO    \
	MT6359_BUCK_VS1G1e#define PMIC_DR_AUD_DA  POS_SMALL MONOOASK                   
2#define PMIC_DUN2OFIFO_WCLK_6P5M_TESTCK_ARCFAEN_PI_TRAP_SHIFT 7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2OFIFO_WCLK_6P5M_TESTCK_ARCFAEN_    \
	MT6359G17_VS2_LP_ADDR  UL2OFIFO_WCLK_6P5M_TESTCK_ARCFAEN_ASK          K_VS2_LP_ADDR  UL2OFIFO_WCLK_6P5M_TESTCK_AEN_PI_TRAP_SHIFT     7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2OFIFO_WCLK_6P5M_TESTCK_AEN_    \
	MT6359_BUCG1
#define PMIC_DUN2OFIFO_WCLK_6P5M_TESTCK_AEN_ASK              3#define PMIC_DUN2_FIFO_WDATA_TESTARCFAEN_PI_TRAP_SHIFT        7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2OFIFO_WDATA_TESTARCFAEN_    \
	MT6359_BUCK_VG1
#define PMIC_DUN2OFIFO_WDATA_TESTARCFAEN_ASK                 41
#define PMICUL2OFIFO_WDATA_TESTN_FPI_TRAP_SHIFT             7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2OFIFO_WDATA_TESTN_F \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  UL2OFIFO_WDATA_TESTN_FASK                      x1
#define PMICUL2OFIFO_DIGDR  WDATA_TESTARCFAEN_PI_TRAP_SHIFT 7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2OFIFO_DIGDR  WDATA_TESTARCFAEN_    \
	MT6359G11_VS2_LP_ADDR  UL2OFIFO_DIGDR  WDATA_TESTARCFAEN_ASK          6#define PMIC_DUN2_FIFO_WCLK_INV_PI_TRAP_SHIFT                 7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2OFIFO_WCLK_INV_ \
	MT6359_BUCK_VS1__UCCP_UCCG1
#define PMIC_DUN2OFIFO_WCLK_INV_ASK                          8#define PMIC_DUN2ODIGDR  TESTCK_AEN_PI_TRAP_SHIFT             7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2ODIGDR  TESTCK_AEN_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DUN2ODIGDR  TESTCK_AEN_ASK                      9#define PMIC_DUN2ODIGDR  TESTCK_ARCFAEN_PI_TRAP_SHIFT         7
#definePFUNICAUD_CON7_VS2_LP_ADDR  UL2ODIGDR  TESTCK_ARCFAEN_    \
	MT6359_BUCK_VSG1x1
#define PMICUL2ODIGDR  TESTCK_ARCFAEN_ASK                  xK_VS2_LP_ADDR  SPLITTER1ODITHER_GAI_FPI_TRAP_SHIFT             7
#definePFUNICAUD_CON81
#define PMICSPLITTER1ODITHER_GAI_F    \
	MT6359_BUCK_VS1_OPG1F1
#define PMICSPLITTER1ODITHER_GAI_FASK                      K_VS2_LP_ADDR  SPLITTER2ODITHER_GAI_FPI_TRAP_SHIFT             7
#definePFUNICAUD_CON81
#define PMICSPLITTER2ODITHER_GAI_F    \
	MT6359_BUCK_VS1_OPG1F1
#define PMICSPLITTER2ODITHER_GAI_FASK                      1
#define PMIC_SPLITTER1ODITHER_N_FPI_TRAP_SHIFT               7
#definePFUNICAUD_CON81
#define PMICSPLITTER1ODITHER_N_F    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DSPLITTER1ODITHER_N_FASK                        81
#define PMICSPLITTER2ODITHER_N_FPI_TRAP_SHIFT               7
#definePFUNICAUD_CON81
#define PMICSPLITTER2ODITHER_N_F    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DSPLITTER2ODITHER_N_FASK                        9#define PMIC_DCCI_SCRAMBLER_N_F2NDFPI_TRAP_SHIFT              7
#definePFUNICAUD_CON9#define PMIC_DCCI_SCRAMBLER_N_F2NDF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DCCI_SCRAMBLER_N_F2NDFASK                       K_VS2_LP_ADDR  CCI_AUD_SDM_7BITFAEN_2NDFPI_TRAP_SHIFT          7
#definePFUNICAUD_CON9#define PMIC_DCCI_AUD_SDM_7BITFAEN_2NDF    \
	MT6359_BUCK_VS1G1
#define PMIC_DCCI_AUD_SDM_7BITFAEN_2NDFASK                   
#define PMIC_DCCI_AUD_SDM_MUTERF2NDFPI_TRAP_SHIFT             7
#definePFUNICAUD_CON9#define PMIC_DCCI_AUD_SDM_MUTERF2NDF \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  CCI_AUD_SDM_MUTERF2NDFASK                      1
#define PMIC_CCI_AUD_SDM_MUTEN_2NDFPI_TRAP_SHIFT             7
#definePFUNICAUD_CON9#define PMIC_DCCI_AUD_SDM_MUTEN_2NDF    \
	MT6359_BUCK_VS1CCPG11_VS2_LP_ADDR  CCI_AUD_SDM_MUTEN_2NDFASK                      1
#define PMIC_CCI_AUD_SPLITFTEST_N_F2NDFPI_TRAP_SHIFT         7
#definePFUNICAUD_CON9#define PMIC_DCCI_AUD_SPLITFTEST_N_F2NDF    \
	MT6359_BUCK_VSG1
#define PMIC_DCCI_AUD_SPLITFTEST_N_F2NDFASK                  41
#define PMICCCI_ZEROAPAD_DISABLEF2NDFPI_TRAP_SHIFT          7
#definePFUNICAUD_CON9#define PMIC_DCCI_ZEROAPAD_DISABLEF2NDF    \
	MT6359_BUCK_VS1G1
#define PMIC_DCCI_ZEROAPAD_DISABLEF2NDFASK                   x1
#define PMICCCI_AUD_IDA  TEST_N_F2NDFPI_TRAP_SHIFT          7
#definePFUNICAUD_CON9#define PMIC_DCCI_AUD_IDA  TEST_N_F2NDF    \
	MT6359_BUCK_VS1G1
#define PMIC_DCCI_AUD_IDA  TEST_N_F2NDFASK                   6#define PMIC_DCCI_SPLT_SCRMB_O_F2NDFPI_TRAP_SHIFT             7
#definePFUNICAUD_CON9#define PMIC_DCCI_SPLT_SCRMB_O_F2NDF \
	MT6359_BUCK_VS1__UCCPG11_VS2_LP_ADDR  CCI_SPLT_SCRMB_O_F2NDFASK                      7_VS2_LP_ADDR  CCI_SPLT_SCRMB_CLK_O_F2NDFPI_TRAP_SHIFT         7
#definePFUNICAUD_CON9#define PMIC_DCCI_SPLT_SCRMB_CLK_O_F2NDF    \
	MT6359_BUCK_VSG1
#define PMIC_DCCI_SPLT_SCRMB_CLK_O_F2NDFASK                  x1
#define PMICCCI_RAND_N_F2NDFPI_TRAP_SHIFT                   7
#definePFUNICAUD_CON9#define PMIC_DCCI_RAND_N_F2NDF    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_DCCI_RAND_N_F2NDFASK                            9#define PMIC_DCCI_LCH_INV_2NDFPI_TRAP_SHIFT                   7
#definePFUNICAUD_CON9#define PMIC_DCCI_LCH_INV_2NDF    \
	MT6359_BUCK_VS1_OP_UCCCUG1
#define PMIC_DCCI_LCH_INV_2NDFASK                            1K_VS2_LP_ADDR  CCI_SCRAMBLER_CGFN_F2NDFPI_TRAP_SHIFT           7
#definePFUNICAUD_CON9#define PMIC_DCCI_SCRAMBLER_CGFN_F2NDF \
	MT6359_BUCK_VS1__UCG1
#define PMIC_DCCI_SCRAMBLER_CGFN_F2NDFASK                    

#define PMIC_DCCI_AUDIOOFIFO_WPTRF2NDFPI_TRAP_SHIFT           7
#definePFUNICAUD_CON9#define PMIC_DCCI_AUDIOOFIFO_WPTRF2NDF \
	MT6359_BUCK_VS1__UCG17_VS2_LP_ADDR  CCI_AUDIOOFIFO_WPTRF2NDFASK                    
1
#define PMIC_CCI_AUD_ANACK_AEN_2NDFPI_TRAP_SHIFT             7
#definePFUNICAUD_CON9#define PMIC_DCCI_AUD_ANACK_AEN_2NDF    \
	MT6359_BUCK_VS1CCPG11_VS2_LP_ADDR  CCI_AUD_ANACK_AEN_2NDFASK                      xx1
#define PMICAUD_SDM_TEST_RF2NDFPI_TRAP_SHIFT                7
#definePFUNICAUD_CON
K_VS2_LP_ADDR  AUD_SDM_TEST_RF2NDF \
	MT6359_BUCK_VS1__UCCP UUG1eF1
#define PMICAUD_SDM_TEST_RF2NDFASK                         K_VS2_LP_ADDR  AUD_SDM_TEST_L_2NDFPI_TRAP_SHIFT                7
#definePFUNICAUD_CON
K_VS2_LP_ADDR  AUD_SDM_TEST_N_2NDF    \
	MT6359_BUCK_VS1CCP UUG1eF1
#define PMICAUD_SDM_TEST_N_2NDFASK                        Cx1
#define PMICCCI_ACD_FUNICRSTB_2NDFPI_TRAP_SHIFT             7
#definePFUNICAUD_CON

#define PMIC_DCCI_ACD_FUNICRSTB_2NDF    \
	MT6359_BUCK_VS1CCPG11_VS2_LP_ADDR  CCI_ACD_FUNICRSTB_2NDFASK                      K_VS2_LP_ADDR  CCI_AFIFO_CLK_PWDB_2NDFPI_TRAP_SHIFT            7
#definePFUNICAUD_CON

#define PMIC_DCCI_AFIFO_CLK_PWDB_2NDF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DCCI_AFIFO_CLK_PWDB_2NDFASK                     
_VS2_LP_ADDR  CCI_ACD_MODE 2NDFPI_TRAP_SHIFT                  7
#definePFUNICAUD_CON

#define PMIC_DCCI_ACD_MODE 2NDF    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_DCCI_ACD_MODE 2NDFASK                           1
#define PMIC_CCI_AUDIOOFIFO_ENABLEF2NDFPI_TRAP_SHIFT         7
#definePFUNICAUD_CON

#define PMIC_DCCI_AUDIOOFIFO_ENABLEF2NDF    \
	MT6359_BUCK_VSG1
#define PMIC_DCCI_AUDIOOFIFO_ENABLEF2NDFASK                  1
#define PMIC_CCI_AUDIOOFIFO_CLKIN_INV_2NDFPI_TRAP_SHIFT      7
#definePFUNICAUD_CON

#define PMIC_DCCI_AUDIOOFIFO_CLKIN_INV_2NDF \
	MT6359_BUCK_VSG1
#define PMIC_DCCI_AUDIOOFIFO_CLKIN_INV_2NDFASK               1
#define PMIC_CCI_AUD_DA  ANA_RSTB_AEN_2NDFPI_TRAP_SHIFT      7
#definePFUNICAUD_CON

#define PMIC_DCCI_AUD_DA  ANA_RSTB_AEN_2NDF \
	MT6359_BUCK_VSG1
#define PMIC_DCCI_AUD_DA  ANA_RSTB_AEN_2NDFASK               6#define PMIC_DCCI_AUD_DA  ANA_MUTEF2NDFPI_TRAP_SHIFT          7
#definePFUNICAUD_CON

#define PMIC_DCCI_AUD_DA  ANA_MUTEF2NDF    \
	MT6359_BUCK_VS1G1
#define PMIC_DCCI_AUD_DA  ANA_MUTEF2NDFASK                   x1
#define PMIC__SPLITTERFTRUNICRNDF2NDFPI_TRAP_SHIFT          7
#definePFUNICAUD_CON

#define PMIC_D__SPLITTERFTRUNICRNDF2NDF    \
	MT6359_BUCK_VS1G1
#define PMIC_D__SPLITTERFTRUNICRNDF2NDFASK                   x1
#define PMICSPLITTER1ODITHER_GAI_F2NDFPI_TRAP_SHIFT         7
#definePFUNICAUD_CON
1
#define PMIC_SPLITTER1ODITHER_GAI_F2NDF    \
	MT6359_BUCK_VSG1F1
#define PMICSPLITTER1ODITHER_GAI_F2NDFASK                  K_VS2_LP_ADDR  SPLITTER2ODITHER_GAI_F2NDFPI_TRAP_SHIFT         7
#definePFUNICAUD_CON
1
#define PMIC_SPLITTER2ODITHER_GAI_F2NDF    \
	MT6359_BUCK_VSG1F1
#define PMICSPLITTER2ODITHER_GAI_F2NDFASK                  41
#define PMICSPLITTER1ODITHER_N_F2NDFPI_TRAP_SHIFT           7
#definePFUNICAUD_CON
1
#define PMIC_SPLITTER1ODITHER_N_F2NDF \
	MT6359_BUCK_VS1__UCG1
#define PMIC_DSPLITTER1ODITHER_N_F2NDFASK                    81
#define PMICSPLITTER2ODITHER_N_F2NDFPI_TRAP_SHIFT           7
#definePFUNICAUD_CON
1
#define PMIC_SPLITTER2ODITHER_N_F2NDF \
	MT6359_BUCK_VS1__UCG1
#define PMIC_DSPLITTER2ODITHER_N_F2NDFASK                    9#define PMIC_DAUD_SCR_OUT_RFPI_TRAP_SHIFT                     7
#definePFUNICAUD_MONK_VS2_LP_ADDR  AUD_SCR_OUT_RF    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1eF1
#define PMICAUD_SCR_OUT_RFASK                            C K_VS2_LP_ADDR  AUD_SCR_OUT_N_PI_TRAP_SHIFT                     7
#definePFUNICAUD_MONK_VS2_LP_ADDR  AUD_SCR_OUT_N_    \
	MT6359_BUCK_VS1_OP_UCCOP_UG1eF1
#define PMICAUD_SCR_OUT_N_ASK                            C x1
#define PMICAUD_SCR_OUT_RF2NDFPI_TRAP_SHIFT                 7
#definePFUNICAUD_MON
#define PMIC_DAUD_SCR_OUT_RF2NDF    \
	MT6359_BUCK_VS1_OP_UCCG1eF1
#define PMICAUD_SCR_OUT_RF2NDFASK                          K_VS2_LP_ADDR  AUD_SCR_OUT_N_2NDFPI_TRAP_SHIFT                 7
#definePFUNICAUD_MON
#define PMIC_DAUD_SCR_OUT_N_2NDF    \
	MT6359_BUCK_VS1CCP UUUG1eF1
#define PMICAUD_SCR_OUT_N_2NDFASK                          x1
#define PMIC_GSFPUDRCTUNE0READFPI_TRAP_SHIFT                7
#definePUDRC_TUNE_MONK_VS2_LP_ADDR  _GSFPUDRCTUNE0READF    \
	MT6359_BUCK_VS1_OP_UCG1
F1
#define PMIC_DSFPUDRCTUNE0READFASK                         K_VS2_LP_ADDR  _DSFPUDRCTUNE1READFPI_TRAP_SHIFT                7
#definePUDRC_TUNE_MONK_VS2_LP_ADDR  _GSFPUDRCTUNE1READF    \
	MT6359_BUCK_VS1_OP_UCG1
F1
#define PMIC_DSFPUDRCTUNE1READFASK                         x1
#define PMICASYN  TEST_OUT_BCKFPI_TRAP_SHIFT                7
#definePUDRC_TUNE_MONK_VS2_LP_ADDR  ASYN  TEST_OUT_BCKF    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DASYN  TEST_OUT_BCKFASK                         
x1
#define PMICG_BMTKAIF_RXIF_FIFO_INTN_FPI_TRAP_SHIFT         7
#definePFE_PDDABMTKAIF_FIFO_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_FIFO_INTN_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BMTKAIF_RXIF_FIFO_INTN_FASK                  K_VS2_LP_ADDR  PFE_RESERVEDFPI_TRAP_SHIFT                      7
#definePFE_PDDABMTKAIF_FIFO_CFGK_VS2_LP_ADDR  PFE_RESERVEDF    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG17FeF1
#define PMICAFE_RESERVEDFASK                               
#define PMIC_DMTKAIF_RXIF_RD_EMPTYOATATUSFPI_TRAP_SHIFT       7
#definePFE_PDDABMTKAIF_FIFO_LOG_MON
#define PMIC_DMTKAIF_RXIF_RD_EMPTYOATATUSF \
	MT6359_BUCK_VS1G1
#define PMIC_DMTKAIF_RXIF_RD_EMPTYOATATUSFASK                K_VS2_LP_ADDR  MTKAIF_RXIF_WR_FULLOATATUSFPI_TRAP_SHIFT        7
#definePFE_PDDABMTKAIF_FIFO_LOG_MON
#define PMIC_DMTKAIF_RXIF_WR_FULLOATATUSF    \
	MT6359_BUCK_VG1
#define PMIC_DMTKAIF_RXIF_WR_FULLOATATUSFASK                 x#define PMIC_DMTKAIF_RXIF_FIFO_ATATUSFPI_TRAP_SHIFT           7
#definePFE_PDDABMTKAIF_MONK_VS2_LP_ADDR  MTKAIF_RXIF_FIFO_ATATUSF \
	MT6359_BUCK_VS1__UCG1FeF1
#define PMICMTKAIF_RXIF_FIFO_ATATUSFASK                    K_VS2_LP_ADDR  MTKAIFTX_V3_SDATA_OUT1_PI_TRAP_SHIFT            7
#definePFE_PDDABMTKAIF_MONK_VS2_LP_ADDR  MTKAIFTX_V3_SDATA_OUT1_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DMTKAIFTX_V3_SDATA_OUT1_ASK                     
2#define PMIC_DMTKAIFTX_V3_SDATA_OUT2_PI_TRAP_SHIFT            7
#definePFE_PDDABMTKAIF_MONK_VS2_LP_ADDR  MTKAIFTX_V3_SDATA_OUT2_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DMTKAIFTX_V3_SDATA_OUT2_ASK                     
3#define PMIC_DMTKAIFTX_V3_SDATA_OUT3_PI_TRAP_SHIFT            7
#definePFE_PDDABMTKAIF_MONK_VS2_LP_ADDR  MTKAIFTX_V3_SDATA_OUT3_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DMTKAIFTX_V3_SDATA_OUT3FASK                     
41
#define PMICMTKAIFTX_V3_SYN  OUT_PI_TRAP_SHIFT              7
#definePFE_PDDABMTKAIF_MONK_VS2_LP_ADDR  MTKAIFTX_V3_SYN  OUT_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DMTKAIFTX_V3_SYN  OUT_ASK                       
51
#define PMICMTKAIF_RXIF_INVALID_CYCLEFPI_TRAP_SHIFT         7
#definePFE_PDDABMTKAIF_MONx#define PMIC_DMTKAIF_RXIF_INVALID_CYCLEF    \
	MT6359_BUCK_VSG1FF1
#define PMICMTKAIF_RXIF_INVALID_CYCLEFASK                  K_VS2_LP_ADDR  MTKAIF_RXIF_INVALID_FLAGFPI_TRAP_SHIFT          7
#definePFE_PDDABMTKAIF_MONx#define PMIC_DMTKAIF_RXIF_INVALID_FLAGF    \
	MT6359_BUCK_VS1G1
#define PMIC_DMTKAIF_RXIF_INVALID_FLAGFASK                   x1
#define PMICMTKAIF_RXIF_SEARCH_FAIL_FLAGFPI_TRAP_SHIFT      7
#definePFE_PDDABMTKAIF_MONx#define PMIC_DMTKAIF_RXIF_SEARCH_FAIL_FLAGF \
	MT6359_BUCK_VSG1
#define PMIC_DMTKAIF_RXIF_SEARCH_FAIL_FLAGFASK               

#define PMIC_DMTKAIFRX_V3_SDATA_IN1_PI_TRAP_SHIFT             7
#definePFE_PDDABMTKAIF_MONx#define PMIC_DMTKAIFRX_V3_SDATA_IN1_    \
	MT6359_BUCK_VS1CCPG11_VS2_LP_ADDR  MTKAIFRX_V3_SDATA_IN1_ASK                      x2#define PMIC_DMTKAIFRX_V3_SDATA_IN2_PI_TRAP_SHIFT             7
#definePFE_PDDABMTKAIF_MONx#define PMIC_DMTKAIFRX_V3_SDATA_IN2_    \
	MT6359_BUCK_VS1_OPG11_VS2_LP_ADDR  MTKAIFRX_V3_SDATA_IN2_ASK                      
3#define PMIC_DMTKAIFRX_V3_SDATA_IN3_PI_TRAP_SHIFT             7
#definePFE_PDDABMTKAIF_MONx#define PMIC_DMTKAIFRX_V3_SDATA_IN3_    \
	MT6359_BUCK_VS1_OPG11_VS2_LP_ADDR  MTKAIFRX_V3_SDATA_IN3FASK                      
41
#define PMICMTKAIFRX_V3_SYN  I_FPI_TRAP_SHIFT               7
#definePFE_PDDABMTKAIF_MONx#define PMIC_DMTKAIFRX_V3_SYN  I_F    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DMTKAIFRX_V3_SYN  I_FASK                        x51
#define PMICMTKAIF_TXIF_IN_CH1 PI_TRAP_SHIFT                7
#definePFE_PDDABMTKAIF_MON2#define PMIC_DMTKAIF_TXIF_IN_CH1     \
	MT6359_BUCK_VS1CCP UUG1eF1
#define PMICMTKAIF_TXIF_IN_CH1 ASK                         K_VS2_LP_ADDR  MTKAIF_TXIF_IN_CH2_PI_TRAP_SHIFT                7
#definePFE_PDDABMTKAIF_MON2#define PMIC_DMTKAIF_TXIF_IN_CH2_    \
	MT6359_BUCK_VS1_OP UUG1eF1
#define PMICMTKAIF_TXIF_IN_CH2_ASK                         81
#define PMICADDA6 MTKAIF_TXIF_IN_CH1 PI_TRAP_SHIFT          7
#definePFE_PDDA6 MTKAIF_MON3
#define PMIC_ADDA6 MTKAIF_TXIF_IN_CH1     \
	MT6359_BUCK_VS1G1eF1
#define PMICADDA6 MTKAIF_TXIF_IN_CH1 ASK                   K_VS2_LP_ADDR  ADDA6 MTKAIF_TXIF_IN_CH2_PI_TRAP_SHIFT          7
#definePFE_PDDA6 MTKAIF_MON3
#define PMIC_ADDA6 MTKAIF_TXIF_IN_CH2_    \
	MT6359_BUCK_VS1G1eF1
#define PMICADDA6 MTKAIF_TXIF_IN_CH2_ASK                   x1
#define PMICMTKAIF_RXIF_OUT_CH1 PI_TRAP_SHIFT               7
#definePFE_PDDABMTKAIF_MON41
#define PMICMTKAIF_RXIF_OUT_CH1     \
	MT6359_BUCK_VS1_OP_UG1FF1
#define PMICMTKAIF_RXIF_OUT_CH1 ASK                        K_VS2_LP_ADDR  MTKAIF_RXIF_OUT_CH2_PI_TRAP_SHIFT               7
#definePFE_PDDABMTKAIF_MON41
#define PMICMTKAIF_RXIF_OUT_CH2_    \
	MT6359_BUCK_VS1_OP UG1FF1
#define PMICMTKAIF_RXIF_OUT_CH2_ASK                        x1
#define PMICMTKAIF_RXIF_OUT_CH3_PI_TRAP_SHIFT               7
#definePFE_PDDABMTKAIF_MON51
#define PMICMTKAIF_RXIF_OUT_CH3_    \
	MT6359_BUCK_VS1_OP UG1FF1
#define PMICMTKAIF_RXIF_OUT_CH3FASK                        K_VS2_LP_ADDR  _DCMTKAIF_LOOPBACK_TEST1 PI_TRAP_SHIFT          7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_LOOPBACK_TEST1     \
	MT6359_BUCK_VS1G1
#define PMIC_D__BMTKAIF_LOOPBACK_TEST1 ASK                   K_VS2_LP_ADDR   _BMTKAIF_LOOPBACK_TEST2_PI_TRAP_SHIFT          7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_LOOPBACK_TEST2_    \
	MT6359_BUCK_VS1G1
#define PMIC_D__BMTKAIF_LOOPBACK_TEST2_ASK                   
#define PMIC_D__BMTKAIF_MIC_DTXIF_8TO5_PI_TRAP_SHIFT          7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_MIC_DTXIF_8TO5_    \
	MT6359_BUCK_VS1G1
#define PMIC_D__BMTKAIF_MIC_DTXIF_8TO5_ASK                   1
#define PMIC__GCADDA6 MTKAIF_MIC_DTXIF_8TO5_PI_TRAP_SHIFT    7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BADDA6 MTKAIF_MIC_DTXIF_8TO5_    \
	MT6359_BUG1
#define PMIC_D__BADDA6 MTKAIF_MIC_DTXIF_8TO5_ASK             3
#define PMIC_RG MTKAIF_TXIF_PROTOCOL2_PI_TRAP_SHIFT          7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_TXIF_PROTOCOL2_    \
	MT6359_BUCK_VS1G1
#define PMIC_D__BMTKAIF_TXIF_PROTOCOL2_ASK                   1
#define PMIC___BMTKAIF_BYPASS_ARCFTEST_PI_TRAP_SHIFT         7
#definePFE_PDDABMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_BYPASS_ARCFTEST_    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BMTKAIF_BYPASS_ARCFTEST_ASK                  x1
#define PMICG_BMTKAIF_BYPASS_ARCFMODE PI_TRAP_SHIFT         7
#definePFE_PDDABMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_BYPASS_ARCFMODE     \
	MT6359_BUCK_VSG13
#define PMIC_R_BMTKAIF_BYPASS_ARCFMODE ASK                  6#define PMIC_DR_BMTKAIF_RXIF_PROTOCOL2_PI_TRAP_SHIFT          7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_PROTOCOL2_    \
	MT6359_BUCK_VS1G1
#define PMIC_D__BMTKAIF_RXIF_PROTOCOL2_ASK                   x1
#define PMIC_GCADDA6 MTKAIF_TXIF_PROTOCOL2_PI_TRAP_SHIFT    7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BADDA6 MTKAIF_TXIF_PROTOCOL2_    \
	MT6359_BUG1
#define PMIC_D__BADDA6 MTKAIF_TXIF_PROTOCOL2_ASK             9#define PMIC_D__BMTKAIF_RXIF_CLKINV_PI_TRAP_SHIFT             7
#definePFE_PDDACMTKAIF_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_CLKINV_    \
	MT6359_BUCK_VS1_OPG11_VS2_LP_ADDR  G_BMTKAIF_RXIF_CLKINV_ASK                      xx1
#define PMICG_BMTKAIF_RXIF_DATA_MODE PI_TRAP_SHIFT          7
#definePFE_PDDACMTKAIF_RX_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_DATA_MODE     \
	MT6359_BUCK_VS1G1
#define PMIC_D__BMTKAIF_RXIF_DATA_MODE ASK                   K_VS2_LP_ADDR   _BMTKAIF_RXIF_DETECT_O_FPI_TRAP_SHIFT          7
#definePFE_PDDACMTKAIF_RX_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_DETECT_O_F    \
	MT6359_BUCK_VS1G1
#define PMIC_D__BMTKAIF_RXIF_DETECT_O_FASK                   3
#define PMIC_R_BMTKAIF_RXIF_FIFO_RSPFPI_TRAP_SHIFT           7
#definePFE_PDDACMTKAIF_RX_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_FIFO_RSPF \
	MT6359_BUCK_VS1__UCG17_VS2_LP_ADDR  G_BMTKAIF_RXIF_FIFO_RSPFASK                    41
#define PMIC__BMTKAIF_RXIF_DATA_BITFPI_TRAP_SHIFT           7
#definePFE_PDDACMTKAIF_RX_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_DATA_BITF \
	MT6359_BUCK_VS1__UCG17_VS2_LP_ADDR  G_BMTKAIF_RXIF_DATA_BITFASK                    81
#define PMICG_BMTKAIF_RXIF_VOICEFMODE PI_TRAP_SHIFT         7
#definePFE_PDDABMTKAIF_RX_CFGK_VS2_LP_ADDR  G_BMTKAIF_RXIF_VOICEFMODE     \
	MT6359_BUCK_VSG1F1
#define PMICG_BMTKAIF_RXIF_VOICEFMODE ASK                  x1
#define PMIC_G_BMTKAIF_RXIF_VOICEFMODE PROTOCOL2_PI_TRAP_SHI 7
#definePFE_PDDABMTKAIF_RX_CFG
#define PMIC_D__BMTKAIF_RXIF_VOICEFMODE PROTOCOL2_    \
	MT63G1F1
#define PMICG_BMTKAIF_RXIF_VOICEFMODE PROTOCOL2_ASK        K_VS2_LP_ADDR  G_BMTKAIF_RXIF_SYN  CHECK_ROUNDFPI_TRAP_SHIFT   7
#definePFE_PDDABMTKAIF_RX_CFG
#define PMIC_D__BMTKAIF_RXIF_SYN  CHECK_ROUNDF    \
	MT6359_BG1F1
#define PMICG_BMTKAIF_RXIF_SYN  CHECK_ROUNDFASK            41
#define PMIC__BMTKAIF_RXIF_INVALID_SYN  CHECK_ROUNDFPI_TRAP 7
#definePFE_PDDABMTKAIF_RX_CFG
#define PMIC_D__BMTKAIF_RXIF_INVALID_SYN  CHECK_ROUNDF    \
	G1F1
#define PMICG_BMTKAIF_RXIF_INVALID_SYN  CHECK_ROUNDFASK    81
#define PMICG_BMTKAIF_RXIF_SYN  SEARCH_TABLEFPI_TRAP_SHIFT  7
#definePFE_PDDABMTKAIF_RX_CFG
#define PMIC_D__BMTKAIF_RXIF_SYN  SEARCH_TABLEF    \
	MT6359_G1F1
#define PMICG_BMTKAIF_RXIF_SYN  SEARCH_TABLEFASK           x1
#define PMIC_G_BMTKAIF_RXIF_SYN  CNT_TABLEFPI_TRAP_SHIFT FT  7
#definePFE_PDDABMTKAIF_RX_CFG1
#define PMIC_G_BMTKAIF_RXIF_SYN  CNT_TABLEF    \
	MT6359_BUCG1FeF1
#define PMICG_BMTKAIF_RXIF_SYN  CNT_TABLEFASK              K_VS2_LP_ADDR  G_BMTKAIF_RXIF_CLEAR_SYN  FAIL_PI_TRAP_SHIFT    7
#definePFE_PDDACMTKAIF_RX_CFG1
#define PMIC_G_BMTKAIF_RXIF_CLEAR_SYN  FAIL_    \
	MT6359_BUG1
#define PMIC_D__BMTKAIF_RXIF_CLEAR_SYN  FAIL_ASK             x1
#define PMIC_G_BMTKAIF_RXIF_SYN  WORD1_DISABLEFPI_TRAP_SHIFT 7
#definePFE_PDDABMTKAIF_RX_CFG1
#define PMIC_G_BMTKAIF_RXIF_SYN  WORD1_DISABLEF    \
	MT6359G11_VS2_LP_ADDR  G_BMTKAIF_RXIF_SYN  WORD1_DISABLEFASK          
3#define PMIC_DG_BMTKAIF_RXIF_SYN  WORD2_DISABLEFPI_TRAP_SHIFT 7
#definePFE_PDDABMTKAIF_RX_CFG1
#define PMIC_G_BMTKAIF_RXIF_SYN  WORD2_DISABLEF    \
	MT6359G11_VS2_LP_ADDR  G_BMTKAIF_RXIF_SYN  WORD2_DISABLEFASK          
41
#define PMIC__BMTKAIF_RXIF_P2_INPUTFAEN_PI_TRAP_SHIFT       7
#definePFE_PDDABMTKAIF_RX_CFG1
#define PMIC_G_BMTKAIF_RXIF_P2_INPUTFAEN_ \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BMTKAIF_RXIF_P2_INPUTFAEN_ASK                xx1
#define PMICG_BMTKAIF_RXIF_DETECT_O_FPROTOCOL2_PI_TRAP_SHIF 7
#definePFE_PDDABMTKAIF_RX_CFG3#define PMIC_DG_BMTKAIF_RXIF_DETECT_O_FPROTOCOL2_ \
	MT6359_BG1
#define PMIC_D__BMTKAIF_RXIF_DETECT_O_FPROTOCOL2_ASK         3
#define PMIC_R_BMTKAIF_RXIF_FIFO_RSPFPROTOCOL2_PI_TRAP_SHIFT 7
#definePFE_PDDABMTKAIF_RX_CFG3#define PMIC_DG_BMTKAIF_RXIF_FIFO_RSPFPROTOCOL2_    \
	MT6359G17_VS2_LP_ADDR  G_BMTKAIF_RXIF_FIFO_RSPFPROTOCOL2_ASK          41
#define PMIC__BMTKAIF_RXIF_LOOPBACK_USE_NLEFPI_TRAP_SHIFT F 7
#definePFE_PDDABMTKAIF_RX_CFG3#define PMIC_DG_BMTKAIF_RXIF_LOOPBACK_USE_NLEF    \
	MT6359_BG1
#define PMIC_D__BMTKAIF_RXIF_LOOPBACK_USE_NLEFASK            7_VS2_LP_ADDR  G_BMTKAIF_RX_SYN  WORD1_PI_TRAP_SHIFT           7
#definePFE_PDDACMTKAIF_SYN WORD_CFGK_VS2_LP_ADDR  G_BMTKAIF_RX_SYN  WORD1_ \
	MT6359_BUCK_VS1__UCG17_VS2_LP_ADDR  G_BMTKAIF_RX_SYN  WORD1_ASK                    K_VS2_LP_ADDR  G_BMTKAIF_RX_SYN  WORD2_PI_TRAP_SHIFT           7
#definePFE_PDDACMTKAIF_SYN WORD_CFGK_VS2_LP_ADDR  G_BMTKAIF_RX_SYN  WORD2_    \
	MT6359_BUCK_VS1_G17_VS2_LP_ADDR  G_BMTKAIF_RX_SYN  WORD2_ASK                    41
#define PMIC__BPDDACMTKAIF_TX_SYN  WORD1_PI_TRAP_SHIFT      7
#definePFE_PDDACMTKAIF_SYN WORD_CFG
#define PMIC_D__BADDACMTKAIF_TX_SYN  WORD1_ \
	MT6359_BUCK_VSG17_VS2_LP_ADDR  G_BADDACMTKAIF_TX_SYN  WORD1_ASK               K_VS2_LP_ADDR  G_BADDACMTKAIF_TX_SYN  WORD2_PI_TRAP_SHIFT      7
#definePFE_PDDACMTKAIF_SYN WORD_CFG
#define PMIC_D__BADDACMTKAIF_TX_SYN  WORD2_    \
	MT6359_BUCKG17_VS2_LP_ADDR  G_BADDACMTKAIF_TX_SYN  WORD2_ASK               41
#define PMIC__BPDDA6CMTKAIF_TX_SYN  WORD1_PI_TRAP_SHIFT     7
#definePFE_PDDACMTKAIF_SYN WORD_CFG
#define PMIC_D__BADDA6CMTKAIF_TX_SYN  WORD1_    \
	MT6359_BUCG17_VS2_LP_ADDR  G_BADDA6CMTKAIF_TX_SYN  WORD1_ASK              x1
#define PMIC_GCADDA6 MTKAIF_TX_SYN  WORD2_PI_TRAP_SHIFT     7
#definePFE_PDDACMTKAIF_SYN WORD_CFG
#define PMIC_D__BADDA6CMTKAIF_TX_SYN  WORD2_    \
	MT6359_BUCG17_VS2_LP_ADDR  G_BADDA6CMTKAIF_TX_SYN  WORD2_ASK              x1
#define PMIC_G_AUD_SDM_MUTE_RF2NDFPI_TRAP_SHIFT              7
#definePFE_SGEN_CFGK_VS2_LP_ADDR  G_AUD_SDM_MUTE_RF2NDF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_D__AUD_SDM_MUTE_RF2NDFASK                       1
#define PMIC_G_AUD_SDM_MUTE_N_2NDFPI_TRAP_SHIFT              7
#definePFE_SGEN_CFGK_VS2_LP_ADDR  G_AUD_SDM_MUTE_N_2NDF    \
	MT6359_BUCK_VS1CCP G1
#define PMIC_D__AUD_SDM_MUTE_N_2NDFASK                       3
#define PMIC_R_AUD_SDM_MUTE_RFPI_TRAP_SHIFT                  7
#definePFE_SGEN_CFGK_VS2_LP_ADDR  G_AUD_SDM_MUTE_RF    \
	MT6359_BUCK_VS1_OP_UCCCG1
#define PMIC_DG_AUD_SDM_MUTE_RFASK                           41
#define PMIC__AUD_SDM_MUTE_N_PI_TRAP_SHIFT                  7
#definePFE_SGEN_CFGK_VS2_LP_ADDR  G_AUD_SDM_MUTE_N_    \
	MT6359_BUCK_VS1_OP_UCCOG1
#define PMIC_D__AUD_SDM_MUTE_N_ASK                           x1
#define PMICC_MUTEFAW_CTN_PI_TRAP_SHIFT                     7
#definePFE_SGEN_CFGK_VS2_LP_ADDR  C_MUTEFAW_CTN_    \
	MT6359_BUCK_VS1_OP_UCCOP_UG1
#define PMIC_DC_MUTEFAW_CTN_ASK                              6#define PMIC_DC_DA  EN_CTN_PI_TRAP_SHIFT                      7
#definePFE_SGEN_CFGK_VS2_LP_ADDR  C_DA  EN_CTN_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DC_DA  EN_CTN_ASK                               7_VS2_LP_ADDR  C_AMP_DIV_CH1 CTN_PI_TRAP_SHIFT                 7
#definePFE_SGEN_CFGK_VS2_LP_ADDR  C_AMP_DIV_CH1 CTN_    \
	MT6359_BUCK_VS1CCP UUUG1e_VS2_LP_ADDR  C_AMP_DIV_CH1 CTN_ASK                          x1
#define PMIC_C_FREQ_DIV_CH1 CTN_PI_TRAP_SHIFT                7
#definePFE_SGEN_CFG
#define PMIC_DC_FREQ_DIV_CH1 CTN_    \
	MT6359_BUCK_VS1_OP_UCG1
F1
#define PMICC_FREQ_DIV_CH1 CTN_ASK                         K_VS2_LP_ADDR  C_SGEN_RCH_INV_8BITFPI_TRAP_SHIFT               7
#definePFE_SGEN_CFG
#define PMIC_DC_SGEN_RCH_INV_8BITF    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DC_SGEN_RCH_INV_8BITFASK                        x1
#define PMIC_C_SGEN_RCH_INV_5BITFPI_TRAP_SHIFT               7
#definePFE_SGEN_CFG
#define PMIC_DC_SGEN_RCH_INV_5BITF    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DC_SGEN_RCH_INV_5BITFASK                        xx1
#define PMICG_BAPMICUN_PIC_CLK_AEN_PI_TRAP_SHIFT            7
#definePFE_PD_DASYN  FIFO_CFG1
#define PMICG_BAPMICUN_PIC_CLK_AEN_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BAPMICUN_PIC_CLK_AEN_ASK                     
_VS2_LP_ADDR  G_BUN_PSYN  FIFO_SOFT_RST PI_TRAP_SHIFT         7
#definePFE_PD_DASYN  FIFO_CFG1
#define PMICG_BUN_PSYN  FIFO_SOFT_RST     \
	MT6359_BUCK_VSG1
#define PMIC_DG_BUN_PSYN  FIFO_SOFT_RST ASK                  41
#define PMICG_BUN_PSYN  FIFO_SOFT_RST N_FPI_TRAP_SHIFT      7
#definePFE_PD_DASYN  FIFO_CFG1
#define PMICG_BUN_PSYN  FIFO_SOFT_RST N_F    \
	MT6359_BUCKG1
#define PMIC_DG_BUN_PSYN  FIFO_SOFT_RST N_FASK               x1
#define PMICG_BUL2OPSYN  FIFO_SOFT_RST PI_TRAP_SHIFT        7
#definePFE_PD_DASYN  FIFO_CFG
#define PMIC_DG_BUN2OPSYN  FIFO_SOFT_RST     \
	MT6359_BUCK_VG1
#define PMIC_DG_BUN2OPSYN  FIFO_SOFT_RST ASK                 41
#define PMICG_BUN2OPSYN  FIFO_SOFT_RST N_FPI_TRAP_SHIFT     7
#definePFE_PD_DASYN  FIFO_CFG
#define PMIC_DG_BUN2OPSYN  FIFO_SOFT_RST N_F    \
	MT6359_BUCG1
#define PMIC_DG_BUN2OPSYN  FIFO_SOFT_RST N_FASK              x1
#define PMICDCCLK_GEN_O_FPI_TRAP_SHIFT         AP_SHIFT     7
#definePFE_DCCLK_CFGK_VS2_LP_ADDR  DCCLK_GEN_O_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DDCCLK_GEN_O_FASK                               K_VS2_LP_ADDR  DCCLK_PD_FPI_TRAP_SHIFT         AP_SHIFT        7
#definePFE_DCCLK_CFGK_VS2_LP_ADDR  DCCLK_PD_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUCUUCG1
#define PMIC_DDCCLK_PD_FASK                                  
_VS2_LP_ADDR  DCCLK_REF_CK_AEN_PI_TRAP_SHIFT                  7
#definePFE_DCCLK_CFGK_VS2_LP_ADDR  DCCLK_REF_CK_AEN_    \
	MT6359_BUCK_VS1_OP_UCCOG13
#define PMIC_DCCLK_REF_CK_AEN_ASK                           1
#define PMIC_DCCLK_INV_PI_TRAP_SHIFT                         7
#definePFE_DCCLK_CFGK_VS2_LP_ADDR  DCCLK_INV_ \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCCOG1
_VS2_LP_ADDR  DCCLK_INV_ASK                                  4_VS2_LP_ADDR  DCCLK_DIV_PI_TRAP_SHIFT                         7
#definePFE_DCCLK_CFGK_VS2_LP_ADDR  DCCLK_DIV_ \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCCOG17eF1
#define PMICDCCLK_DIV_ASK                                  x1
#define PMICDCCLK_PHASE_AEN_PI_TRAP_SHIFT                   7
#definePFE_DCCLK_CFG
#define PMIC_DDCCLK_PHASE_AEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1F1
#define PMICDCCLK_PHASE_AEN_ASK                            4_VS2_LP_ADDR  DCCLK_RESYN  BYPASS_PI_TRAP_SHIFT               7
#definePFE_DCCLK_CFG
#define PMIC_DDCCLK_RESYN  BYPASS_    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DDCCLK_RESYN  BYPASS_ASK                        x1
#define PMICRESYN  ARCFCK_INV_PI_TRAP_SHIFT                 7
#definePFE_DCCLK_CFG
#define PMIC_DRESYN  ARCFCK_INV_ \
	MT6359_BUCK_VS1__UCCP_UCCG1
#define PMIC_DRESYN  ARCFCK_INV_ASK                          9#define PMIC_D_ESYN  ARCFAEN_PI_TRAP_SHIFT                    7
#definePFE_DCCLK_CFG
#define PMIC_DRESYN  ARCFAEN_    \
	MT6359_BUCK_VS1_OP_UCCCUSG13
#define PMIC_RESYN  ARCFAEN_ASK                             
K_VS2_LP_ADDR  G_BAUDAPAD_TOP_PHASE_MODE PI_TRAP_SHIFT         7
#definePUDIOODIG_CFG1
#define PMICG_BAUDAPAD_TOP_PHASE_MODE     \
	MT6359_BUCK_VSG1xF1
#define PMICG_BAUDAPAD_TOP_PHASE_MODE ASK                  K_VS2_LP_ADDR  G_BAUDAPAD_TOP_DAT  ISO_LOOPBACK_PI_TRAP_SHIFT  7
#definePUDIOODIG_CFG1
#define PMICG_BAUDAPAD_TOP_DAT  ISO_LOOPBACK_    \
	MT6359_G1
#define PMIC_DG_BAUDAPAD_TOP_DAT  ISO_LOOPBACK_ASK           7_VS2_LP_ADDR  G_BAUDAPAD_TOP_PHASE_MODE2_PI_TRAP_SHIFT        7
#definePUDIOODIG_CFG1
#define PMICG_BAUDAPAD_TOP_PHASE_MODE2_    \
	MT6359_BUCK_VG1xF1
#define PMICG_BAUDAPAD_TOP_PHASE_MODE2_ASK                 x1
#define PMIC_GCAUDAPAD_TOP_DAT  ISO2_LOOPBACK_PI_TRAP_SHIFT 7
#definePUDIOODIG_CFG1
#define PMICG_BAUDAPAD_TOP_DAT  ISO2_LOOPBACK_    \
	MT6359G1
#define PMIC_DG_BAUDAPAD_TOP_DAT  ISO2_LOOPBACK_ASK          xx1
#define PMICG_BAUDAPAD_TOP_PHASE_MODE3_PI_TRAP_SHIFT        7
#definePUDIOODIG_CFG
#define PMIC_DG_BAUDAPAD_TOP_PHASE_MODE3_    \
	MT6359_BUCK_VG1xF1
#define PMICG_BAUDAPAD_TOP_PHASE_MODE3FASK                 K_VS2_LP_ADDR  G_BAUDAPAD_TOP_DAT  ISO3_LOOPBACK_PI_TRAP_SHIFT 7
#definePUDIOODIG_CFG
#define PMIC_DG_BAUDAPAD_TOP_DAT  ISO3_LOOPBACK_    \
	MT6359G1
#define PMIC_DG_BAUDAPAD_TOP_DAT  ISO3_LOOPBACK_ASK          7_VS2_LP_ADDR  G_BAUDAPAD_TOP_TX FIFO_O_FPI_TRAP_SHIFT         7
#definePFE_PUDAPAD_TOP_VS2_LP_ADDR  G_BAUDAPAD_TOP_TX FIFO_O_F    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BAUDAPAD_TOP_TX FIFO_O_FASK                  x1
#define PMICG_BAUDAPAD_TOP_MTKAIF_CLK_PROTOCOL2_PI_TRAP_SHI 7
#definePFE_PUDAPAD_TOP_VS2_LP_ADDR  G_BAUDAPAD_TOP_MTKAIF_CLK_PROTOCOL2_    \
	MT63G1
#define PMIC_DG_BAUDAPAD_TOP_MTKAIF_CLK_PROTOCOL2_ASK        

#define PMIC_D__BAUDAPAD_TOP_TX FIFO_RSPFPI_TRAP_SHIFT        7
#definePFE_PUDAPAD_TOP_VS2_LP_ADDR  G_BAUDAPAD_TOP_TX FIFO_RSPF \
	MT6359_BUCK_VS1_G17_VS2_LP_ADDR  G_BAUDAPAD_TOP_TX FIFO_RSPFASK                 x1
#define PMIC_PDDACAUDAPAD_TOP_MO_FPI_TRAP_SHIFT         AP_S 7
#definePFE_PUDAPAD_TOP_MO_
#define PMIC_PDDACAUDAPAD_TOP_MO_F    \
	MT6359_BUCK_VS1CCP G1FFeF1
#define PMICADDACAUDAPAD_TOP_MO_FASK                       K_VS2_LP_ADDR  ADDACAUDAPAD_TOP_MO_1_PI_TRAP_SHIFT             7
#definePFE_PUDAPAD_TOP_MO_1_VS2_LP_ADDR  ADDACAUDAPAD_TOP_MO_1_    \
	MT6359_BUCK_VS1_OPG1FFeF1
#define PMICADDACAUDAPAD_TOP_MO_1 ASK                      K_VS2_LP_ADDR  ADDACAUDAPAD_TOP_MO_2_PI_TRAP_SHIFT             7
#definePFE_PUDAPAD_TOP_MO_2_VS2_LP_ADDR  ADDACAUDAPAD_TOP_MO_2_    \
	MT6359_BUCK_VS1_OPG1FFeF1
#define PMICADDACAUDAPAD_TOP_MO_2_ASK                      K_VS2_LP_ADDR  NLEFLCH_O_FPI_TRAP_SHIFT         AP_SHIFT       7
#definePFE_DL NLEFCFG1
#define PMICNLEFLCH_O_F \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCCG1
#define PMIC_DNLEFLCH_O_FASK                                 K_VS2_LP_ADDR  NLEFLCH_CH_AEN_PI_TRAP_SHIFT                    7
#definePFE_DL NLEFCFG1
#define PMICNLEFLCH_CH_AEN_    \
	MT6359_BUCK_VS1_OP_UCCUCCG1
#define PMIC_DNLEFLCH_CH_AEN_ASK                             
_VS2_LP_ADDR  NLEFLCH_HPGAI_FAEN_PI_TRAP_SHIFT                7
#definePFE_DL NLEFCFG1
#define PMICNLEFLCH_HPGAI_FAEN_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DNLEFLCH_HPGAI_FAEN_ASK                         2#define PMIC_DNLEFRCH_O_FPI_TRAP_SHIFT         AP_SHIFT       7
#definePFE_DL NLEFCFG1
#define PMICNLEFRCH_O_F \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCCG1
#define PMIC_DNLEFRCH_O_FASK                                 8#define PMIC_DNLEFRCH_CH_AEN_PI_TRAP_SHIFT                    7
#definePFE_DL NLEFCFG1
#define PMICNLEFRCH_CH_AEN_    \
	MT6359_BUCK_VS1_OP_UCCUCCG1
#define PMIC_DNLEFRCH_CH_AEN_ASK                             9#define PMIC_DNLEFRCH_HPGAI_FAEN_PI_TRAP_SHIFT                7
#definePFE_DL NLEFCFG1
#define PMICNLEFRCH_HPGAI_FAEN_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DNLEFRCH_HPGAI_FAEN_ASK                         
K_VS2_LP_ADDR  NLEF ONITORFPI_TRAP_SHIFT                       7
#definePFE_DL NLEFMO_
#define PMIC_NLEF ONITORF \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCG13FeF1
#define PMICNLEF ONITORFASK                                K_VS2_LP_ADDR  CK_CGFN_FMO_FPI_TRAP_SHIFT         AP_S         7
#definePFE_CGFN_FMO__VS2_LP_ADDR  CK_CGFN_FMO_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG13F1
#define PMICCK_CGFN_FMO_FASK                               K_VS2_LP_ADDR  G_BDPMICADC3FAOURCE_AEN_PI_TRAP_SHIFT           7
#definePFE_PMICARRAY_CFG1
#define PMICG_BDPMICADC3FAOURCE_AEN_    \
	MT6359_BUCK_VS1_G13#define PMIC_DG_BDPMICADC3FAOURCE_AEN_ASK                    K_VS2_LP_ADDR  G_BDPMICADC2FAOURCE_AEN_PI_TRAP_SHIFT           7
#definePFE_PMICARRAY_CFG1
#define PMICG_BDPMICADC2FAOURCE_AEN_    \
	MT6359_BUCK_VS1_G13#define PMIC_DG_BDPMICADC2FAOURCE_AEN_ASK                    1
#define PMIC_G_BDPMICADC1FAOURCE_AEN_PI_TRAP_SHIFT           7
#definePFE_PMICARRAY_CFG1
#define PMICG_BDPMICADC1FAOURCE_AEN_    \
	MT6359_BUCK_VS1_G13#define PMIC_DG_BDPMICADC1FAOURCE_AEN_ASK                    41
#define PMIC__BPPMICADC3FAOURCE_AEN_PI_TRAP_SHIFT           7
#definePFE_PMICARRAY_CFG1
#define PMICG_BPPMICADC3FAOURCE_AEN_    \
	MT6359_BUCK_VS1_G13#define PMIC_DG_BPPMICADC3FAOURCE_AEN_ASK                    6#define PMIC_DR_BAPMICADC2FAOURCE_AEN_PI_TRAP_SHIFT           7
#definePFE_PMICARRAY_CFG1
#define PMICG_BAPMICADC2FAOURCE_AEN_    \
	MT6359_BUCK_VS1_G13#define PMIC_DG_BPPMICADC2FAOURCE_AEN_ASK                    x1
#define PMICG_BAPMICADC1FAOURCE_AEN_PI_TRAP_SHIFT           7
#definePFE_PMICARRAY_CFG1
#define PMICG_BAPMICADC1FAOURCE_AEN_    \
	MT6359_BUCK_VS1_G13#define PMIC_DG_BPPMICADC1FAOURCE_AEN_ASK                    
K_VS2_LP_ADDR  G_BCHOP_DIV_N_FPI_TRAP_SHIFT                    7
#definePFE_CHOP_CFGK_VS2_LP_ADDR  G_BCHOP_DIV_N_F    \
	MT6359_BUCK_VS1_OP_UCCUCCG1
#define PMIC_DG_BCHOP_DIV_N_FASK                             K_VS2_LP_ADDR  G_BCHOP_DIV_AEN_PI_TRAP_SHIFT                   7
#definePFE_CHOP_CFGK_VS2_LP_ADDR  G_BCHOP_DIV_AEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG1
F1
#define PMIC_DBCHOP_DIV_AEN_ASK                            4_VS2_LP_ADDR  G_BADDACCH1 AEN_PI_TRAP_SHIFT                   7
#definePFE_MTKAIF_MUX_CFG1
#define PMICG_BADDACCH1 AEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG13#define PMIC_DG_BPDDACCH1 AEN_ASK                            K_VS2_LP_ADDR  G_BADDACCH2_AEN_PI_TRAP_SHIFT                   7
#definePFE_MTKAIF_MUX_CFG1
#define PMICG_BADDACCH2 AEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG13#define PMIC_DG_BPDDACCH2 AEN_ASK                            1
#define PMIC__GCADDA_N_FAEN_PI_TRAP_SHIFT                    7
#definePFE_MTKAIF_MUX_CFG1
#define PMICG_BADDACE_FAEN_    \
	MT6359_BUCK_VS1_OP_UCCCCUG1
#define PMIC_D__BADDACE_FAEN_ASK                             41
#define PMIC__BPDDA6CCH1 AEN_PI_TRAP_SHIFT                  7
#definePFE_MTKAIF_MUX_CFG1
#define PMICG_BADDA6CCH1 AEN_    \
	MT6359_BUCK_VS1_OP_UCCCG13#define PMIC_DG_BPDDA6CCH1 AEN_ASK                           x1
#define PMIC_GCADDA6 CH2_AEN_PI_TRAP_SHIFT                  7
#definePFE_MTKAIF_MUX_CFG1
#define PMICG_BADDA6CCH2 AEN_    \
	MT6359_BUCK_VS1_OP_UCCCG13#define PMIC_DG_BPDDA6CCH2 AEN_ASK                           
K_VS2_LP_ADDR  G_BADDA6CN_FAEN_PI_TRAP_SHIFT                   7
#definePFE_MTKAIF_MUX_CFG1
#define PMICG_BADDA6CE_FAEN_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_D__BADDA6 E_FAEN_ASK                            x1
#define PMIC_PUDIOODIG_2NDFPNA_IDFPI_TRAP_SHIFT              7
#definePUDIOODIG_2NDFDSN_ID
#define PMIC_PUDIOODIG_2NDFPNA_IDF    \
	MT6359_BUCK_VS1CCP G1FF
#define PMIC_PUDIOODIG_2NDFPNA_IDFASK                       K_VS2_LP_ADDR  AUDIOODIG_2NDFDIG_IDFPI_TRAP_SHIFT              7
#definePUDIOODIG_2NDFDSN_ID
#define PMIC_PUDIOODIG_2NDFDIG_IDF    \
	MT6359_BUCK_VS1CCP G1FF
#define PMIC_PUDIOODIG_2NDFDIG_IDFASK                       x1
#define PMICAUDIOODIG_2NDFPNA_MINORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_2NDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_2NDFPNA_MINORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_2NDFPNA_MINORFREV_ASK                K_VS2_LP_ADDR  PUDIOODIG_2NDFPNA_MAJORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_2NDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_2NDFPNA_MAJORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_2NDFPNA_MAJORFREV_ASK                4
#define PMIC_PUDIOODIG_2NDFDIG_MINORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_2NDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_2NDFDIG_MINORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_2NDFDIG_MINORFREV_ASK                x1
#define PMICAUDIOODIG_2NDFDIG_MAJORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_2NDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_2NDFDIG_MAJORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_2NDFDIG_MAJORFREV_ASK                x1
#define PMIC_PUDIOODIG_2NDFDSN_CBS_PI_TRAP_SHIFT             7
#definePUDIOODIG_2NDFDSN_DBI
#define PMIC_PUDIOODIG_2NDFDSN_CBS_    \
	MT6359_BUCK_VS1_OPG13
#define PMIC_AUDIOODIG_2NDFDSN_CBS_ASK                      K_VS2_LP_ADDR  AUDIOODIG_2NDFDSN_BIX_PI_TRAP_SHIFT             7
#definePUDIOODIG_2NDFDSN_DBI
#define PMIC_PUDIOODIG_2NDFDSN_BIX_    \
	MT6359_BUCK_VS1_OPG13
#define PMIC_AUDIOODIG_2NDFDSN_BIX_ASK                      1
#define PMIC_PUDIOODIG_2_ESPFPI_TRAP_SHIFT                   7
#definePUDIOODIG_2NDFDSN_DBI
#define PMIC_PUDIOODIG_2_ESPF    \
	MT6359_BUCK_VS1_OP_UCCCUG1FF
#define PMIC_PUDIOODIG_2_ESPFASK                            x1
#define PMICAUDIOODIG_2NDFDSN_FPI_PI_TRAP_SHIFT             7
#definePUDIOODIG_2NDFDSN_DXI
#define PMIC_PUDIOODIG_2NDFDSN_FPI_    \
	MT6359_BUCK_VS1_OPG1FF
#define PMIC_PUDIOODIG_2NDFDSN_FPI_ASK                      K_VS2_LP_ADDR  G_BUP8X_SYN  WORD_PI_TRAP_SHIFT                 7
#definePFE_ PMICNEWIF_CFG3#define PMIC_DG_BUP8X_SYN  WORD_    \
	MT6359_BUCK_VS1CCP UUUG1eFeF1
#define PMICG_BUP8X_SYN  WORD_ASK                          K_VS2_LP_ADDR  G_BVOW_INTR_MODE AEN_PI_TRAP_SHIFT              7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  _GBVOW_INTR_MODE AEN_    \
	MT6359_BUCK_VS1CCP G13#define PMIC_DG_BVOW_INTR_MODE AEN_ASK                       1
#define PMIC_VOW_INTR_SW_VAN_PI_TRAP_SHIFT                   7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  VOW_INTR_SW_VAN_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DVOW_INTR_SW_VAN_ASK                            6#define PMIC_DVOW_INTR_SW_MODE PI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  VOW_INTR_SW_MODE     \
	MT6359_BUCK_VS1OP_UCCCCG1
#define PMIC_DVOW_INTR_SW_MODE ASK                           7#define PMIC_DVOW_LOOP_BACK_ ODE PI_TRAP_SHIFT                7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  VOW_LOOP_BACK_ ODE     \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DVOW_LOOP_BACK_ ODE ASK                         81
#define PMICVOW_SDM_3_LEVEN_PI_TRAP_SHIFT                   7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  VOW_SDM_3_LEVEN_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DVOW_SDM_3_LEVEN_ASK                            9#define PMIC_DVOW_CIC_MODE AEN_PI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  VOW_CIC_MODE AEN_    \
	MT6359_BUCK_VS1_OP_UCCCG13#define PMIC_DVOW_CIC_MODE AEN_ASK                           
K_VS2_LP_ADDR  MAI_FDPMICCK_VOW_SEN_PI_TRAP_SHIFT              7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  MAI_FDPMICCK_VOW_SEN_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DMAI_FDPMICCK_VOW_SEN_ASK                       
1
#define PMIC_VOW_DPMICCK_AEN_PI_TRAP_SHIFT                   7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  VOW_DPMICCK_AEN_    \
	MT6359_BUCK_VS1_OP_UCCCUG13#define PMIC_DVOW_DPMICCK_AEN_ASK                            x3#define PMIC_DPD_FVOW_PI_TRAP_SHIFT                           7
#definePFE_VOW_TOP_CONK_VS2_LP_ADDR  PD_FVOW_ \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCCOP_G1
#define PMIC_DPD_FVOW_ASK                                    xx1
#define PMICVOW_ON_CH1 PI_TRAP_SHIFT                        7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_ON_CH1     \
	MT6359_BUCK_VS1CCP UUP_UCCOP_G1
#define PMIC_DVOW_ON_CH1 ASK                                 K_VS2_LP_ADDR  SAMPLE_BASE_MODE CH1 PI_TRAP_SHIFT              7
#definePFE_VOW_TOP_CON
#define PMIC_DSAMPLE_BASE_MODE CH1     \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DSAMPLE_BASE_MODE CH1 ASK                       
#define PMIC_DS_N_VANUE_RST CH1 PI_TRAP_SHIFT                 7
#definePFE_VOW_TOP_CON
#define PMIC_DS_N_VANUE_RST CH1  \
	MT6359_BUCK_VS1__UCCP_UCCG1
#define PMIC_DS_N_VANUE_RST CH1 ASK                          1
#define PMIC_VOW_INTR_CLR_CH1 PI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_INTR_CLR_CH1     \
	MT6359_BUCK_VS1OP_UCCCCG1
#define PMIC_DVOW_INTR_CLR_CH1 ASK                           3#define PMIC_DVOW_INTR_SOURCE_AEN_CH1 PI_TRAP_SHIFT           7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_INTR_SOURCE_AEN_CH1     \
	MT6359_BUCK_VS1_G1
#define PMIC_DVOW_INTR_SOURCE_AEN_CH1 ASK                    41
#define PMICVOW_PIC_CLK_INV_CH1 PI_TRAP_SHIFT               7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_PIC_CLK_INV_CH1     \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DVOW_PIC_CLK_INV_CH1 ASK                        x1
#define PMICVOW_DIGPMICCK_PHASE_AEN_CH1 PI_TRAP_SHIFT       7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_DIGPMICCK_PHASE_AEN_CH1  \
	MT6359_BUCK_VS1G1
F#define PMIC_DVOW_DIGPMICCK_PHASE_AEN_CH1 ASK                6#define PMIC_DVOW_CK_PD_FCH1 PI_TRAP_SHIFT                    7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_CK_PD_FCH1     \
	MT6359_BUCK_VS1_OP_UCCCCUG1
#define PMIC_DVOW_CK_PD_FCH1 ASK                             

#define PMIC_DVOW_PIC_CK_PD_FCH1 PI_TRAP_SHIFT                7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_PIC_CK_PD_FCH1     \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DVOW_PIC_CK_PD_FCH1 ASK                         
1
#define PMIC_VOW_CK_DIV_RST CH1 PI_TRAP_SHIFT                7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_CK_DIV_RST CH1     \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DVOW_CK_DIV_RST CH1 ASK                         
3#define PMIC_DVOW_DIGPMICON_CH1 PI_TRAP_SHIFT                 7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_DIGPMICON_CH1     \
	MT6359_BUCK_VS1CCP UUPG1
#define PMIC_DVOW_DIGPMICON_CH1 ASK                          x41
#define PMICVOW_DPMI0_CK_PD_FPI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CON
#define PMIC_DVOW_DPMI0_CK_PD_F    \
	MT6359_BUCK_VS1OP_UCCCCG1
#define PMIC_DVOW_DPMI0_CK_PD_FASK                           
x1
#define PMICVOW_ON_CH2_PI_TRAP_SHIFT                        7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_ON_CH2_    \
	MT6359_BUCK_VS1_OP UUOP_UCCCCG1
#define PMIC_DVOW_ON_CH2_ASK                         OP_UCCCCG#define PMIC_DSAMPLE_BASE_MODE CH2_PI_TRAP_SHIFT              7
#definePFE_VOW_TOP_CON1
#define PMIC_SAMPLE_BASE_MODE CH2_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DSAMPLE_BASE_MODE CH2_ASK                       
#define PMIC_DS_N_VANUE_RST CH2_PI_TRAP_SHIFT                 7
#definePFE_VOW_TOP_CON1
#define PMIC_S_N_VANUE_RST CH2_ \
	MT6359_BUCK_VS1__UCCP_UCCG1
#define PMIC_DS_N_VANUE_RST CH2_ASK                         O1
#define PMIC_VOW_INTR_CLR_CH2_PI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_INTR_CLR_CH2_    \
	MT6359_BUCK_VS1OP_UCCCCG1
#define PMIC_DVOW_INTR_CLR_CH2_ASK                         OP3#define PMIC_DVOW_INTR_SOURCE_AEN_CH2_PI_TRAP_SHIFT           7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_INTR_SOURCE_AEN_CH2_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DVOW_INTR_SOURCE_AEN_CH2_ASK                    41
#define PMICVOW_PIC_CLK_INV_CH2_PI_TRAP_SHIFT               7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_PIC_CLK_INV_CH2_    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DVOW_PIC_CLK_INV_CH2_ASK                        x1
#define PMICVOW_DIGPMICCK_PHASE_AEN_CH2_PI_TRAP_SHIFT       7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_DIGPMICCK_PHASE_AEN_CH2_ \
	MT6359_BUCK_VS1G1
F#define PMIC_DVOW_DIGPMICCK_PHASE_AEN_CH2_ASK                6#define PMIC_DVOW_CK_PD_FCH2_PI_TRAP_SHIFT                    7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_CK_PD_FCH2_    \
	MT6359_BUCK_VS1_OP_UCCCCUG1
#define PMIC_DVOW_CK_PD_FCH2_ASK                         OP_U

#define PMIC_DVOW_PIC_CK_PD_FCH2_PI_TRAP_SHIFT                7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_PIC_CK_PD_FCH2_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DVOW_PIC_CK_PD_FCH2_ASK                         
1
#define PMIC_VOW_CK_DIV_RST CH2_PI_TRAP_SHIFT                7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_CK_DIV_RST CH2_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DVOW_CK_DIV_RST CH2_ASK                         
3#define PMIC_DVOW_DIGPMICON_CH2_PI_TRAP_SHIFT                 7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_DIGPMICON_CH2_    \
	MT6359_BUCK_VS1CCP UUPG1
#define PMIC_DVOW_DIGPMICON_CH2_ASK                         Ox41
#define PMICVOW_DPMI1_CK_PD_FPI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CON1
#define PMIC_VOW_DPMI1_CK_PD_F    \
	MT6359_BUCK_VS1OP_UCCCCG1
#define PMIC_DVOW_DPMI1_CK_PD_FASK                           
x1
#define PMICVOW_P2_ANRDET_AUTO_PD_FPI_TRAP_SHIFT            7
#definePFE_VOW_TOP_CON3#define PMIC_DVOW_P2_ANRDET_AUTO_PD_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DVOW_P2_ANRDET_AUTO_PD_FASK                     K_VS2_LP_ADDR  VOW_TXIF_SCK_DIV_PI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CON3#define PMIC_DVOW_TXIF_SCK_DIV_    \
	MT6359_BUCK_VS1OP_UCCCCG1
F#define PMIC_DVOW_TXIF_SCK_DIV_ASK                           41
#define PMICVOW_TXIF_MONO_PI_TRAP_SHIFT                     7
#definePFE_VOW_TOP_CON3#define PMIC_DVOW_TXIF_MONO_    \
	MT6359_BUCK_VS1_OP_UCCOP_UG1
#define PMIC_DVOW_TXIF_MONO_ASK                         OP_UC9#define PMIC_DVOW_PIC_TESTCK_AEN_PI_TRAP_SHIFT                7
#definePFE_VOW_TOP_CON3#define PMIC_DVOW_PIC_TESTCK_AEN_    \
	MT6359_BUCK_VS1_OP_UCG1
#define PMIC_DVOW_PIC_TESTCK_AEN_ASK                         

#define PMIC_DVOW_PIC_TESTCK_ARCFAEN_PI_TRAP_SHIFT            7
#definePFE_VOW_TOP_CON3#define PMIC_DVOW_PIC_TESTCK_ARCFAEN_    \
	MT6359_BUCK_VS1_OG17_VS2_LP_ADDR  VOW_PIC_TESTCK_ARCFAEN_ASK                     
1
#define PMIC_VOW_TXIF_SCK_INV_PI_TRAP_SHIFT                  7
#definePFE_VOW_TOP_CON3#define PMIC_DVOW_TXIF_SCK_INV_ \
	MT6359_BUCK_VS1__UCCP_UCCOG1
#define PMIC_DVOW_TXIF_SCK_INV_ASK                           
x1
#define PMICG_BVOW_APMICADC2FAOURCE_AEN_PI_TRAP_SHIFT       7
#definePFE_VOW_TOP_CON41
#define PMIC__BVOW_APMICADC2FAOURCE_AEN_ \
	MT6359_BUCK_VS1G13#define PMIC_DG_BVOW_PPMICADC2FAOURCE_AEN_ASK                K_VS2_LP_ADDR  _GBVOW_APMICADC1FAOURCE_AEN_PI_TRAP_SHIFT       7
#definePFE_VOW_TOP_CON41
#define PMIC__BVOW_APMICADC1FAOURCE_AEN_    \
	MT6359_BUCK_G13#define PMIC_DG_BVOW_PPMICADC1FAOURCE_AEN_ASK                41
#define PMICVOW_INTR_FLAG_CH2_PI_TRAP_SHIFT                 7
#definePFE_VOW_TOP_MONK_VS2_LP_ADDR  VOW_INTR_FLAG_CH2_    \
	MT6359_BUCK_VS1CCP UUPG1
#define PMIC_DVOW_INTR_FLAG_CH2_ASK                          K_VS2_LP_ADDR  VOW_INTR_FLAG_CH1 PI_TRAP_SHIFT                 7
#definePFE_VOW_TOP_MONK_VS2_LP_ADDR  VOW_INTR_FLAG_CH1     \
	MT6359_BUCK_VS1CCP UUPG1
#define PMIC_DVOW_INTR_FLAG_CH1 ASK                         Ox#define PMIC_DVOW_INTR_PI_TRAP_SHIFT                          7
#definePFE_VOW_TOP_MONK_VS2_LP_ADDR  VOW_INTR_ \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCCOPG1
#define PMIC_DVOW_INTR_SSK                                   41
#define PMICBUCK_DVFS_DONE PI_TRAP_SHIFT                    7
#definePFE_VOW_TOP_MONK_VS2_LP_ADDR  BUCK_DVFS_DONE     \
	MT6359_BUCK_VS1_OP_UCCCCUG1
#define PMIC_DBUCK_DVFS_DONE SSK                             x1
#define PMICAMPREF_CH1 PI_TRAP_SHIFT                        7
#definePFE_VOW_VAD_CFGK_VS2_LP_ADDR  AMPREF_CH1     \
	MT6359_BUCK_VS1_OP UUOP_UCCCCG1FFeF1
#define PMICAMPREF_CH1 ASK                         OP_UCCCCG#define PMIC_DAMPREF_CH2_PI_TRAP_SHIFT                        7
#definePFE_VOW_VAD_CFG1_VS2_LP_ADDR  AMPREF_CH2_    \
	MT6359_BUCK_VS1_OP UUOP_UCCCCG1FFeF1
#define PMICAMPREF_CH2_ASK                         OP_UCCCCG#define PMIC_DTIMERINI_CH1 PI_TRAP_SHIFT                      7
#definePFE_VOW_VAD_CFG2#define PMIC_DTIMERINI_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1FFeF1
#define PMICTIMERINI_CH1 ASK                               K_VS2_LP_ADDR  TIMERINI_CH2_PI_TRAP_SHIFT                      7
#definePFE_VOW_VAD_CFG3_VS2_LP_ADDR  TIMERINI_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1FFeF1
#define PMICTIMERINI_CH2_ASK                         OP_UCCG#define PMIC_DA_INI_CH1 PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_CFG4
#define PMIC_P_INI_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  P_INI_CH1 SSK                                  K_VS2_LP_ADDR  B_INI_CH1 PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_CFG4
#define PMIC_B_INI_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  B_INI_CH1 SSK                                  4
#define PMIC_P_DEFAULT CH1 PI_TRAP_SHIFT                     7
#definePFE_VOW_VAD_CFG4
#define PMIC_P_DEFAULT CH1     \
	MT6359_BUCK_VS1_OP_UCCOP_UG17_VS2_LP_ADDR  P_DEFAULT CH1 SSK                              8_VS2_LP_ADDR  B_DEFAULT CH1 PI_TRAP_SHIFT                     7
#definePFE_VOW_VAD_CFG4
#define PMIC_B_DEFAULT CH1     \
	MT6359_BUCK_VS1_OP_UCCOP_UG17_VS2_LP_ADDR  B_DEFAULT CH1 SSK                              
1
#define PMIC_VOW_IRQ_LATCH_ANR EN_CH1 PI_TRAP_SHIFT          7
#definePFE_VOW_VAD_CFG4
#define PMIC_VOW_IRQ_LATCH_ANR EN_CH1     \
	MT6359_BUCK_VS1G1
#define PMIC_DVOW_IRQ_LATCH_ANR EN_CH1 SSK                   
x1
#define PMICP_INI_CH2_PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_CFGx1
#define PMICP_INI_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  P_INI_CH2_ASK                         OP_UCCCC K_VS2_LP_ADDR  B_INI_CH2_PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_CFGx1
#define PMICB_INI_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  B_INI_CH2_ASK                         OP_UCCCC 4
#define PMIC_P_DEFAULT CH2_PI_TRAP_SHIFT                     7
#definePFE_VOW_VAD_CFGx1
#define PMICP_DEFAULT CH2_    \
	MT6359_BUCK_VS1_OP_UCCOP_UG17_VS2_LP_ADDR  P_DEFAULT CH2_ASK                         OP_UC8_VS2_LP_ADDR  B_DEFAULT CH2_PI_TRAP_SHIFT                     7
#definePFE_VOW_VAD_CFGx1
#define PMICB_DEFAULT CH2_    \
	MT6359_BUCK_VS1_OP_UCCOP_UG17_VS2_LP_ADDR  B_DEFAULT CH2_ASK                         OP_UC
1
#define PMIC_VOW_IRQ_LATCH_ANR EN_CH2_PI_TRAP_SHIFT          7
#definePFE_VOW_VAD_CFGx1
#define PMICVOW_IRQ_LATCH_ANR EN_CH2_    \
	MT6359_BUCK_VS1G1
#define PMIC_DVOW_IRQ_LATCH_ANR EN_CH2_ASK                   
x1
#define PMICK_ALPHA_FALN_CH1 PI_TRAP_SHIFT                  7
#definePFE_VOW_VAD_CFG61
#define PMICK_ALPHA_FALN_CH1  \
	MT6359_BUCK_VS1__UCCP_UCCOG1F1
#define PMICK_ALPHA_FALN_CH1 ASK                         OP01
#define PMICK_ALPHA_RISE CH1 PI_TRAP_SHIFT                  7
#definePFE_VOW_VAD_CFG61
#define PMICK_ALPHA_RISE CH1  \
	MT6359_BUCK_VS1__UCCP_UCCOG1F1
#define PMICK_ALPHA_RISE CH1 ASK                           41
#define PMICK_BETA_FALN_CH1 PI_TRAP_SHIFT                   7
#definePFE_VOW_VAD_CFG61
#define PMICK_BETA_FALN_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUG1F1
#define PMICK_BETA_FALN_CH1 ASK                            x1
#define PMICK_BETA_RISE CH1 PI_TRAP_SHIFT                   7
#definePFE_VOW_VAD_CFG61
#define PMICK_BETA_RISE CH1  \
	MT6359_BUCK_VS1__UCCP_UCCOUG1F1
#define PMICK_BETA_RISE CH1 ASK                           C
1
#define PMIC_K_ALPHA_FALN_CH2_PI_TRAP_SHIFT                  7
#definePFE_VOW_VAD_CFG7
#define PMIC_K_ALPHA_FALN_CH2_ \
	MT6359_BUCK_VS1__UCCP_UCCOG1F1
#define PMICK_ALPHA_FALN_CH2_ASK                         OP01
#define PMICK_ALPHA_RISE CH2_PI_TRAP_SHIFT                  7
#definePFE_VOW_VAD_CFG7
#define PMIC_K_ALPHA_RISE CH2_ \
	MT6359_BUCK_VS1__UCCP_UCCOG1F1
#define PMICK_ALPHA_RISE CH2_ASK                         OP41
#define PMICK_BETA_FALN_CH2_PI_TRAP_SHIFT                   7
#definePFE_VOW_VAD_CFG7
#define PMIC_K_BETA_FALN_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUG1F1
#define PMICK_BETA_FALN_CH2_ASK                         OP_x1
#define PMICK_BETA_RISE CH2_PI_TRAP_SHIFT                   7
#definePFE_VOW_VAD_CFG7
#define PMIC_K_BETA_RISE CH2_ \
	MT6359_BUCK_VS1__UCCP_UCCOUG1F1
#define PMICK_BETA_RISE CH2_ASK                         OP_
1
#define PMIC_N_MIN_CH1 PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_CFG8#define PMIC_DN_MIN_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG1FFeF1
#define PMICN_MIN_CH1 ASK                         OP_UCCCC K_VS2_LP_ADDR  N_MIN_CH2_PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_CFG9#define PMIC_DN_MIN_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG1FFeF1
#define PMICN_MIN_CH2_ASK                         OP_UCCCC K_VS2_LP_ADDR  VOW_SN_INI_CFG_VAN_CH1 PI_TRAP_SHIFT            7
#definePFE_VOW_VAD_CFG1K_VS2_LP_ADDR  VOW_SN_INI_CFG_VAN_CH1     \
	MT6359_BUCK_VS1_OG17FeF1
#define PMICVOW_SN_INI_CFG_VAN_CH1 ASK                     K_VS2_LP_ADDR  VOW_SN_INI_CFG_EN_CH1 PI_TRAP_SHIFT             7
#definePFE_VOW_VAD_CFG1K_VS2_LP_ADDR  VOW_SN_INI_CFG_EN_CH1     \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DVOW_SN_INI_CFG_EN_CH1 ASK                      
x1
#define PMICVOW_SN_INI_CFG_VAN_CH2_PI_TRAP_SHIFT            7
#definePFE_VOW_VAD_CFG1
#define PMIC_DVOW_SN_INI_CFG_VAN_CH2_    \
	MT6359_BUCK_VS1_OG17FeF1
#define PMICVOW_SN_INI_CFG_VAN_CH2_ASK                     K_VS2_LP_ADDR  VOW_SN_INI_CFG_EN_CH2_PI_TRAP_SHIFT             7
#definePFE_VOW_VAD_CFG1
#define PMIC_DVOW_SN_INI_CFG_EN_CH2_    \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DVOW_SN_INI_CFG_EN_CH2_ASK                      
x1
#define PMICK_GAMMA_CH2_PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_CFG11
#define PMIC_K_GAMMA_CH2_ \
	MT6359_BUCK_VS1__UCCP_UCCOOP_UCG1F1
#define PMICK_GAMMA_CH2_ASK                                K_VS2_LP_ADDR  K_GAMMA_CH1 PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_CFG11
#define PMIC_K_GAMMA_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1F1
#define PMICK_GAMMA_CH1 ASK                         OP_UCCC81
#define PMICVOW_DOWNCNT CH1 PI_TRAP_SHIFT                   7
#definePFE_VOW_VAD_MONK_VS2_LP_ADDR  VOW_DOWNCNT CH1     \
	MT6359_BUCK_VS1_OP_UCCCUG1FFeF1
#define PMICVOW_DOWNCNT CH1 ASK                            K_VS2_LP_ADDR  VOW_DOWNCNT CH2_PI_TRAP_SHIFT                   7
#definePFE_VOW_VAD_MO_1_VS2_LP_ADDR  VOW_DOWNCNT CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUG1FFeF1
#define PMICVOW_DOWNCNT CH2_ASK                            G#define PMIC_DSECOND_CNT START CH1 PI_TRAP_SHIFT              7
#definePFE_VOW_VAD_MO_1
#define PMIC_SECOND_CNT START CH1     \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DSECOND_CNT START CH1 ASK                       K_VS2_LP_ADDR  VOW_P_CH1 PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_MO_1
#define PMIC_VOW_P_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  VOW_P_CH1 ASK                         OP_UCCCC 1_VS2_LP_ADDR  VOW_B_CH1 PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_MO_1
#define PMIC_VOW_B_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  VOW_B_CH1 SSK                                  4
#define PMIC_SLT COUNTERFMO_FCH1 PI_TRAP_SHIFT               7
#definePFE_VOW_VAD_MO_1
#define PMIC_SLT COUNTERFMO_FCH1     \
	MT6359_BUCK_VS1_OP_UG17
#define PMIC_SLT COUNTERFMO_FCH1 SSK                        7
#define PMIC_K_TMPFMO_FCH1 PI_TRAP_SHIFT                     7
#definePFE_VOW_VAD_MO_1
#define PMIC_K_TMPFMO_FCH1     \
	MT6359_BUCK_VS1_OP_UCCOP_UG1F1
#define PMICK_TMPFMO_FCH1 ASK                         OP_UC
G#define PMIC_DSECOND_CNT START CH2_PI_TRAP_SHIFT              7
#definePFE_VOW_VAD_MO_3#define PMIC_DSECOND_CNT START CH2_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DSECOND_CNT START CH2_ASK                       K_VS2_LP_ADDR  VOW_P_CH2_PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_MO_3#define PMIC_DVOW_P_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  VOW_P_CH2_ASK                         OP_UCCCC 1_VS2_LP_ADDR  VOW_B_CH2_PI_TRAP_SHIFT                         7
#definePFE_VOW_VAD_MO_3#define PMIC_DVOW_B_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG17_VS2_LP_ADDR  VOW_B_CH2_ASK                         OP_UCCCC 4
#define PMIC_SLT COUNTERFMO_FCH2_PI_TRAP_SHIFT               7
#definePFE_VOW_VAD_MO_3#define PMIC_DSLT COUNTERFMO_FCH2_    \
	MT6359_BUCK_VS1_OP_UG17
#define PMIC_SLT COUNTERFMO_FCH2_ASK                        7
#define PMIC_K_TMPFMO_FCH2_PI_TRAP_SHIFT                     7
#definePFE_VOW_VAD_MO_3#define PMIC_DK_TMPFMO_FCH2_    \
	MT6359_BUCK_VS1_OP_UCCOP_UG1F1
#define PMICK_TMPFMO_FCH2_ASK                         OP_UC
K_VS2_LP_ADDR  VOW_S_N_CH1 PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_4
#define PMIC_VOW_S_N_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_S_N_CH1 ASK                            UUC G1
#define PMICVOW_S_N_CH2_PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_x1
#define PMICVOW_S_N_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_S_N_CH2_ASK                                K_VS2_LP_ADDR  VOW_S_H_CH1 PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_6#define PMIC_DVOW_S_H_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_S_H_CH1 ASK                            UUC G1
#define PMICVOW_S_H_CH2_PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_7_VS2_LP_ADDR  VOW_S_H_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_S_H_CH2_ASK                                K_VS2_LP_ADDR  VOW_N_N_CH1 PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_81
#define PMICVOW_N_N_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_N_N_CH1 ASK                            UUC G1
#define PMICVOW_N_N_CH2_PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_9#define PMIC_DVOW_N_N_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_N_N_CH2_ASK                                K_VS2_LP_ADDR  VOW_N_H_CH1 PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_
K_VS2_LP_ADDR  VOW_N_H_CH1     \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_N_H_CH1 ASK                            UUC G1
#define PMICVOW_N_H_CH2_PI_TRAP_SHIFT                       7
#definePFE_VOW_VAD_MO_1
#define PMIC_DVOW_N_H_CH2_    \
	MT6359_BUCK_VS1_OP_UCCCUUUC G1FFeF1
#define PMICVOW_N_H_CH2_ASK                                K_VS2_LP_ADDR  VOW_TGEN_FREQ_DIV_CH1 PI_TRAP_SHIFT             7
#definePFE_VOW_TGEN_CFGK_VS2_LP_ADDR  VOW_TGEN_FREQ_DIV_CH1     \
	MT6359_BUCK_VS1_OPG13FeF1
#define PMICVOW_TGEN_FREQ_DIV_CH1 ASK                      K_VS2_LP_ADDR  VOW_TGEN_MUTE_SW_CH1 PI_TRAP_SHIFT              7
#definePFE_VOW_TGEN_CFGK_VS2_LP_ADDR  VOW_TGEN_MUTE_SW_CH1     \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DVOW_TGEN_MUTE_SW_CH1 ASK                       
41
#define PMICVOW_TGEN_EN_CH1 PI_TRAP_SHIFT                   7
#definePFE_VOW_TGEN_CFGK_VS2_LP_ADDR  VOW_TGEN_EN_CH1     \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_DVOW_TGEN_EN_CH1 ASK                            
x1
#define PMICVOW_TGEN_FREQ_DIV_CH2_PI_TRAP_SHIFT             7
#definePFE_VOW_TGEN_CFG
#define PMIC_DVOW_TGEN_FREQ_DIV_CH2_    \
	MT6359_BUCK_VS1_OPG13FeF1
#define PMICVOW_TGEN_FREQ_DIV_CH2_ASK                      K_VS2_LP_ADDR  VOW_TGEN_MUTE_SW_CH2_PI_TRAP_SHIFT              7
#definePFE_VOW_TGEN_CFG
#define PMIC_DVOW_TGEN_MUTE_SW_CH2_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DVOW_TGEN_MUTE_SW_CH2_ASK                       
41
#define PMICVOW_TGEN_EN_CH2_PI_TRAP_SHIFT                   7
#definePFE_VOW_TGEN_CFG
#define PMIC_DVOW_TGEN_EN_CH2_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_DVOW_TGEN_EN_CH2_ASK                            
x1
#define PMICG_BHPF_ON_CH1 PI_TRAP_SHIFT                     7
#definePFE_VOW_HPF_CFGK_VS2_LP_ADDR  G_BHPF_ON_CH1     \
	MT6359_BUCK_VS1_OP_UCCOP_UG1
#define PMIC_DG_BHPF_ON_CH1 ASK                              K_VS2_LP_ADDR  G_BANRDET_HPF_BYPASS_CH1 PI_TRAP_SHIFT          7
#definePFE_VOW_HPF_CFGK_VS2_LP_ADDR  G_BANRDET_HPF_BYPASS_CH1     \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BANRDET_HPF_BYPASS_CH1 ASK                   
#define PMIC_DG_BMTKAIF_HPF_BYPASS_CH1 PI_TRAP_SHIFT          7
#definePFE_VOW_HPF_CFGK_VS2_LP_ADDR  G_BMTKAIF_HPF_BYPASS_CH1     \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BMTKAIF_HPF_BYPASS_CH1 ASK                   1
#define PMIC__GCBASELINE PLPHA_ORDER_CH1 PI_TRAP_SHIFT       7
#definePFE_VOW_HPF_CFGK_VS2_LP_ADDR  G_BBASELINE PLPHA_ORDER_CH1  \
	MT6359_BUCK_VS1G1F
#define PMIC_G_BBASELINE PLPHA_ORDER_CH1 ASK                41
#define PMICVOW_HPF_IC_TESTFCH1 PI_TRAP_SHIFT               7
#definePFE_VOW_HPF_CFGK_VS2_LP_ADDR  VOW_HPF_IC_TESTFCH1     \
	MT6359_BUCK_VS1_OP_UG1F1
#define PMICVOW_HPF_IC_TESTFCH1 ASK                        11
#define PMIC_G_BHPF_ON_CH2_PI_TRAP_SHIFT                     7
#definePFE_VOW_HPF_CFG
#define PMIC_DG_BHPF_ON_CH2_    \
	MT6359_BUCK_VS1_OP_UCCOP_UG1
#define PMIC_DG_BHPF_ON_CH2_ASK                              K_VS2_LP_ADDR  G_BANRDET_HPF_BYPASS_CH2_PI_TRAP_SHIFT          7
#definePFE_VOW_HPF_CFG
#define PMIC_DG_BANRDET_HPF_BYPASS_CH2_    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BANRDET_HPF_BYPASS_CH2_ASK                   
#define PMIC_DG_BMTKAIF_HPF_BYPASS_CH2_PI_TRAP_SHIFT          7
#definePFE_VOW_HPF_CFG
#define PMIC_DG_BMTKAIF_HPF_BYPASS_CH2_    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BMTKAIF_HPF_BYPASS_CH2_ASK                   1
#define PMIC__GCBASELINE PLPHA_ORDER_CH2_PI_TRAP_SHIFT       7
#definePFE_VOW_HPF_CFG
#define PMIC_DG_BBASELINE PLPHA_ORDER_CH2_ \
	MT6359_BUCK_VS1G1F
#define PMIC_G_BBASELINE PLPHA_ORDER_CH2_ASK                41
#define PMICVOW_HPF_IC_TESTFCH2_PI_TRAP_SHIFT               7
#definePFE_VOW_HPF_CFG
#define PMIC_DVOW_HPF_IC_TESTFCH2_    \
	MT6359_BUCK_VS1_OP_UG1F1
#define PMICVOW_HPF_IC_TESTFCH2_ASK                        x1
#define PMIC_PUDIOODIG_3RDFPNA_IDFPI_TRAP_SHIFT              7
#definePUDIOODIG_3RDFDSN_ID
#define PMIC_PUDIOODIG_3RDFPNA_IDF    \
	MT6359_BUCK_VS1CCP G1FF
#define PMIC_PUDIOODIG_3RDFPNA_IDFASK                       K_VS2_LP_ADDR  AUDIOODIG_3RDFDIG_IDFPI_TRAP_SHIFT              7
#definePUDIOODIG_3RDFDSN_ID
#define PMIC_PUDIOODIG_3RDFDIG_IDF    \
	MT6359_BUCK_VS1CCP G1FF
#define PMIC_PUDIOODIG_3RDFDIG_IDFASK                       x1
#define PMICAUDIOODIG_3RDFPNA_MINORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_3RDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_3RDFPNA_MINORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_3RDFPNA_MINORFREV_ASK                K_VS2_LP_ADDR  PUDIOODIG_3RDFPNA_MAJORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_3RDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_3RDFPNA_MAJORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_3RDFPNA_MAJORFREV_ASK                4
#define PMIC_PUDIOODIG_3RDFDIG_MINORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_3RDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_3RDFDIG_MINORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_3RDFDIG_MINORFREV_ASK                x1
#define PMICAUDIOODIG_3RDFDIG_MAJORFREV_PI_TRAP_SHIFT       7
#definePUDIOODIG_3RDFDSN_REVK_VS2_LP_ADDR  AUDIOODIG_3RDFDIG_MAJORFREV_ \
	MT6359_BUCK_VS1G1F
#define PMIC_PUDIOODIG_3RDFDIG_MAJORFREV_ASK                x1
#define PMIC_PUDIOODIG_3RDFDSN_CBS_PI_TRAP_SHIFT             7
#definePUDIOODIG_3RDFDSN_DBI
#define PMIC_PUDIOODIG_3RDFDSN_CBS_    \
	MT6359_BUCK_VS1_OPG13
#define PMIC_AUDIOODIG_3RDFDSN_CBS_ASK                      K_VS2_LP_ADDR  AUDIOODIG_3RDFDSN_BIX_PI_TRAP_SHIFT             7
#definePUDIOODIG_3RDFDSN_DBI
#define PMIC_PUDIOODIG_3RDFDSN_BIX_    \
	MT6359_BUCK_VS1_OPG13
#define PMIC_AUDIOODIG_3RDFDSN_BIX_ASK                      1
#define PMIC_PUDIOODIG_3_ESPFPI_TRAP_SHIFT                   7
#definePUDIOODIG_3RDFDSN_DBI
#define PMIC_PUDIOODIG_3_ESPF    \
	MT6359_BUCK_VS1_OP_UCCCUG1FF
#define PMIC_PUDIOODIG_3_ESPFASK                            x1
#define PMICAUDIOODIG_3RDFDSN_FPI_PI_TRAP_SHIFT             7
#definePUDIOODIG_3RDFDSN_DXI
#define PMIC_PUDIOODIG_3RDFDSN_FPI_    \
	MT6359_BUCK_VS1_OPG1FF
#define PMIC_PUDIOODIG_3RDFDSN_FPI_ASK                      K_VS2_LP_ADDR  G_BPERIODR  CNT PERIOD_PI_TRAP_SHIFT            7
#definePFE_VOW_PERIODR  CFGK_VS2_LP_ADDR  G_BPERIODR  CNT PERIOD_    \
	MT6359_BUCK_VS1_OG13FeF1
#define PMICG_BPERIODR  CNT PERIOD_ASK                     K_VS2_LP_ADDR  G_BPERIODR  CNT CLR_PI_TRAP_SHIFT               7
#definePFE_VOW_PERIODR  CFGK_VS2_LP_ADDR  G_BPERIODR  CNT CLR_    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DG_BPERIODR  CNT CLR_ASK                        x41
#define PMIC__BPERIODR  N_FPI_TRAP_SHIFT                    7
#definePFE_VOW_PERIODR  CFGK_VS2_LP_ADDR  G_BPERIODR  N_F    \
	MT6359_BUCK_VS1_OP_UCCUCCG1
#define PMIC_DG_BPERIODR  N_FASK                         OP_U
x1
#define PMICG_BPERIODR  CNT SET_VANUE_PI_TRAP_SHIFT         7
#definePFE_VOW_PERIODR  CFG
#define PMIC_DG_BPERIODR  CNT SET_VANUE_    \
	MT6359_BUCK_VSG13FeF1
#define PMICG_BPERIODR  CNT SET_VANUE_ASK                  K_VS2_LP_ADDR  G_BPERIODR  CNT PAUSE PI_TRAP_SHIFT             7
#definePFE_VOW_PERIODR  CFG
#define PMIC_DG_BPERIODR  CNT PAUSE     \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DG_BPERIODR  CNT PAUSE ASK                      
41
#define PMIC__BPERIODR  CNT SET_PI_TRAP_SHIFT               7
#definePFE_VOW_PERIODR  CFG
#define PMIC_DG_BPERIODR  CNT SET_    \
	MT6359_BUCK_VS1_OP_UG1
#define PMIC_DG_BPERIODR  CNT SET_ASK                        xx1
#define PMICPUDPREAMPLONBPERIODR  ON_CYCLE PI_TRAP_SHIFT    7
#definePFE_VOW_PERIODR  CFG1
#define PMIC_PUDPREAMPLONBPERIODR  ON_CYCLE     \
	MT6359_BUG13FeF1
#define PMICPUDPREAMPLONBPERIODR  ON_CYCLE ASK             K_VS2_LP_ADDR  AUDPREAMPLONBPERIODR  INVERSE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG1
#define PMIC_PUDPREAMPLONBPERIODR  INVERSE     \
	MT6359_BUCG1
#define PMIC_DPUDPREAMPLONBPERIODR  INVERSE ASK              
41
#define PMICPUDPREAMPLONBPERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG1
#define PMIC_PUDPREAMPLONBPERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DPUDPREAMPLONBPERIODR   ODE ASK                 xx1
#define PMICPUDPREAMPLDCPRECHARGEBPERIODR  ON_CYCLE PI_TRAP 7
#definePFE_VOW_PERIODR  CFG3
#define PMIC_AUDPREAMPLDCPRECHARGEBPERIODR  ON_CYCLE     \
	G13FeF1
#define PMICPUDPREAMPLDCPRECHARGEBPERIODR  ON_CYCLE ASK    K_VS2_LP_ADDR  AUDPREAMPLDCPRECHARGEBPERIODR  INVERSE PI_TRAP_ 7
#definePFE_VOW_PERIODR  CFG3
#define PMIC_AUDPREAMPLDCPRECHARGEBPERIODR  INVERSE     \
	MG1
#define PMIC_DPUDPREAMPLDCPRECHARGEBPERIODR  INVERSE ASK     
41
#define PMICPUDPREAMPLDCPRECHARGEBPERIODR   ODE PI_TRAP_SHI 7
#definePFE_VOW_PERIODR  CFG3
#define PMIC_AUDPREAMPLDCPRECHARGEBPERIODR   ODE     \
	MT63G1
#define PMIC_DPUDPREAMPLDCPRECHARGEBPERIODR   ODE ASK        xx1
#define PMICPUDADCLPWRUPBPERIODR  ON_CYCLE PI_TRAP_SHIFT    7
#definePFE_VOW_PERIODR  CFG41
#define PMICPUDADCLPWRUPBPERIODR  ON_CYCLE     \
	MT6359_BUG13FeF1
#define PMICPUDADCLPWRUPBPERIODR  ON_CYCLE ASK             K_VS2_LP_ADDR  AUDADCLPWRUPBPERIODR  INVERSE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG41
#define PMICPUDADCLPWRUPBPERIODR  INVERSE     \
	MT6359_BUCG1
#define PMIC_DPUDADCLPWRUPBPERIODR  INVERSE ASK              
41
#define PMICPUDADCLPWRUPBPERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG41
#define PMICPUDADCLPWRUPBPERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DPUDADCLPWRUPBPERIODR   ODE ASK                 xx1
#define PMICPUDGLBVOWLPWENBPERIODR  ON_CYCLE PI_TRAP_SHIFT  7
#definePFE_VOW_PERIODR  CFGx1
#define PMICPUDGLBVOWLPWENBPERIODR  ON_CYCLE     \
	MT6359_G13FeF1
#define PMICPUDGLBVOWLPWENBPERIODR  ON_CYCLE ASK           K_VS2_LP_ADDR  AUDGLBVOWLPWENBPERIODR  INVERSE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFGx1
#define PMICPUDGLBVOWLPWENBPERIODR  INVERSE     \
	MT6359_BG1
#define PMIC_DPUDGLBVOWLPWENBPERIODR  INVERSE ASK            
41
#define PMICPUDGLBVOWLPWENBPERIODR   ODE PI_TRAP_SHIFT      7
#definePFE_VOW_PERIODR  CFGx1
#define PMICPUDGLBVOWLPWENBPERIODR   ODE     \
	MT6359_BUCKG1
#define PMIC_DPUDGLBVOWLPWENBPERIODR   ODE ASK               xx1
#define PMICPUDDIGPMIENBPERIODR  ON_CYCLE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG61
#define PMICPUDDIGPMIENBPERIODR  ON_CYCLE     \
	MT6359_BUCG13FeF1
#define PMICPUDDIGPMIENBPERIODR  ON_CYCLE ASK              K_VS2_LP_ADDR  AUDDIGPMIENBPERIODR  INVERSE PI_TRAP_SHIFT      7
#definePFE_VOW_PERIODR  CFG61
#define PMICPUDDIGPMIENBPERIODR  INVERSE     \
	MT6359_BUCKG1
#define PMIC_DPUDDIGPMIENBPERIODR  INVERSE ASK               x41
#define PMICPUDDIGPMIENBPERIODR   ODE PI_TRAP_SHIFT         7
#definePFE_VOW_PERIODR  CFG61
#define PMICPUDDIGPMIENBPERIODR   ODE     \
	MT6359_BUCK_VSG1
#define PMIC_DPUDDIGPMIENBPERIODR   ODE ASK                  xx1
#define PMICPUDPWDBPMIBIAS0BPERIODR  ON_CYCLE PI_TRAP_SHIFT 7
#definePFE_VOW_PERIODR  CFG7_VS2_LP_ADDR  PUDPWDBPMIBIAS0BPERIODR  ON_CYCLE     \
	MT6359G13FeF1
#define PMICPUDPWDBPMIBIAS0BPERIODR  ON_CYCLE ASK          K_VS2_LP_ADDR  AUDPWDBPMIBIAS0BPERIODR  INVERSE PI_TRAP_SHIFT  7
#definePFE_VOW_PERIODR  CFG7_VS2_LP_ADDR  PUDPWDBPMIBIAS0BPERIODR  INVERSE     \
	MT6359_G1
#define PMIC_DPUDPWDBPMIBIAS0BPERIODR  INVERSE ASK           
41
#define PMICPUDPWDBPMIBIAS0BPERIODR   ODE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG7_VS2_LP_ADDR  PUDPWDBPMIBIAS0BPERIODR   ODE     \
	MT6359_BUCG1
#define PMIC_DPUDPWDBPMIBIAS0BPERIODR   ODE ASK              xx1
#define PMICPUDPWDBPMIBIAS1BPERIODR  ON_CYCLE PI_TRAP_SHIFT 7
#definePFE_VOW_PERIODR  CFGx1
#define PMICAUDPWDBPMIBIAS1BPERIODR  ON_CYCLE     \
	MT6359G13FeF1
#define PMICPUDPWDBPMIBIAS1BPERIODR  ON_CYCLE ASK          K_VS2_LP_ADDR  AUDPWDBPMIBIAS1BPERIODR  INVERSE PI_TRAP_SHIFT  7
#definePFE_VOW_PERIODR  CFGx1
#define PMICAUDPWDBPMIBIAS1BPERIODR  INVERSE     \
	MT6359_G1
#define PMIC_DPUDPWDBPMIBIAS1BPERIODR  INVERSE ASK           
41
#define PMICPUDPWDBPMIBIAS1BPERIODR   ODE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFGx1
#define PMICAUDPWDBPMIBIAS1BPERIODR   ODE     \
	MT6359_BUCG1
#define PMIC_DPUDPWDBPMIBIAS1BPERIODR   ODE ASK              xx1
#define PMICXO_VOW_CK_ENBPERIODR  ON_CYCLE PI_TRAP_SHIFT    7
#definePFE_VOW_PERIODR  CFG91
#define PMICXO_VOW_CK_ENBPERIODR  ON_CYCLE     \
	MT6359_BUG13FeF1
#define PMICXO_VOW_CK_ENBPERIODR  ON_CYCLE ASK             K_VS2_LP_ADDR  XO_VOW_CK_ENBPERIODR  INVERSE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG91
#define PMICXO_VOW_CK_ENBPERIODR  INVERSE     \
	MT6359_BUCG1
#define PMIC_DXO_VOW_CK_ENBPERIODR  INVERSE ASK              
41
#define PMICXO_VOW_CK_ENBPERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG91
#define PMICXO_VOW_CK_ENBPERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DXO_VOW_CK_ENBPERIODR   ODE ASK                 xx1
#define PMICPUDGLB_PWRDNBPERIODR  ON_CYCLE PI_TRAP_SHIFT    7
#definePFE_VOW_PERIODR  CFG
K_VS2_LP_ADDR  PUDGLB_PWRDNBPERIODR  ON_CYCLE     \
	MT6359_BUG13FeF1
#define PMICPUDGLB_PWRDNBPERIODR  ON_CYCLE ASK             K_VS2_LP_ADDR  AUDGLB_PWRDNBPERIODR  INVERSE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG
K_VS2_LP_ADDR  PUDGLB_PWRDNBPERIODR  INVERSE     \
	MT6359_BUCG1
#define PMIC_DPUDGLB_PWRDNBPERIODR  INVERSE ASK              
41
#define PMICPUDGLB_PWRDNBPERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG
K_VS2_LP_ADDR  PUDGLB_PWRDNBPERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DPUDGLB_PWRDNBPERIODR   ODE ASK                 xx1
#define PMICVOW_ON_CH1 PERIODR  ON_CYCLE PI_TRAP_SHIFT      7
#definePFE_VOW_PERIODR  CFG

#define PMIC_DVOW_ON_CH1 PERIODR  ON_CYCLE     \
	MT6359_BUCPG13FeF1
#define PMICVOW_ON_CH1 PERIODR  ON_CYCLE ASK               K_VS2_LP_ADDR  VOW_ON_CH1 PERIODR  INVERSE PI_TRAP_SHIFT       7
#definePFE_VOW_PERIODR  CFG

#define PMIC_DVOW_ON_CH1 PERIODR  INVERSE     \
	MT6359_BUCK_G1
#define PMIC_DVOW_ON_CH1 PERIODR  INVERSE ASK                x41
#define PMICVOW_ON_CH1 PERIODR   ODE PI_TRAP_SHIFT          7
#definePFE_VOW_PERIODR  CFG

#define PMIC_DVOW_ON_CH1 PERIODR   ODE     \
	MT6359_BUCK_VS_G1
#define PMIC_DVOW_ON_CH1 PERIODR   ODE ASK                   xx1
#define PMICDPMICON_CH1 PERIODR  ON_CYCLE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG
21
#define PMICDPMICON_CH1 PERIODR  ON_CYCLE     \
	MT6359_BUCG13FeF1
#define PMICDPMICON_CH1 PERIODR  ON_CYCLE ASK              K_VS2_LP_ADDR  DPMICON_CH1 PERIODR  INVERSE PI_TRAP_SHIFT      7
#definePFE_VOW_PERIODR  CFG
21
#define PMICDPMICON_CH1 PERIODR  INVERSE     \
	MT6359_BUCKG1
#define PMIC_DDPMICON_CH1 PERIODR  INVERSE ASK               x41
#define PMICDPMICON_CH1 PERIODR   ODE PI_TRAP_SHIFT         7
#definePFE_VOW_PERIODR  CFG
21
#define PMICDPMICON_CH1 PERIODR   ODE     \
	MT6359_BUCK_VSG1
#define PMIC_DDPMICON_CH1 PERIODR   ODE ASK                  xx1
#define PMICPUDPREAMPLONBPERIODR  OFF_CYCLE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFG
3
#define PMIC_AUDPREAMPLONBPERIODR  OFF_CYCLE     \
	MT6359_BG13FeF1
#define PMICPUDPREAMPLONBPERIODR  OFF_CYCLE ASK            K_VS2_LP_ADDR  PD_FVOW_F32K_CK_PI_TRAP_SHIFT                   7
#definePFE_VOW_PERIODR  CFG
3
#define PMIC_PD_FVOW_F32K_CK_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_DPD_FVOW_F32K_CK_ASK                            
x1
#define PMICPUDPREAMPLDCPRECHARGEBPERIODR  OFF_CYCLE PI_TRA 7
#definePFE_VOW_PERIODR  CFG
41
#define PMICPUDPREAMPLDCPRECHARGEBPERIODR  OFF_CYCLE     \
G13FeF1
#define PMICPUDPREAMPLDCPRECHARGEBPERIODR  OFF_CYCLE ASK   K_VS2_LP_ADDR  VOW_SNRDET_PERIODR  CFG_PI_TRAP_SHIFT           7
#definePFE_VOW_PERIODR  CFG
41
#define PMICVOW_SNRDET_PERIODR  CFG_    \
	MT6359_BUCK_VS1 G1
#define PMIC_DVOW_SNRDET_PERIODR  CFG_ASK                    xx1
#define PMICPUDADCLPWRUPBPERIODR  OFF_CYCLE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFG
x1
#define PMICPUDADCLPWRUPBPERIODR  OFF_CYCLE     \
	MT6359_BG13FeF1
#define PMICPUDADCLPWRUPBPERIODR  OFF_CYCLE ASK            K_VS2_LP_ADDR  PUDGLBVOWLPWENBPERIODR  OFF_CYCLE PI_TRAP_SHIFT 7
#definePFE_VOW_PERIODR  CFG
61
#define PMICPUDGLBVOWLPWENBPERIODR  OFF_CYCLE     \
	MT6359G13FeF1
#define PMICPUDGLBVOWLPWENBPERIODR  OFF_CYCLE ASK          K_VS2_LP_ADDR  AUDDIGPMIENBPERIODR  OFF_CYCLE PI_TRAP_SHIFT  T 7
#definePFE_VOW_PERIODR  CFG
7_VS2_LP_ADDR  PUDDIGPMIENBPERIODR  OFF_CYCLE     \
	MT6359_BUG13FeF1
#define PMICPUDDIGPMIENBPERIODR  OFF_CYCLE ASK             K_VS2_LP_ADDR  AUDPWDBPMIBIAS0BPERIODR  OFF_CYCLE PI_TRAP_SHIF 7
#definePFE_VOW_PERIODR  CFG
x1
#define PMICAUDPWDBPMIBIAS0BPERIODR  OFF_CYCLE     \
	MT635G13FeF1
#define PMICPUDPWDBPMIBIAS0BPERIODR  OFF_CYCLE ASK         K_VS2_LP_ADDR  AUDPWDBPMIBIAS1BPERIODR  OFF_CYCLE PI_TRAP_SHIF 7
#definePFE_VOW_PERIODR  CFG
9_VS2_LP_ADDR  AUDPWDBPMIBIAS1BPERIODR  OFF_CYCLE     \
	MT635G13FeF1
#define PMICPUDPWDBPMIBIAS1BPERIODR  OFF_CYCLE ASK         K_VS2_LP_ADDR  XO_VOW_CK_ENBPERIODR  OFF_CYCLE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFG2K_VS2_LP_ADDR  XO_VOW_CK_ENBPERIODR  OFF_CYCLE     \
	MT6359_BG13FeF1
#define PMICXO_VOW_CK_ENBPERIODR  OFF_CYCLE ASK            K_VS2_LP_ADDR  CLKSQ_ENBVOW_PERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG1K_VS2_LP_ADDR  CLKSQ_ENBVOW_PERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DCLKSQ_ENBVOW_PERIODR   ODE ASK                 xx1
#define PMICPUDGLB_PWRDNBPERIODR  OFF_CYCLE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFG2
#define PMIC_DPUDGLB_PWRDNBPERIODR  OFF_CYCLE     \
	MT6359_BG13FeF1
#define PMICPUDGLB_PWRDNBPERIODR  OFF_CYCLE ASK            K_VS2_LP_ADDR  VOW_ON_CH1 PERIODR  OFF_CYCLE PI_TRAP_SHIFT  T  7
#definePFE_VOW_PERIODR  CFG21
#define PMIC_VOW_ON_CH1 PERIODR  OFF_CYCLE     \
	MT6359_BUCG13FeF1
#define PMICVOW_ON_CH1 PERIODR  OFF_CYCLE ASK              K_VS2_LP_ADDR  DPMICON_CH1 PERIODR  OFF_CYCLE PI_TRAP_SHIFT  T 7
#definePFE_VOW_PERIODR  CFG23_VS2_LP_ADDR  DPMICON_CH1 PERIODR  OFF_CYCLE     \
	MT6359_BUG13FeF1
#define PMICDPMICON_CH1 PERIODR  OFF_CYCLE ASK             K_VS2_LP_ADDR  AUDPREAMPRONBPERIODR  ON_CYCLE PI_TRAP_SHIFT    7
#definePFE_VOW_PERIODR  CFG141
#define PMICPUDPREAMPRONBPERIODR  ON_CYCLE     \
	MT6359_BUG13FeF1
#define PMICPUDPREAMPRONBPERIODR  ON_CYCLE ASK             K_VS2_LP_ADDR  AUDPREAMPRONBPERIODR  INVERSE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG141
#define PMICPUDPREAMPRONBPERIODR  INVERSE     \
	MT6359_BUCG1
#define PMIC_DPUDPREAMPRONBPERIODR  INVERSE ASK              
41
#define PMICPUDPREAMPRONBPERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG141
#define PMICPUDPREAMPRONBPERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DPUDPREAMPRONBPERIODR   ODE ASK                 xx1
#define PMICPUDPREAMPRDCPRECHARGEBPERIODR  ON_CYCLE PI_TRAP 7
#definePFE_VOW_PERIODR  CFG2x1
#define PMICPUDPREAMPRDCPRECHARGEBPERIODR  ON_CYCLE     \
	G13FeF1
#define PMICPUDPREAMPRDCPRECHARGEBPERIODR  ON_CYCLE ASK    K_VS2_LP_ADDR  AUDPREAMPRDCPRECHARGEBPERIODR  INVERSE PI_TRAP_ 7
#definePFE_VOW_PERIODR  CFG2x1
#define PMICPUDPREAMPRDCPRECHARGEBPERIODR  INVERSE     \
	MG1
#define PMIC_DPUDPREAMPRDCPRECHARGEBPERIODR  INVERSE ASK     
41
#define PMICPUDPREAMPRDCPRECHARGEBPERIODR   ODE PI_TRAP_SHI 7
#definePFE_VOW_PERIODR  CFG2x1
#define PMICPUDPREAMPRDCPRECHARGEBPERIODR   ODE     \
	MT63G1
#define PMIC_DPUDPREAMPRDCPRECHARGEBPERIODR   ODE ASK        xx1
#define PMICPUDADCRPWRUPBPERIODR  ON_CYCLE PI_TRAP_SHIFT    7
#definePFE_VOW_PERIODR  CFG261
#define PMICPUDADCRPWRUPBPERIODR  ON_CYCLE     \
	MT6359_BUG13FeF1
#define PMICPUDADCRPWRUPBPERIODR  ON_CYCLE ASK             K_VS2_LP_ADDR  AUDADCRPWRUPBPERIODR  INVERSE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG161
#define PMICPUDADCRPWRUPBPERIODR  INVERSE     \
	MT6359_BUCG1
#define PMIC_DPUDADCRPWRUPBPERIODR  INVERSE ASK              
41
#define PMICPUDADCRPWRUPBPERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG161
#define PMICPUDADCRPWRUPBPERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DPUDADCRPWRUPBPERIODR   ODE ASK                 xx1
#define PMICPUDGLBRVOWLPWENBPERIODR  ON_CYCLE PI_TRAP_SHIFT 7
#definePFE_VOW_PERIODR  CFG17_VS2_LP_ADDR  PUDGLBRVOWLPWENBPERIODR  ON_CYCLE     \
	MT6359G13FeF1
#define PMICPUDGLBRVOWLPWENBPERIODR  ON_CYCLE ASK          K_VS2_LP_ADDR  AUDGLBRVOWLPWENBPERIODR  INVERSE PI_TRAP_SHIFT  7
#definePFE_VOW_PERIODR  CFG17_VS2_LP_ADDR  PUDGLBRVOWLPWENBPERIODR  INVERSE     \
	MT6359_G1
#define PMIC_DPUDGLBRVOWLPWENBPERIODR  INVERSE ASK           
41
#define PMICPUDGLBRVOWLPWENBPERIODR   ODE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG17_VS2_LP_ADDR  PUDGLBRVOWLPWENBPERIODR   ODE     \
	MT6359_BUCG1
#define PMIC_DPUDGLBRVOWLPWENBPERIODR   ODE ASK              xx1
#define PMICPUDDIGPMI1ENBPERIODR  ON_CYCLE PI_TRAP_SHIFT    7
#definePFE_VOW_PERIODR  CFG2x1
#define PMICAUDDIGPMI1ENBPERIODR  ON_CYCLE     \
	MT6359_BUG13FeF1
#define PMICPUDDIGPMI1ENBPERIODR  ON_CYCLE ASK             K_VS2_LP_ADDR  AUDDIGPMI1ENBPERIODR  INVERSE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG1x1
#define PMICAUDDIGPMI1ENBPERIODR  INVERSE     \
	MT6359_BUCG1
#define PMIC_DPUDDIGPMI1ENBPERIODR  INVERSE ASK              
41
#define PMICPUDDIGPMI1ENBPERIODR   ODE PI_TRAP_SHIFT        7
#definePFE_VOW_PERIODR  CFG1x1
#define PMICAUDDIGPMI1ENBPERIODR   ODE     \
	MT6359_BUCK_VG1
#define PMIC_DPUDDIGPMI1ENBPERIODR   ODE ASK                 xx1
#define PMICPUDPWDBPMIBIAS2BPERIODR  ON_CYCLE PI_TRAP_SHIFT 7
#definePFE_VOW_PERIODR  CFG19_VS2_LP_ADDR  AUDPWDBPMIBIAS2BPERIODR  ON_CYCLE     \
	MT6359G13FeF1
#define PMICPUDPWDBPMIBIAS2BPERIODR  ON_CYCLE ASK          K_VS2_LP_ADDR  AUDPWDBPMIBIAS2BPERIODR  INVERSE PI_TRAP_SHIFT  7
#definePFE_VOW_PERIODR  CFG19_VS2_LP_ADDR  AUDPWDBPMIBIAS2BPERIODR  INVERSE     \
	MT6359_G1
#define PMIC_DPUDPWDBPMIBIAS2BPERIODR  INVERSE ASK           
41
#define PMICPUDPWDBPMIBIAS2BPERIODR   ODE PI_TRAP_SHIFT     7
#definePFE_VOW_PERIODR  CFG19_VS2_LP_ADDR  AUDPWDBPMIBIAS2BPERIODR   ODE     \
	MT6359_BUCG1
#define PMIC_DPUDPWDBPMIBIAS2BPERIODR   ODE ASK              xx1
#define PMICVOW_ON_CH2BPERIODR  ON_CYCLE PI_TRAP_SHIFTT     7
#definePFE_VOW_PERIODR  CFG3K_VS2_LP_ADDR  VOW_ON_CH2BPERIODR  ON_CYCLE     \
	MT6359T6359G13FeF1
#define PMICVOW_ON_CH2BPERIODR  ON_CYCLE ASK               K_VS2_LP_ADDR  VOW_ON_CH2BPERIODR  INVERSE PI_TRAP_SHIFT T     7
#definePFE_VOW_PERIODR  CFG3K_VS2_LP_ADDR  VOW_ON_CH2BPERIODR  INVERSE     \
	MT6359_BUCK_G1
#define PMIC_DVOW_ON_CH2BPERIODR  INVERSE ASK                
41
#define PMICVOW_ON_CH2BPERIODR   ODE PI_TRAP_SHIFT          7
#definePFE_VOW_PERIODR  CFG3K_VS2_LP_ADDR  VOW_ON_CH2BPERIODR   ODE     \
	MT6359_BUCK_VS_G1
#define PMIC_DVOW_ON_CH2BPERIODR   ODE ASK                   xx1
#define PMICDPMICON_CH2BPERIODR  ON_CYCLE PI_TRAP_SHIFTT    7
#definePFE_VOW_PERIODR  CFG3
#define PMIC_DDPMICON_CH2BPERIODR  ON_CYCLE     \
	MT6359T635G13FeF1
#define PMICDPMICON_CH2BPERIODR  ON_CYCLE ASK              K_VS2_LP_ADDR  DPMICON_CH2BPERIODR  INVERSE PI_TRAP_SHIFT T    7
#definePFE_VOW_PERIODR  CFG3
#define PMIC_DDPMICON_CH2BPERIODR  INVERSE     \
	MT6359_BUCKG1
#define PMIC_DDPMICON_CH2BPERIODR  INVERSE ASK               x41
#define PMICDPMICON_CH2BPERIODR   ODE PI_TRAP_SHIFT         7
#definePFE_VOW_PERIODR  CFG3
#define PMIC_DDPMICON_CH2BPERIODR   ODE     \
	MT6359_BUCK_VSG1
#define PMIC_DDPMICON_CH2BPERIODR   ODE ASK                  xx1
#define PMICPUDPREAMPRONBPERIODR  OFF_CYCLE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFG31
#define PMIC_PUDPREAMPRONBPERIODR  OFF_CYCLE     \
	MT6359_BG13FeF1
#define PMICPUDPREAMPRONBPERIODR  OFF_CYCLE ASK            K_VS2_LP_ADDR  PUDPREAMPRDCPRECHARGEBPERIODR  OFF_CYCLE PI_TRA 7
#definePFE_VOW_PERIODR  CFG33
#define PMIC_AUDPREAMPRDCPRECHARGEBPERIODR  OFF_CYCLE     \
G13FeF1
#define PMICPUDPREAMPRDCPRECHARGEBPERIODR  OFF_CYCLE ASK   K_VS2_LP_ADDR  PUDADCRPWRUPBPERIODR  OFF_CYCLE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFG341
#define PMICPUDADCRPWRUPBPERIODR  OFF_CYCLE     \
	MT6359_BG13FeF1
#define PMICPUDADCRPWRUPBPERIODR  OFF_CYCLE ASK            K_VS2_LP_ADDR  PUDGLBRVOWLPWENBPERIODR  OFF_CYCLE PI_TRAP_SHIF 7
#definePFE_VOW_PERIODR  CFG3x1
#define PMICPUDGLBRVOWLPWENBPERIODR  OFF_CYCLE     \
	MT635G13FeF1
#define PMICPUDGLBRVOWLPWENBPERIODR  OFF_CYCLE ASK         K_VS2_LP_ADDR  AUDDIGPMI1ENBPERIODR  OFF_CYCLE PI_TRAP_SHIFT   7
#definePFE_VOW_PERIODR  CFG361
#define PMICPUDDIGPMI1ENBPERIODR  OFF_CYCLE     \
	MT6359_BG13FeF1
#define PMICPUDDIGPMI1ENBPERIODR  OFF_CYCLE ASK            K_VS2_LP_ADDR  PUDPWDBPMIBIAS2BPERIODR  OFF_CYCLE PI_TRAP_SHIF 7
#definePFE_VOW_PERIODR  CFG37_VS2_LP_ADDR  PUDPWDBPMIBIAS2BPERIODR  OFF_CYCLE     \
	MT635G13FeF1
#define PMICPUDPWDBPMIBIAS2BPERIODR  OFF_CYCLE ASK         K_VS2_LP_ADDR  VOW_ON_CH2BPERIODR  OFF_CYCLE PI_TRAP_SHIFT  T  7
#definePFE_VOW_PERIODR  CFG381
#define PMICVOW_ON_CH2BPERIODR  OFF_CYCLE     \
	MT6359_BUCG13FeF1
#define PMICVOW_ON_CH2BPERIODR  OFF_CYCLE ASK              K_VS2_LP_ADDR  DPMICON_CH2BPERIODR  OFF_CYCLE PI_TRAP_SHIFT  T 7
#definePFE_VOW_PERIODR  CFG39_VS2_LP_ADDR  DPMICON_CH2BPERIODR  OFF_CYCLE     \
	MT6359_BUG13FeF1
#define PMICDPMICON_CH2BPERIODR  OFF_CYCLE ASK             K_VS2_LP_ADDR  VOW_PERIODR   ON0_PI_TRAP_SHIFT                 7
#definePFE_VOW_PERIODR  MONK_VS2_LP_ADDR  VOW_PERIODR   ON0_    \
	MT6359_BUCK_VS1 CCS1_OG1FFeF1
#define PMICVOW_PERIODR   ON0_ASK                          K_VS2_LP_ADDR  VOW_PERIODR   ON1 PI_TRAP_SHIFT                 7
#definePFE_VOW_PERIODR  MON
#define PMIC_DVOW_PERIODR   ON1     \
	MT6359_BUCK_VS1 CCS1_OG1FFeF1
#define PMICVOW_PERIODR   ON1 ASK                          K_VS2_LP_ADDR  VOW_PERIODR  COUNTFMO_FPI_TRAP_SHIFT            7
#definePFE_VOW_PERIODR  MO_1
#define PMIC_VOW_PERIODR  COUNTFMO_F    \
	MT6359_BUCK_VS1_OG1FFeF1
#define PMICVOW_PERIODR  COUNTFMO_FASK                     K_VS2_LP_ADDR  G_BNCP_O_FPI_TRAP_SHIFT           FT            7
#definePFE_NCP_CFGK_VS2_LP_ADDR  G_BNCP_O_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUC _OG1
#define PMIC_DG_BNCP_O_FASK                         OP_UCCCC K_VS2_LP_ADDR  G_BNCP_DITHER_FIXED_CK0_PCK2_2PFPI_TRAP_SHIFT   7
#definePFE_NCP_CFGK_VS2_LP_ADDR  G_BNCP_DITHER_FIXED_CK0_PCK2_2PF    \
	MT6359_BG17_VS2_LP_ADDR  G_BNCP_DITHER_FIXED_CK0_PCK2_2PFASK            
_VS2_LP_ADDR  G_BNCP_DITHER_FIXED_CK0_PCK1_2PFPI_TRAP_SHIFT   7
#definePFE_NCP_CFGK_VS2_LP_ADDR  G_BNCP_DITHER_FIXED_CK0_PCK1_2PF    \
	MT6359_BG17_VS2_LP_ADDR  G_BNCP_DITHER_FIXED_CK0_PCK1_2PFASK            41
#define PMIC__BNCP_DITHER_N_FPI_TRAP_SHIFT                  7
#definePFE_NCP_CFGK_VS2_LP_ADDR  G_BNCP_DITHER_N_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_DG_BNCP_DITHER_N_FASK                         OP7_VS2_LP_ADDR  G_BNCP_ADITHFPI_TRAP_SHIFT           FT         7
#definePFE_NCP_CFGK_VS2_LP_ADDR  G_BNCP_ADITHF    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DG_BNCP_ADITHFASK                         OP_UCC8#define PMIC_DG_BNCP_CK1_VALID_CNT PI_TRAP_SHIFT              7
#definePFE_NCP_CFGK_VS2_LP_ADDR  G_BNCP_CK1_VALID_CNT     \
	MT6359_BUCK_VS1CCP G17F_VS2_LP_ADDR  G_BNCP_CK1_VALID_CNT ASK                       9_VS2_LP_ADDR  G_BY_VAN_CFG_PI_TRAP_SHIFT                      7
#definePFE_NCP_CFG
#define PMIC_DG_BY_VAN_CFG_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG17F_VS2_LP_ADDR  G_BY_VAN_CFG_ASK                         OP_UCCK_VS2_LP_ADDR  G_BX_VAN_CFG_PI_TRAP_SHIFT                      7
#definePFE_NCP_CFG
#define PMIC_DG_BX_VAN_CFG_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG17F_VS2_LP_ADDR  G_BX_VAN_CFG_ASK                         OP_UCC8#define PMIC_DG_BXY_VAN_CFG_N_FPI_TRAP_SHIFT                  7
#definePFE_NCP_CFG
#define PMIC_DG_BXY_VAN_CFG_N_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_DG_BXY_VAN_CFG_N_FASK                         OP
x1
#define PMICG_BNCP_PDDIS N_FPI_TRAP_SHIFT                   7
#definePFE_NCP_CFG1
#define PMIC__GCNCP_PDDIS N_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCNCP_PDDIS N_FASK                         OP_K_VS2_LP_ADDR  G_BNCP_NONCLK SET_PI_TRAP_SHIFT                 7
#definePFE_NCP_CFG1
#define PMIC__GCNCP_NONCLK SET_    \
	MT6359_BUCK_VS1 CCS1_OG1
#define PMIC_D_GCNCP_NONCLK SET_ASK                         O
#define PMIC_DPUDENCFPNA_IDFPI_TRAP_SHIFT                     7
#definePUDENCFDSN_ID
#define PMIC_PUDENCFPNA_IDF    \
	MT6359_BUCK_VS1_OP_UCCOP_UG1eF1
#define PMICPUDENCFPNA_IDFASK                              K_VS2_LP_ADDR  PUDENCFDIG_IDFPI_TRAP_SHIFT                     7
#definePUDENCFDSN_ID
#define PMIC_PUDENCFDIG_IDF    \
	MT6359_BUCK_VS1CCP UCCOP_UG1eF1
#define PMICPUDENCFDIG_IDFASK                              x1
#define PMICAUDENCFPNA_MINORFREV_PI_TRAP_SHIFT              7
#definePUDENCFDSN_REVK_VS2_LP_ADDR  AUDENCFPNA_MINORFREV_    \
	MT6359_BUCK_VS1CCP G1F_VS2_LP_ADDR  AUDENCFPNA_MINORFREV_ASK                       K_VS2_LP_ADDR  AUDENCFPNA_MAJORFREV_PI_TRAP_SHIFT              7
#definePUDENCFDSN_REVK_VS2_LP_ADDR  AUDENCFPNA_MAJORFREV_ \
	MT6359_BUCK_VS1VS1CCP G1F_VS2_LP_ADDR  AUDENCFPNA_MAJORFREV_ASK                       41
#define PMICPUDENCFDIG_MINORFREV_PI_TRAP_SHIFT              7
#definePUDENCFDSN_REVK_VS2_LP_ADDR  AUDENCFDIG_MINORFREV_ \
	MT6359_BUCK_VS1VS1CCP G1F_VS2_LP_ADDR  AUDENCFDIG_MINORFREV_ASK                       x1
#define PMICAUDENCFDIG_MAJORFREV_PI_TRAP_SHIFT              7
#definePUDENCFDSN_REVK_VS2_LP_ADDR  AUDENCFDIG_MAJORFREV_ \
	MT6359_BUCK_VS1VS1CCP G1F_VS2_LP_ADDR  AUDENCFDIG_MAJORFREV_ASK                       x1
#define PMIC_PUDENCFDSN_CBS_PI_TRAP_SHIFT                    7
#definePUDENCFDSN_DBI
#define PMIC_PUDENCFDSN_CBS_    \
	MT6359_BUCK_VS1_OP_UCCUCCG13
#define PMIC_AUDENCFDSN_CBS_ASK                             K_VS2_LP_ADDR  AUDENCFDSN_BIX_PI_TRAP_SHIFT                    7
#definePUDENCFDSN_DBI
#define PMIC_PUDENCFDSN_BIX_    \
	MT6359_BUCK_VS1_OP_UCCUCCG13
#define PMIC_AUDENCFDSN_BIX_ASK                             1
#define PMIC_PUDENCFDSN_ESPFPI_TRAP_SHIFT                    7
#definePUDENCFDSN_DBI
#define PMIC_PUDENCFDSN_ESPF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1eF1
#define PMICPUDENCFDSN_ESPFASK                             x1
#define PMICAUDENCFDSN_FPI_PI_TRAP_SHIFT                    7
#definePUDENCFDSN_FPI1
#define PMICAUDENCFDSN_FPI_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1eF1
#define PMICPUDENCFDSN_FPI_ASK                      _UCCCUUG#define PMIC_D_GCPUDPREAMPLO_FPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDPREAMPLO_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDPREAMPLO_FASK                         OP_K_VS2_LP_ADDR  G_BPUDPREAMPLDCCN_FPI_TRAP_SHIFT                7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDPREAMPLDCCN_F    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPREAMPLDCCN_FASK                         
#define PMIC_D_GCPUDPREAMPLDCPRECHARGEBPI_TRAP_SHIFT          7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDPREAMPLDCPRECHARGEB    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BPUDPREAMPLDCPRECHARGEBASK                   1
#define PMIC__GCPUDPREAMPLPGATESTFPI_TRAP_SHIFT              7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDPREAMPLPGATESTF \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BPUDPREAMPLPGATESTFASK                       3#define PMIC_DG_BPUDPREAMPLVSCALE PI_TRAP_SHIFTT              7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDPREAMPLVSCALE     \
	MT6359_BUCK_VS1_OP_UG13#define PMIC_DG_BPUDPREAMPLVSCALE ASK                        41
#define PMIC__BPUDPREAMPLINPUTSEL_PI_TRAP_SHIFT             7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDPREAMPLINPUTSEL_    \
	MT6359_BUCK_VS1_OPG13
#define PMIC__GCPUDPREAMPLINPUTSEL_ASK                      6
#define PMIC__GCPUDPREAMPLGAI_FPI_TRAP_SHIFT           FT    7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDPREAMPLGAI_F    \
	MT6359_BUCK_VS1 CCS1_OG17_VS2_LP_ADDR  G_BPUDPREAMPLGAI_FASK                         O8#define PMIC_DG_BBULKL_VCM N_FPI_TRAP_SHIFT                   7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCBULKL_VCM N_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCBULKL_VCM N_FASK                            

#define PMIC_DG_BPUDADCLPWRUPBPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDADCLPWRUPB    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDADCLPWRUPBASK                            
1
#define PMIC__GCPUDADCLINPUTSEL_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CONK_VS2_LP_ADDR  _GCPUDADCLINPUTSEL_    \
	MT6359_BUCK_VS1_OP OPG13
#define PMIC__GCPUDADCLINPUTSEL_ASK                         
3
#define PMIC__GCPUDPREAMPRO_FPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CON
#define PMIC_DG_BPUDPREAMPRO_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDPREAMPRO_FASK                         OP_K_VS2_LP_ADDR  G_BPUDPREAMPRDCCN_FPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
#define PMIC_D_GCPUDPREAMPRDCCN_F    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPREAMPRDCCN_FASK                         
#define PMIC_D_GCPUDPREAMPRDCPRECHARGEBPI_TRAP_SHIFT          7
#definePUDENCFPNA_CON
#define PMIC_D_GCPUDPREAMPRDCPRECHARGEB    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BPUDPREAMPRDCPRECHARGEBASK                   1
#define PMIC__GCPUDPREAMPRPGATESTFPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON
#define PMIC_DG_BPUDPREAMPRPGATESTF \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BPUDPREAMPRPGATESTFASK                       3#define PMIC_DG_BPUDPREAMPRVSCALE PI_TRAP_SHIFTT              7
#definePUDENCFPNA_CON
#define PMIC_DG_BPUDPREAMPRVSCALE     \
	MT6359_BUCK_VS1_OP_UG13#define PMIC_DG_BPUDPREAMPRVSCALE ASK                        41
#define PMIC__BPUDPREAMPRINPUTSEL_PI_TRAP_SHIFT             7
#definePUDENCFPNA_CON
#define PMIC_DG_BPUDPREAMPRINPUTSEL_    \
	MT6359_BUCK_VS1_OPG13
#define PMIC__GCPUDPREAMPRINPUTSEL_ASK                      6
#define PMIC__GCPUDPREAMPRGAI_FPI_TRAP_SHIFT           FT    7
#definePUDENCFPNA_CON
#define PMIC_DG_BPUDPREAMPRGAI_F    \
	MT6359_BUCK_VS1 CCS1_OG17_VS2_LP_ADDR  G_BPUDPREAMPRGAI_FASK                         O8#define PMIC_DG_BBULKR_VCM N_FPI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON
#define PMIC_D_GCBULKR_VCM N_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCBULKR_VCM N_FASK                            

#define PMIC_DG_BPUDADCRPWRUPBPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CON
#define PMIC_DG_BPUDADCRPWRUPB    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDADCRPWRUPBASK                            
1
#define PMIC__GCPUDADCRINPUTSEL_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
#define PMIC_DG_BPUDADCRINPUTSEL_    \
	MT6359_BUCK_VS1_OP OPG13
#define PMIC__GCPUDADCRINPUTSEL_ASK                         
3
#define PMIC__GCPUDPREAMP3O_FPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDPREAMP3O_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDPREAMP3O_FASK                         OP_K_VS2_LP_ADDR  G_BPUDPREAMP3DCCN_FPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDPREAMP3DCCN_F    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPREAMP3DCCN_FASK                         
#define PMIC_D_GCPUDPREAMP3DCPRECHARGEBPI_TRAP_SHIFT          7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDPREAMP3DCPRECHARGEB    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BPUDPREAMP3DCPRECHARGEBASK                   1
#define PMIC__GCPUDPREAMP3PGATESTFPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDPREAMP3PGATESTF \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BPUDPREAMP3PGATESTFASK                       3#define PMIC_DG_BPUDPREAMP3VSCALE PI_TRAP_SHIFTT              7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDPREAMP3VSCALE     \
	MT6359_BUCK_VS1_OP_UG13#define PMIC_DG_BPUDPREAMP3VSCALE ASK                        41
#define PMIC__BPUDPREAMP3INPUTSEL_PI_TRAP_SHIFT             7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDPREAMP3INPUTSEL_    \
	MT6359_BUCK_VS1_OPG13
#define PMIC__GCPUDPREAMP3INPUTSEL_ASK                      6
#define PMIC__GCPUDPREAMP3GAI_FPI_TRAP_SHIFT           FT    7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDPREAMP3GAI_F    \
	MT6359_BUCK_VS1 CCS1_OG17_VS2_LP_ADDR  G_BPUDPREAMP3GAI_FASK                         O8#define PMIC_DG_BBULK3_VCM N_FPI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON1
#define PMIC__GCBULK3_VCM N_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCBULK3_VCM N_FASK                            

#define PMIC_DG_BPUDADC3PWRUPBPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDADC3PWRUPB    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDADC3PWRUPBASK                            
1
#define PMIC__GCPUDADC3INPUTSEL_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON1
#define PMIC__GCPUDADC3INPUTSEL_    \
	MT6359_BUCK_VS1_OP OPG13
#define PMIC__GCPUDADC3INPUTSEL_ASK                         
3
#define PMIC__GCPUDULHALFBIASFPI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDULHALFBIASF    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_DG_BPUDULHALFBIASFASK                           K_VS2_LP_ADDR  G_BPUDGLBVOWLPWENBPI_TRAP_SHIFT           FT    7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDGLBVOWLPWENB    \
	MT6359_BUCK_VS1 CCS1_OG1
#define PMIC_D_GCPUDGLBVOWLPWENBASK                         O
#define PMIC_DG_BPUDPREAMPLPN_FPI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDPREAMPLPN_F    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_DG_BPUDPREAMPLPN_FASK                           1
#define PMIC__GCPUDADC1STSTAGELPN_FPI_TRAP_SHIFT             7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDADC1STSTAGELPN_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D_GCPUDADC1STSTAGELPN_FASK                      3
#define PMIC__GCPUDADC2NDSTAGELPN_FPI_TRAP_SHIFT             7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDADC2NDSTAGELPN_F    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D_GCPUDADC2NDSTAGELPN_FASK                      41
#define PMIC__BPUDADCFLASHLPN_FPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDADCFLASHLPN_F    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDADCFLASHLPN_FASK                         x1
#define PMICG_BPUDPREAMPIDDTESTFPI_TRAP_SHIFT               7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDPREAMPIDDTESTF    \
	MT6359_BUCK_VS1_OP_UG13#define PMIC_DG_BPUDPREAMPIDDTESTFASK                        6
#define PMIC__GCPUDADC1STSTAGEIDDTESTFPI_TRAP_SHIFT          7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDADC1STSTAGEIDDTESTF    \
	MT6359_BUCK_VS1G13
#define PMIC__GCPUDADC1STSTAGEIDDTESTFASK                   8#define PMIC_DG_BPUDADC2NDSTAGEIDDTESTFPI_TRAP_SHIFT          7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDADC2NDSTAGEIDDTESTF    \
	MT6359_BUCK_VS1G13
#define PMIC__GCPUDADC2NDSTAGEIDDTESTFASK                   xK_VS2_LP_ADDR  _GCPUDADCREFBUFIDDTESTFPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDADCREFBUFIDDTESTF    \
	MT6359_BUCK_VS1_OG13
#define PMIC__GCPUDADCREFBUFIDDTESTFASK                     
1
#define PMIC__GCPUDADCFLASHIDDTESTFPI_TRAP_SHIFT             7
#definePUDENCFPNA_CON3
#define PMIC__GCPUDADCFLASHIDDTESTF    \
	MT6359_BUCK_VS1_OPG13
#define PMIC__GCPUDADCFLASHIDDTESTFASK                      
41
#define PMIC__BPUDRULHALFBIASFPI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRULHALFBIASF    \
	MT6359_BUCK_VS1 CCS1_OG1
#define PMIC_D_GCPUDRULHALFBIASFASK                          K_VS2_LP_ADDR  G_BPUDGLBRVOWLPWENBPI_TRAP_SHIFT           FT   7
#definePUDENCFPNA_CON41
#define PMIC__BPUDGLBRVOWLPWENB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDGLBRVOWLPWENBASK                         
#define PMIC_D_GCPUDRPREAMPLPN_FPI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRPREAMPLPN_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_GCPUDRPREAMPLPN_FASK                          1
#define PMIC__GCPUDRADC1STSTAGELPN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRADC1STSTAGELPN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_D_GCPUDRADC1STSTAGELPN_FASK                     3
#define PMIC__GCPUDRADC2NDSTAGELPN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRADC2NDSTAGELPN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_D_GCPUDRADC2NDSTAGELPN_FASK                     41
#define PMIC__BPUDRADCFLASHLPN_FPI_TRAP_SHIFT               7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRADCFLASHLPN_F    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_D_GCPUDRADCFLASHLPN_FASK                        x1
#define PMICG_BPUDRPREAMPIDDTESTFPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRPREAMPIDDTESTF    \
	MT6359_BUCK_VS1_OP_G13
#define PMIC__GCPUDRPREAMPIDDTESTFASK                       6
#define PMIC__GCPUDRADC1STSTAGEIDDTESTFPI_TRAP_SHIFT         7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRADC1STSTAGEIDDTESTF    \
	MT6359_BUCK_VSG13
#define PMIC__GCPUDRADC1STSTAGEIDDTESTFASK                  8#define PMIC_DG_BPUDRADC2NDSTAGEIDDTESTFPI_TRAP_SHIFT         7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRADC2NDSTAGEIDDTESTF    \
	MT6359_BUCK_VSG13
#define PMIC__GCPUDRADC2NDSTAGEIDDTESTFASK                  xK_VS2_LP_ADDR  _GCPUDRADCREFBUFIDDTESTFPI_TRAP_SHIFT           7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRADCREFBUFIDDTESTF    \
	MT6359_BUCK_VS1_G13
#define PMIC__GCPUDRADCREFBUFIDDTESTFASK                    
1
#define PMIC__GCPUDRADCFLASHIDDTESTFPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON41
#define PMIC__BPUDRADCFLASHIDDTESTF    \
	MT6359_BUCK_VS1_OG13
#define PMIC__GCPUDRADCFLASHIDDTESTFASK                     
41
#define PMIC__BPUDADCCLKRSTBFPI_TRAP_SHIFT                  7
#definePUDENCFPNA_CONx1
#define PMICG_BPUDADCCLKRSTBF    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_DG_BPUDADCCLKRSTBFASK                           K_VS2_LP_ADDR  G_BPUDADCCLKSEL_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CONx1
#define PMICG_BPUDADCCLKSEL_    \
	MT6359_BUCK_VS1_OP OP OPG13
#define PMIC__GCPUDADCCLKSEL_ASK                            

#define PMIC__GCPUDADCCLKSOURCE PI_TRAP_SHIFTT               7
#definePUDENCFPNA_CONx1
#define PMICG_BPUDADCCLKSOURCE     \
	MT6359_BUCK_VS1_OP OPG13
#define PMIC__GCPUDADCCLKSOURCE ASK                         3
#define PMIC__GCPUDADCCLKGEN ODE PI_TRAP_SHIFT               7
#definePUDENCFPNA_CONx1
#define PMICG_BPUDADCCLKGEN ODE     \
	MT6359_BUCK_VS1_OP_UG13#define PMIC_DG_BPUDADCCLKGEN ODE ASK                        x1
#define PMICG_BPUDPREAMP_ACCFSFPI_TRAP_SHIFT                7
#definePUDENCFPNA_CONx1
#define PMICG_BPUDPREAMP_ACCFSF    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPREAMP_ACCFSFASK                         7_VS2_LP_ADDR  G_BPUDPREAMPAAFN_FPI_TRAP_SHIFT                 7
#definePUDENCFPNA_CONx1
#define PMICG_BPUDPREAMPAAFN_F    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_GCPUDPREAMPAAFN_FASK                         O8#define PMIC_DG_BDCCVCMBUFLP ODSEL_PI_TRAP_SHIFT              7
#definePUDENCFPNA_CONx1
#define PMICG_BDCCVCMBUFLP ODSEL_ \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BDCCVCMBUFLP ODSEL_ASK                       9_VS2_LP_ADDR  G_BDCCVCMBUFLPSWENBPI_TRAP_SHIFT           FT   7
#definePUDENCFPNA_CONx1
#define PMICG_BDCCVCMBUFLPSWENB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCDCCVCMBUFLPSWENBASK                         
K_VS2_LP_ADDR  G_BPUDSPAREPGA_PI_TRAP_SHIFT                    7
#definePUDENCFPNA_CONx1
#define PMICG_BPUDSPAREPGA_    \
	MT6359_BUCK_VS1_OP_UCCCUUG11F_VS2_LP_ADDR  G_BPUDSPAREPGA_ASK                      _UCCCUU

#define PMIC_DG_BPUDADC1STSTAGESDENBFPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADC1STSTAGESDENBF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_D_GCPUDADC1STSTAGESDENBFASK                     K_VS2_LP_ADDR  G_BPUDADC2NDSTAGERESET_PI_TRAP_SHIFT            7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADC2NDSTAGERESET_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_D_GCPUDADC2NDSTAGERESET_ASK                     

#define PMIC__GCPUDADC3RDSTAGERESET_PI_TRAP_SHIFT            7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADC3RDSTAGERESET_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_D_GCPUDADC3RDSTAGERESET_ASK                     1
#define PMIC__GCPUDADCFSRESET_PI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCFSRESET_    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_DG_BPUDADCFSRESET_ASK                      _UCCC3#define PMIC_DG_BPUDADCWIDECM_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCWIDECM_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDADCWIDECM_ASK                      _UCCCU41
#define PMIC__BPUDADCNOPATESTFPI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCNOPATESTF    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_D_GCPUDADCNOPATESTFASK                      _UCCx1
#define PMICG_BPUDADCBYPASS_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCBYPASS_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDADCBYPASS_ASK                      _UCCCU6
#define PMIC__GCPUDADCFFBYPASS_PI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCFFBYPASS_    \
	MT6359_BUCK_VS1 CCS1_OG1
#define PMIC_DG_BPUDADCFFBYPASS_ASK                      _UCC7_VS2_LP_ADDR  G_BPUDADCDACFBCURRENT PI_TRAP_SHIFT             7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCDACFBCURRENT     \
	MT6359_BUCK_VS1_OPG1
#define PMIC_D_GCPUDADCDACFBCURRENT ASK                      8#define PMIC_DG_BPUDADCDACIDDTESTFPI_TRAP_SHIFT               7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCDACIDDTESTF    \
	MT6359_BUCK_VS1_OP_UG13#define PMIC_DG_BPUDADCDACIDDTESTFASK                      _U9_VS2_LP_ADDR  G_BPUDADCDACNRZ_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCDACNRZ_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDADCDACNRZ_ASK                            

#define PMIC_DG_BPUDADCNODEM_PI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCNODEM_    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCPUDADCNODEM_ASK                      _UCCCUU
1
#define PMIC__GCPUDADCDACTESTFPI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCDACTESTF    \
	MT6359_BUCK_VS1_OP_UCC_G1
#define PMIC_D_GCPUDADCDACTESTFASK                      _UCC 
3
#define PMIC__GCPUDADCDAC0P25FSFPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCDAC0P25FSF    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDADCDAC0P25FSFASK                         
41
#define PMIC__BPUDADCRDAC0P25FSFPI_TRAP_SHIFT               7
#definePUDENCFPNA_CON6
#define PMIC__GCPUDADCRDAC0P25FSF    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_D_GCPUDADCRDAC0P25FSFASK                        
x1
#define PMICG_BPUDADCTESTDATA_PI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON7_VS2_LP_ADDR  G_BPUDADCTESTDATA_    \
	MT6359_BUCK_VS1 CCS1_OG1FFeF1
#define PMICG_BPUDADCTESTDATA_ASK                          K_VS2_LP_ADDR  G_BPUDRCTUNEL_PI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON8#define PMIC_DG_BPUDRCTUNEL_    \
	MT6359_BUCK_VS1CCP UCCOP_UG11F_VS2_LP_ADDR  G_BPUDRCTUNEL_ASK                              K_VS2_LP_ADDR  G_BPUDRCTUNELSEL_PI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON8#define PMIC_DG_BPUDRCTUNELSEL_    \
	MT6359_BUCK_VS1_OP OP OG1
#define PMIC_D_GCPUDRCTUNELSEL_ASK                           x1
#define PMICG_BPUDRCTUNER_PI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON8#define PMIC_DG_BPUDRCTUNER_    \
	MT6359_BUCK_VS1CCP UCCOP_UG11F_VS2_LP_ADDR  G_BPUDRCTUNERFASK                              x1
#define PMICG_BPUDRCTUNERSEL_PI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON8#define PMIC_DG_BPUDRCTUNERSEL_    \
	MT6359_BUCK_VS1_OP OP OG1
#define PMIC_D_GCPUDRCTUNERSEL_ASK                           
3
#define PMIC__GCPUD3CTUNEL_PI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON9_VS2_LP_ADDR  G_BPUD3CTUNEL_    \
	MT6359_BUCK_VS1CCP UCCOP_UG11F_VS2_LP_ADDR  G_BPUD3CTUNEL_ASK                              K_VS2_LP_ADDR  G_BPUD3CTUNELSEL_PI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON9_VS2_LP_ADDR  G_BPUD3CTUNELSEL_    \
	MT6359_BUCK_VS1_OP OP OG1
#define PMIC_D_GCPUD3CTUNELSEL_ASK                           x1
#define PMICG_SCPUDRCTUNE3READFPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON9_VS2_LP_ADDR  G_SCPUDRCTUNE3READF    \
	MT6359_BUCK_VS1 CCS1_G1
F_VS2_LP_ADDR  G_SCPUDRCTUNE3READFASK                         6
#define PMIC__GCPUD3SPARE_PI_TRAP_SHIFT                      7
#definePUDENCFPNA_CON9_VS2_LP_ADDR  G_BPUD3SPARE_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
F_VS2_LP_ADDR  G_BPUD3SPARE_ASK                         OP_UCC

#define PMIC_DG_SCPUDRCTUNELREADFPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
K_VS2_LP_ADDR  G_SCPUDRCTUNELREADF    \
	MT6359_BUCK_VS1 CCS1_G1
F_VS2_LP_ADDR  G_SCPUDRCTUNELREADFASK                         K_VS2_LP_ADDR  G_SCPUDRCTUNERREADFPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
K_VS2_LP_ADDR  G_SCPUDRCTUNERREADF    \
	MT6359_BUCK_VS1 CCS1_G1
F_VS2_LP_ADDR  G_SCPUDRCTUNERREADFASK                         8#define PMIC_DG_BPUDSPAREVA30_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON

#define PMIC_D_GCPUDSPAREVA30_    \
	MT6359_BUCK_VS1 CCS1_OP_G1eF1
#define PMICG_BPUDSPAREVA30_ASK                         OP_K_VS2_LP_ADDR  G_BPUDSPAREVA18_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON

#define PMIC_D_GCPUDSPAREVA18_    \
	MT6359_BUCK_VS1 CCS1_OP_G1eF1
#define PMICG_BPUDSPAREVA18_ASK                         OP_8#define PMIC_DG_BPUDPGA_DECAPBPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CON
1
#define PMIC__GCPUDPGA_DECAPB    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDPGA_DECAPBASK                         OP_K_VS2_LP_ADDR  G_BPUDPGA_CAPRA_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON
1
#define PMIC__GCPUDPGA_CAPRA_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDPGA_CAPRA_ASK                            

#define PMIC__GCPUDPGA_PCCCMPBPI_TRAP_SHIFT           FT     7
#definePUDENCFPNA_CON
1
#define PMIC__GCPUDPGA_PCCCMPB    \
	MT6359_BUCK_VS1_OP_UCCUG1
#define PMIC_DG_BPUDPGA_PCCCMPBASK                           1
#define PMIC__GCPUDENCFSPARE2BPI_TRAP_SHIFT           FT     7
#definePUDENCFPNA_CON
1
#define PMIC__GCPUDENCFSPARE2B    \
	MT6359_BUCK_VS1_OP_UCCUG1
FeF1
#define PMICG_BPUDENCFSPARE2BASK                      _UCCC3#define PMIC_DG_BPUDDIGPMIN_FPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
3#define PMIC_DG_BPUDDIGPMIN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCPUDDIGPMIN_FASK                      _UCCCUUG#define PMIC_D_GCPUDDIGPMIBIASFPI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON
3#define PMIC_DG_BPUDDIGPMIBIASF    \
	MT6359_BUCK_VS1_OP_UCCUG13#define PMIC_DG_BPUDDIGPMIBIASFASK                           
#define PMIC_D_GCDIC_HPCLKN_FPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
3#define PMIC_DG_BDIC_HPCLKN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCDIC_HPCLKN_FASK                      _UCCCUU3#define PMIC_DG_BPUDDIGPMIPDUTYFPI_TRAP_SHIFT           FT    7
#definePUDENCFPNA_CON
3#define PMIC_DG_BPUDDIGPMIPDUTYF    \
	MT6359_BUCK_VS1 CCS1_OG13#define PMIC_DG_BPUDDIGPMIPDUTYFASK                      _UCC41
#define PMIC__BPUDDIGPMINDUTYFPI_TRAP_SHIFT           FT    7
#definePUDENCFPNA_CON
3#define PMIC_DG_BPUDDIGPMINDUTYF    \
	MT6359_BUCK_VS1 CCS1_OG13#define PMIC_DG_BPUDDIGPMINDUTYFASK                      _UCC6
#define PMIC__GCDIC_MONN_FPI_TRAP_SHIFT                      7
#definePUDENCFPNA_CON
3#define PMIC_DG_BDIC_MONN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DG_BDIC_MONN_FASK                         OP_UCC8#define PMIC_DG_BDIC_MONSEL_PI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON
3#define PMIC_DG_BDIC_MONSEL_    \
	MT6359_BUCK_VS1_OP OP OP_OG17_VS2_LP_ADDR  G_BDIC_MONSEL_ASK                         OP_UC9_VS2_LP_ADDR  G_BPUDDIGPMI1ENBPI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON
41
#define PMIC__BPUDDIGPMI1N_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDDIGPMI1N_FASK                         OP_K_VS2_LP_ADDR  G_BPUDDIGPMIBIAS1 PI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON
41
#define PMIC__BPUDDIGPMIBIAS1     \
	MT6359_BUCK_VS1 CCS1_OG13#define PMIC_DG_BPUDDIGPMIBIAS1 ASK                         O
#define PMIC_DG_BDIC_1HPCLKN_FPI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON
41
#define PMIC__BDIC_1HPCLKN_F    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCDIC_1HPCLKN_FASK                         OP_3#define PMIC_DG_BPUDDIGPMI1PDUTYFPI_TRAP_SHIFT           FT   7
#definePUDENCFPNA_CON
41
#define PMIC__BPUDDIGPMI1PDUTYF    \
	MT6359_BUCK_VS1 CCS1_G13#define PMIC_DG_BPUDDIGPMI1PDUTYFASK                      _UC41
#define PMIC__BPUDDIGPMI1NDUTYFPI_TRAP_SHIFT           FT   7
#definePUDENCFPNA_CON
41
#define PMIC__BPUDDIGPMI1NDUTYF    \
	MT6359_BUCK_VS1 CCS1_G13#define PMIC_DG_BPUDDIGPMI1NDUTYFASK                      _UC6
#define PMIC__GCDIC_1MONN_FPI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON
41
#define PMIC__BDIC_1MONN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_GCDIC_1MONN_FASK                         OP_UC8#define PMIC_DG_BDIC_1MONSEL_PI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
41
#define PMIC__BDIC_1MONSEL_    \
	MT6359_BUCK_VS1_OP OP OP_G17_VS2_LP_ADDR  G_BDIC_1MONSEL_ASK                         OP_U9_VS2_LP_ADDR  G_BPUDSPAREVDR  PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON
41
#define PMIC__BPUDSPAREVDR      \
	MT6359_BUCK_VS1 CCS1_OP_G1e1
#define PMIC__BPUDSPAREVDR  ASK                            
1
#define PMIC__GCPUDPWDBPMIBIAS0_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPWDBPMIBIAS0_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPWDBPMIBIAS0_ASK                         K_VS2_LP_ADDR  G_CPUDPMIBIAS0BYPASSN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0BYPASSN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_D_GCPUDPMIBIAS0BYPASSN_FASK                     

#define PMIC__GCPUDPMIBIAS0LOWPN_FPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0LOWPN_F \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BPUDPMIBIAS0LOWPN_FASK                       1
#define PMIC__GCPUDPWDBPMIBIAS3_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPWDBPMIBIAS3_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPWDBPMIBIAS3 ASK                         3
#define PMIC__GCPUDPMIBIAS0VREF_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0VREF_    \
	MT6359_BUCK_VS1 CCS1_G17_VS2_LP_ADDR  G_BPUDPMIBIAS0VREF_ASK                      _UC41
#define PMIC__BPUDPMIBIAS0DCSW0P1ENBPI_TRAP_SHIFT           7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0DCSW0P1ENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDPMIBIAS0DCSW0P1ENBASK                    8#define PMIC_DG_BPUDPMIBIAS0DCSW0P2ENBPI_TRAP_SHIFT           7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0DCSW0P2ENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDPMIBIAS0DCSW0P2ENBASK                    9_VS2_LP_ADDR  G_BPUDPMIBIAS0DCSW0NN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0DCSW0NN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDPMIBIAS0DCSW0NN_FASK                     
K_VS2_LP_ADDR  G_BPUDPMIBIAS0DCSW2P1ENBPI_TRAP_SHIFT           7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0DCSW2P1ENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDPMIBIAS0DCSW2P1ENBASK                    
1
#define PMIC__GCPUDPMIBIAS0DCSW2P2ENBPI_TRAP_SHIFT           7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0DCSW2P2ENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDPMIBIAS0DCSW2P2ENBASK                    
3#define PMIC_DG_BPUDPMIBIAS0DCSW2NN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
x1
#define PMICG_BPUDPMIBIAS0DCSW2NN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDPMIBIAS0DCSW2NN_FASK                     
41
#define PMIC__BPUDPWDBPMIBIAS1 PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPWDBPMIBIAS1     \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPWDBPMIBIAS1 ASK                         K_VS2_LP_ADDR  G_BPUDPMIBIAS1BYPASSN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPMIBIAS1BYPASSN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDPMIBIAS1BYPASSN_FASK                     

#define PMIC__GCPUDPMIBIAS1LOWPN_FPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPMIBIAS1LOWPN_F \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BPUDPMIBIAS1LOWPN_FASK                       1
#define PMIC__GCPUDPMIBIAS1VREF_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPMIBIAS1VREF_    \
	MT6359_BUCK_VS1 CCS1_G17_VS2_LP_ADDR  G_BPUDPMIBIAS1VREF_ASK                      _UC41
#define PMIC__BPUDPMIBIAS1DCSW1PN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPMIBIAS1DCSW1PN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDPMIBIAS1DCSW1PN_FASK                     8#define PMIC_DG_BPUDPMIBIAS1DCSW1NN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPMIBIAS1DCSW1NN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDPMIBIAS1DCSW1NN_FASK                     9_VS2_LP_ADDR  G_BBANDGAPGN_FPI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON
6
#define PMIC__GCBANDGAPGN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_GCBANDGAPGN_FASK                         OP_UC
K_VS2_LP_ADDR  G_BPUDPMIBIAS1HVN_FPI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPMIBIAS1HVN_F    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPMIBIAS1HVN_FASK                         
1
#define PMIC__GCPUDPMIBIAS1HVVREF_PI_TRAP_SHIFT              7
#definePUDENCFPNA_CON
6
#define PMIC__GCPUDPMIBIAS1HVVREF_    \
	MT6359_BUCK_VS1 CCSG1
#define PMIC_D_GCPUDPMIBIAS1HVVREF_ASK                      _
3
#define PMIC__GCPUDPWDBPMIBIAS2BPI_TRAP_SHIFT           FT   7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPWDBPMIBIAS2B    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_D_GCPUDPWDBPMIBIAS2BASK                      _UCK_VS2_LP_ADDR  G_BPUDPMIBIAS2BYPASSN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPMIBIAS2BYPASSN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDPMIBIAS2BYPASSN_FASK                     

#define PMIC__GCPUDPMIBIAS2LOWPN_FPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPMIBIAS2LOWPN_F \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BPUDPMIBIAS2LOWPN_FASK                       1
#define PMIC__GCPUDPMIBIAS2VREF_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPMIBIAS2VREF_    \
	MT6359_BUCK_VS1 CCS1_G17_VS2_LP_ADDR  G_BPUDPMIBIAS2VREF_ASK                      _UC41
#define PMIC__BPUDPMIBIAS2DCSW3P1ENBPI_TRAP_SHIFT           7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPMIBIAS2DCSW3P1ENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDPMIBIAS2DCSW3P1ENBASK                    8#define PMIC_DG_BPUDPMIBIAS2DCSW3P2ENBPI_TRAP_SHIFT           7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPMIBIAS2DCSW3P2ENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDPMIBIAS2DCSW3P2ENBASK                    9_VS2_LP_ADDR  G_BPUDPMIBIAS2DCSW3NN_FPI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPMIBIAS2DCSW3NN_F    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDPMIBIAS2DCSW3NN_FASK                     
K_VS2_LP_ADDR  G_BPUDPMIBIASSPARE_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON
7_VS2_LP_ADDR  G_BPUDPMIBIASSPARE_    \
	MT6359_BUCK_VS1_OP_UCG1e1
#define PMIC__BPUDPMIBIASSPARE_ASK                         
1
#define PMIC__GCPUDACCDETPMIBIAS0PULLLOW_PI_TRAP_SHIFT       7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETPMIBIAS0PULLLOW_    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDACCDETPMIBIAS0PULLLOW_ASK                K_VS2_LP_ADDR  G_BPUDACCDETPMIBIAS1PULLLOW_PI_TRAP_SHIFT       7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETPMIBIAS1PULLLOW_    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDACCDETPMIBIAS1PULLLOW_ASK                
#define PMIC_D_GCPUDACCDETPMIBIAS2PULLLOW_PI_TRAP_SHIFT       7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETPMIBIAS2PULLLOW_    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDACCDETPMIBIAS2PULLLOW_ASK                1
#define PMIC__GCPUDACCDETVIN1PULLLOW_PI_TRAP_SHIFT           7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETVIN1PULLLOW_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDACCDETVIN1PULLLOW_ASK                    3
#define PMIC__GCPUDACCDETVTHACAL_PI_TRAP_SHIFT               7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETVTHACAL_    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_D_GCPUDACCDETVTHACAL_ASK                        41
#define PMIC__BPUDACCDETVTHBCAL_PI_TRAP_SHIFT               7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETVTHBCAL_    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_D_GCPUDACCDETVTHBCAL_ASK                        x1
#define PMICG_BPUDACCDETTVDET_PI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETTVDET_    \
	MT6359_BUCK_VS1 CCS1_OG1
#define PMIC_DG_BPUDACCDETTVDET_ASK                      _UCC6
#define PMIC__GCACCDETSEL_PI_TRAP_SHIFT                      7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPCCDETSEL_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DG_BPCCDETSEL_ASK                         OP_UCC7_VS2_LP_ADDR  G_BSWBUF ODSEL_PI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
8#define PMIC_DG_BSWBUF ODSEL_    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCSWBUF ODSEL_ASK                         OP_U8#define PMIC_DG_BSWBUFSWENBPI_TRAP_SHIFT           FT         7
#definePUDENCFPNA_CON
8#define PMIC_DG_BSWBUFSWENB    \
	MT6359_BUCK_VS1 CCS1_UCCCUUG11
#define PMIC__GCSWBUFSWENBASK                               9_VS2_LP_ADDR  G_BEINT0NOHYS_PI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON
8#define PMIC_DG_BEINT0NOHYS_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_GCEINT0NOHYS_ASK                         OP_UC
K_VS2_LP_ADDR  G_BEINT0CONFIGPCCDETFPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON
8#define PMIC_DG_BEINT0CONFIGPCCDETF \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BEINT0CONFIGPCCDETFASK                      _

#define PMIC_DG_BEINT0HIRENBFPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
8#define PMIC_DG_BEINT0HIRENBF    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCEINT0HIRENBFASK                      _UCCCUU
1
#define PMIC__GCPCCDET2AUXRESBYPASS_PI_TRAP_SHIFT            7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPCCDET2AUXRESBYPASS_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPCCDET2AUXRESBYPASS_ASK                     
3
#define PMIC__GCPCCDET2AUXSWENBPI_TRAP_SHIFT           FT    7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPCCDET2AUXSWENB    \
	MT6359_BUCK_VS1 CCS1_UG1
#define PMIC_DG_BPCCDET2AUXSWENBASK                          
41
#define PMIC__BPUDACCDETPMIBIAS3PULLLOW_PI_TRAP_SHIFT       7
#definePUDENCFPNA_CON
8#define PMIC_DG_BPUDACCDETPMIBIAS3PULLLOW_    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDACCDETPMIBIAS3PULLLOW_ASK                
x1
#define PMICG_BEINT1CONFIGPCCDETFPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BEINT1CONFIGPCCDETF \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BEINT1CONFIGPCCDETFASK                      _K_VS2_LP_ADDR  G_BEINT1HIRENBFPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BEINT1HIRENBF    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCEINT1HIRENBFASK                      _UCCCUU

#define PMIC__GCEINT1NOHYS_PI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BEINT1NOHYS_    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_GCEINT1NOHYS_ASK                         OP_UC1
#define PMIC__GCEINTCOMPVTHFPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BEINTCOMPVTHF    \
	MT6359_BUCK_VS1_OP_UCCCUUG1e1
#define PMIC__BEINTCOMPVTHFASK                         OP_U41
#define PMIC__BMTESTFENBPI_TRAP_SHIFT           FT          7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BMTESTFENB    \
	MT6359_BUCK_VS1 CCS1_UCCCUUUG1
#define PMIC_D_GCMTESTFENBASK                               U8#define PMIC_DG_BMTESTFSEL_PI_TRAP_SHIFT                      7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BMTESTFSEL_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG1
#define PMIC_DG_BMTESTFSEL_ASK                               9_VS2_LP_ADDR  G_BMTESTFCURRENT PI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BMTESTFCURRENT     \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DG_BMTESTFCURRENT ASK                           
K_VS2_LP_ADDR  G_BPNALOGFDN_FPI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BPNALOGFDN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUG1
#define PMIC_D_GCPNALOGFDN_FASK                         OP_UC
1
#define PMIC__GCFDVIN1PPULLLOW_PI_TRAP_SHIFT                 7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BFDVIN1PPULLLOW_    \
	MT6359_BUCK_VS1 CCS1_UG1
#define PMIC_DG_BFDVIN1PPULLLOW_ASK                          
3
#define PMIC__GCFDNINT0TYPE_PI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BFDNINT0TYPE_    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCFDNINT0TYPE_ASK                      _UCCCUU
41
#define PMIC__BFDNINT1TYPE_PI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON
9_VS2_LP_ADDR  G_BFDNINT1TYPE_    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCFDNINT1TYPE_ASK                      _UCCCUU
x1
#define PMICG_BEINT0CMPN_FPI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT0CMPN_F    \
	MT6359_BUCK_VS1_OP_UCCUCUUG11
#define PMIC__GCEINT0CMPN_FASK                              K_VS2_LP_ADDR  G_BEINT0CMPMN_FPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT0CMPMN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCEINT0CMPMN_FASK                      _UCCCUU

#define PMIC__GCEINT0ENBPI_TRAP_SHIFT           FT           7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT0ENB    \
	MT6359_BUCK_VS1 CCS1_UCCCUUUUG11
#define PMIC__GCEINT0ENBASK                               UC1
#define PMIC__GCEINT0IN_FPI_TRAP_SHIFT                       7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT0IN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUUUG11
#define PMIC__GCEINT0IN_FASK                      _UCCCUU   3
#define PMIC__GCEINT0INVN_FPI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT0INVN_F    \
	MT6359_BUCK_VS1_OP_UCCUCUUG11
#define PMIC__GCEINT0INVN_FASK                      _UCCCUU 41
#define PMIC__BEINT0ITURBOFPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT0CTURBOF    \
	MT6359_BUCK_VS1_OP OP OP_G17_VS2_LP_ADDR  G_BEINT0CTURBOFASK                      _UCCCUUx1
#define PMICG_BEINT1CMPN_FPI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT1CMPN_F    \
	MT6359_BUCK_VS1_OP_UCCUCUUG11
#define PMIC__GCEINT1CMPN_FASK                              8#define PMIC_DG_BEINT1CMPMN_FPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT1CMPMN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUG11
#define PMIC__GCEINT1CMPMN_FASK                      _UCCCUU9_VS2_LP_ADDR  G_BEINT1ENBPI_TRAP_SHIFT           FT           7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT1N_F    \
	MT6359_BUCK_VS1 CCS1_OP_CCCUUG11
#define PMIC__GCEINT1ENBASK                               UC
K_VS2_LP_ADDR  G_BEINT1IN_FPI_TRAP_SHIFT                       7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT1IN_F    \
	MT6359_BUCK_VS1_OP_UCCCUUUUUG11
#define PMIC__GCEINT1IN_FASK                      _UCCCUU   

#define PMIC_DG_BEINT1INVN_FPI_TRAP_SHIFT                     7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT1INVN_F    \
	MT6359_BUCK_VS1_OP_UCCUCUUG11
#define PMIC__GCEINT1INVN_FASK                      _UCCCUU 
1
#define PMIC__GCEINT1ITURBOFPI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON2K_VS2_LP_ADDR  G_BEINT1CTURBOF    \
	MT6359_BUCK_VS1_OP OP OP_G17_VS2_LP_ADDR  G_BEINT1CTURBOFASK                      _UCCCUU
3
#define PMIC__GCPCCDETSPARE_PI_TRAP_SHIFT                    7
#definePUDENCFPNA_CON2
#define PMIC_DG_BPCCDETSPARE_    \
	MT6359_BUCK_VS1_OP_UCCCUUG1FFeF1
#define PMICG_BPCCDETSPARE_ASK                      _UCCCUUG#define PMIC_D_GCPUDENCSPAREVA30_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON21
#define PMIC__GCPUDENCSPAREVA30_    \
	MT6359_BUCK_VS1 CCS1_G1eF1
#define PMICG_BPUDENCSPAREVA30_ASK                      _UCK_VS2_LP_ADDR  G_BPUDENCSPAREVA18_PI_TRAP_SHIFT                7
#definePUDENCFPNA_CON21
#define PMIC__GCPUDENCSPAREVA18_    \
	MT6359_BUCK_VS1 CCS1_G1eF1
#define PMICG_BPUDENCSPAREVA18_ASK                         8#define PMIC_DG_BCLKSQFENBPI_TRAP_SHIFT           FT          7
#definePUDENCFPNA_CON23
#define PMIC__GCCLKSQFENB    \
	MT6359_BUCK_VS1_OP_UCCCUUUUUG11
#define PMIC__GCCLKSQFENBASK                      _UCCCUU   K_VS2_LP_ADDR  G_BCLKSQFI_FAEL_TESTFPI_TRAP_SHIFT              7
#definePUDENCFPNA_CON23
#define PMIC__GCCLKSQFI_FAEL_TESTF \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BCLKSQFI_FAEL_TESTFASK                      _
#define PMIC_DG_BCM_REFGENSEL_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON23
#define PMIC__GCCM_REFGENSEL_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCCM_REFGENSEL_ASK                      _UCCCU1
#define PMIC__GCPUDIO_VOWFENBPI_TRAP_SHIFT           FT      7
#definePUDENCFPNA_CON23
#define PMIC__GCPUDIO_VOWFENB    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDIO_VOWFENBASK                         OP_3#define PMIC_DG_BCLKSQFENBVOW_PI_TRAP_SHIFT                   7
#definePUDENCFPNA_CON23
#define PMIC__GCCLKSQFENBVOW_    \
	MT6359_BUCK_VS1 CCS1_UUUG11
#define PMIC__GCCLKSQFENBVOW_ASK                          U 41
#define PMIC__BCLKANDFENBVOW_PI_TRAP_SHIFT                  7
#definePUDENCFPNA_CON23
#define PMIC__GCCLKANDFENBVOW_    \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DG_BCLKANDFENBVOW_ASK                           x1
#define PMICG_BVOWCLKFAEL_ENBVOW_PI_TRAP_SHIFT              7
#definePUDENCFPNA_CON23
#define PMIC__GCVOWCLKFAEL_ENBVOW_ \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BVOWCLKFAEL_ENBVOW_ASK                       6
#define PMIC__GCSPARE_VOW_PI_TRAP_SHIFT                      7
#definePUDENCFPNA_CON23
#define PMIC__GCSPARE_VOW_    \
	MT6359_BUCK_VS1_OP_UCCCUUUCG17_VS2_LP_ADDR  G_BSPARE_VOW_ASK                         OP_UCC7_VS2_LP_ADDR  PUDDECFPNA_IDFPI_TRAP_SHIFT                     7
#definePUDDECFDSN_ID_VS2_LP_ADDR  PUDDECFPNA_IDF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1eF1
#define PMICPUDDECFPNA_IDFASK                              K_VS2_LP_ADDR  PUDDECFDIG_IDFPI_TRAP_SHIFT                     7
#definePUDDECFDSN_ID_VS2_LP_ADDR  PUDDECFDIG_IDF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1eF1
#define PMICPUDDECFDIG_IDFASK                              8#define PMIC_DPUDDECFPNA_MINOR_REV_PI_TRAP_SHIFT              7
#definePUDDECFDSN_REVK_VS2_LP_ADDR  PUDDECFPNA_MINOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDDECFPNA_MINOR_REV_ASK                      _K_VS2_LP_ADDR  PUDDECFPNA_MAJOR_REV_PI_TRAP_SHIFT              7
#definePUDDECFDSN_REVK_VS2_LP_ADDR  PUDDECFPNA_MAJOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDDECFPNA_MAJOR_REV_ASK                      _41
#define PMICPUDDECFDIG_MINOR_REV_PI_TRAP_SHIFT              7
#definePUDDECFDSN_REVK_VS2_LP_ADDR  PUDDECFDIG_MINOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDDECFDIG_MINOR_REV_ASK                      _8#define PMIC_DPUDDECFDIG_MAJOR_REV_PI_TRAP_SHIFT              7
#definePUDDECFDSN_REVK_VS2_LP_ADDR  PUDDECFDIG_MAJOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDDECFDIG_MAJOR_REV_ASK                      _
1
#define PMIC_PUDDECFDSN_CBS_PI_TRAP_SHIFT                    7
#definePUDDECFDSN_DBI
#define PMIC_PUDDECFDSN_CBS_    \
	MT6359_BUCK_VS1_OP_UCCCUUG13
#define PMIC_PUDDECFDSN_CBS_ASK                      _UCCCUUG#define PMIC_DPUDDECFDSN_BIX_PI_TRAP_SHIFT                    7
#definePUDDECFDSN_DBI
#define PMIC_PUDDECFDSN_BIX_    \
	MT6359_BUCK_VS1_OP_UCCCUUG13
#define PMIC_PUDDECFDSN_BIX_ASK                      _UCCCUU1
#define PMIC_PUDDECFDSN_ESPBPI_TRAP_SHIFT           FT       7
#definePUDDECFDSN_DBI
#define PMIC_PUDDECFDSN_ESPB    \
	MT6359_BUCK_VS1_OP_UCCCUUG1FF
#define PMIC_PUDDECFDSN_ESPBASK                         OP_U8#define PMIC_DPUDDECFDSN_FPIBPI_TRAP_SHIFT           FT       7
#definePUDDECFDSN_FPI#define PMIC_DPUDDECFDSN_FPIB    \
	MT6359_BUCK_VS1_OP_UCCCUUG1FF
#define PMIC_PUDDECFDSN_FPIBASK                      _UCCCUUG#define PMIC_D_GCPUDDACLPWRUP_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDDACLPWRUP_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDDACLPWRUP_VPUDP32BASK                    G#define PMIC_D_GCPUDDACRPWRUP_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDDACRPWRUP_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDDACRPWRUP_VPUDP32BASK                    
#define PMIC_DG_BPUD_DAC_PWR_UP_VP32BPI_TRAP_SHIFT            7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUD_DAC_PWR_UP_VP32B    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUD_DAC_PWR_UP_VP32BASK                     1
#define PMIC__GCPUD_DAC_PWL_UP_VP32BPI_TRAP_SHIFT            7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUD_DAC_PWL_UP_VP32B    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUD_DAC_PWL_UP_VP32BASK                     3
#define PMIC__GCPUDHPLPWRUP_VPUDP32BPI_TRAP_SHIFT            7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPLPWRUP_VPUDP32B    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDHPLPWRUP_VPUDP32BASK                     41
#define PMIC__BPUDHPRPWRUP_VPUDP32BPI_TRAP_SHIFT            7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPRPWRUP_VPUDP32B    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDHPRPWRUP_VPUDP32BASK                     x1
#define PMICG_BPUDHPLPWRUP_IBIASFVPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPLPWRUP_IBIASFVPUDP32B    \
	MT6359_BUCKG1
#define PMIC_DG_BPUDHPLPWRUP_IBIASFVPUDP32BASK               6
#define PMIC__GCPUDHPRPWRUP_IBIASFVPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPRPWRUP_IBIASFVPUDP32B    \
	MT6359_BUCKG1
#define PMIC_DG_BPUDHPRPWRUP_IBIASFVPUDP32BASK               7_VS2_LP_ADDR  G_BPUDHPLMUXINPUTSEL_VPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPLMUXINPUTSEL_VPUDP32B    \
	MT6359_BUCKG13
#define PMIC__GCPUDHPLMUXINPUTSEL_VPUDP32BASK               8#define PMIC_DG_BPUDHPRMUXINPUTSEL_VPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPRMUXINPUTSEL_VPUDP32B    \
	MT6359_BUCKG13
#define PMIC__GCPUDHPRMUXINPUTSEL_VPUDP32BASK               
K_VS2_LP_ADDR  G_BPUDHPLSCDISABLE_VPUDP32BPI_TRAP_SHIFT        7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPLSCDISABLE_VPUDP32B    \
	MT6359_BUCK_VG1
#define PMIC_DG_BPUDHPLSCDISABLE_VPUDP32BASK                 
1
#define PMIC__GCPUDHPRSCDISABLE_VPUDP32BPI_TRAP_SHIFT        7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPRSCDISABLE_VPUDP32B    \
	MT6359_BUCK_VG1
#define PMIC_DG_BPUDHPRSCDISABLE_VPUDP32BASK                 
3
#define PMIC__GCPUDHPLBSCCURRENT VPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPLBSCCURRENT VPUDP32B    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDHPLBSCCURRENT VPUDP32BASK                
41
#define PMIC__BPUDHPRBSCCURRENT VPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CONG#define PMIC_D_GCPUDHPRBSCCURRENT VPUDP32B    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDHPRBSCCURRENT VPUDP32BASK                
x1
#define PMICG_BPUDHPLOUTPWRUP_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON
#define PMIC_D_GCPUDHPLOUTPWRUP_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCPUDHPLOUTPWRUP_VPUDP32BASK                  G#define PMIC_D_GCPUDHPROUTPWRUP_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON
#define PMIC_D_GCPUDHPROUTPWRUP_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCPUDHPROUTPWRUP_VPUDP32BASK                  
#define PMIC_D_GCPUDHPLOUTAUXPWRUP_VPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CON
#define PMIC_D_GCPUDHPLOUTAUXPWRUP_VPUDP32B    \
	MT6359_BUCKG1
#define PMIC_DG_BPUDHPLOUTAUXPWRUP_VPUDP32BASK               1
#define PMIC__GCPUDHPROUTAUXPWRUP_VPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CON
#define PMIC_D_GCPUDHPROUTAUXPWRUP_VPUDP32B    \
	MT6359_BUCKG1
#define PMIC_DG_BPUDHPROUTAUXPWRUP_VPUDP32BASK               3
#define PMIC__GCHPLAUXFBRSWFENBVPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON
#define PMIC_D_GCHPLAUXFBRSWFENBVPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCHPLAUXFBRSWFENBVPUDP32BASK                  41
#define PMIC__BHPRAUXFBRSWFENBVPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON
#define PMIC_D_GCHPRAUXFBRSWFENBVPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCHPRAUXFBRSWFENBVPUDP32BASK                  x1
#define PMICG_BHPLSHORT2HPLAUXFENBVPUDP32BPI_TRAP_SHIFT     7
#definePUDDECFPNA_CON
#define PMIC_D_GCHPLSHORT2HPLAUXFENBVPUDP32B    \
	MT6359_BUCG1
#define PMIC_D_GCHPLSHORT2HPLAUXFENBVPUDP32BASK              6
#define PMIC__GCHPRSHORT2HPRAUXFENBVPUDP32BPI_TRAP_SHIFT     7
#definePUDDECFPNA_CON
#define PMIC_D_GCHPRSHORT2HPRAUXFENBVPUDP32B    \
	MT6359_BUCG1
#define PMIC_D_GCHPRSHORT2HPRAUXFENBVPUDP32BASK              7_VS2_LP_ADDR  G_BHPLOUTSTGCTRL_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON
#define PMIC_D_GCHPLOUTSTGCTRL_VPUDP32B    \
	MT6359_BUCK_VS1G17_VS2_LP_ADDR  G_BHPLOUTSTGCTRL_VPUDP32BASK                   8#define PMIC_DG_BHPROUTSTGCTRL_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON
#define PMIC_D_GCHPROUTSTGCTRL_VPUDP32B    \
	MT6359_BUCK_VS1G17_VS2_LP_ADDR  G_BHPROUTSTGCTRL_VPUDP32BASK                   
1
#define PMIC__GCHPLOUTPUTSTBENH_VPUDP32BPI_TRAP_SHIFT        7
#definePUDDECFPNA_CON1
#define PMIC__GCHPLOUTPUTSTBENH_VPUDP32B    \
	MT6359_BUCK_VG17_VS2_LP_ADDR  G_BHPLOUTPUTSTBENH_VPUDP32BASK                 G#define PMIC_D_GCHPROUTPUTSTBENH_VPUDP32BPI_TRAP_SHIFT        7
#definePUDDECFPNA_CON1
#define PMIC__GCHPROUTPUTSTBENH_VPUDP32B    \
	MT6359_BUCK_VG17_VS2_LP_ADDR  G_BHPROUTPUTSTBENH_VPUDP32BASK                 41
#define PMIC__BPUDHPSTARTUP_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON1
#define PMIC__GCPUDHPSTARTUP_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDHPSTARTUP_VPUDP32BASK                    7_VS2_LP_ADDR  G_BPUDREFN_DERESFENBVPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CON1
#define PMIC__GCPUDREFN_DERESFENBVPUDP32B    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDREFN_DERESFENBVPUDP32BASK                8#define PMIC_DG_BHPINPUTSTBENH_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON1
#define PMIC__GCHPINPUTSTBENH_VPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_D_GCHPINPUTSTBENH_VPUDP32BASK                   9_VS2_LP_ADDR  G_BHPINPUTRESET0_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON1
#define PMIC__GCHPINPUTRESET0_VPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_D_GCHPINPUTRESET0_VPUDP32BASK                   
G#define PMIC_D_GCHPOUTPUTRESET0_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON1
#define PMIC__GCHPOUTPUTRESET0_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCHPOUTPUTRESET0_VPUDP32BASK                  

#define PMIC_D_GCHPPSHORT2VCM_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON1
#define PMIC__GCHPPSHORT2VCM_VPUDP32B    \
	MT6359_BUCK_VS1_G17_VS2_LP_ADDR  G_BHPPSHORT2VCM_VPUDP32BASK                    
1
#define PMIC__GCPUDHPTRIMFENBVPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON1
#define PMIC__GCPUDHPTRIMFENBVPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDHPTRIMFENBVPUDP32BASK                    
x1
#define PMICG_BPUDHPLTRIMFVPUDP32BPI_TRAP_SHIFT             7
#definePUDDECFPNA_CON3
#define PMIC__GCPUDHPLTRIMFVPUDP32B    \
	MT6359_BUCK_VS1_OPG1
F_VS2_LP_ADDR  G_BPUDHPLTRIMFVPUDP32BASK                      G#define PMIC_D_GCPUDHPLFINETRIMFVPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON3
#define PMIC__GCPUDHPLFINETRIMFVPUDP32B    \
	MT6359_BUCK_VSG17_VS2_LP_ADDR  G_BPUDHPLFINETRIMFVPUDP32BASK                  x1
#define PMICG_BPUDHPRTRIMFVPUDP32BPI_TRAP_SHIFT             7
#definePUDDECFPNA_CON3
#define PMIC__GCPUDHPRTRIMFVPUDP32B    \
	MT6359_BUCK_VS1_OPG1
F_VS2_LP_ADDR  G_BPUDHPRTRIMFVPUDP32BASK                      8#define PMIC_DG_BPUDHPRFINETRIMFVPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON3
#define PMIC__GCPUDHPRFINETRIMFVPUDP32B    \
	MT6359_BUCK_VSG17_VS2_LP_ADDR  G_BPUDHPRFINETRIMFVPUDP32BASK                  
3
#define PMIC__GCPUDHPDIFFINPBIASADJFVPUDP32BPI_TRAP_SHIFT    7
#definePUDDECFPNA_CON41
#define PMIC__BPUDHPDIFFINPBIASADJFVPUDP32B    \
	MT6359_BUG17_VS2_LP_ADDR  G_BPUDHPDIFFINPBIASADJFVPUDP32BASK             G#define PMIC_D_GCPUDHPLFCOMPRESSEL_VPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CON41
#define PMIC__BPUDHPLFCOMPRESSEL_VPUDP32B    \
	MT6359_BUCKG17_VS2_LP_ADDR  G_BPUDHPLFCOMPRESSEL_VPUDP32BASK               41
#define PMIC__BPUDHPHFCOMPRESSEL_VPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CON41
#define PMIC__BPUDHPHFCOMPRESSEL_VPUDP32B    \
	MT6359_BUCKG17_VS2_LP_ADDR  G_BPUDHPHFCOMPRESSEL_VPUDP32BASK               8#define PMIC_DG_BPUDHPHFCOMPBUFGAINSEL_VPUDP32BPI_TRAP_SHIFT  7
#definePUDDECFPNA_CON41
#define PMIC__BPUDHPHFCOMPBUFGAINSEL_VPUDP32B    \
	MT6359_G13
#define PMIC__GCPUDHPHFCOMPBUFGAINSEL_VPUDP32BASK           
1
#define PMIC__GCPUDHPCOMPFENBVPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON41
#define PMIC__BPUDHPCOMPFENBVPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDHPCOMPFENBVPUDP32BASK                    
x1
#define PMICG_BPUDHPDECMGAINADJFVPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CONx1
#define PMICG_BPUDHPDECMGAINADJFVPUDP32B    \
	MT6359_BUCK_G17_VS2_LP_ADDR  G_BPUDHPDECMGAINADJFVPUDP32BASK                K_VS2_LP_ADDR  G_BPUDHPDEDMGAINADJFVPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CONx1
#define PMICG_BPUDHPDEDMGAINADJFVPUDP32B    \
	MT6359_BUCK_G17_VS2_LP_ADDR  G_BPUDHPDEDMGAINADJFVPUDP32BASK                41
#define PMIC__BPUDHSPWRUP_VPUDP32BPI_TRAP_SHIFT             7
#definePUDDECFPNA_CON6
#define PMIC__GCPUDHSPWRUP_VPUDP32B    \
	MT6359_BUCK_VS1_O_G1
#define PMIC_DG_BPUDHSPWRUP_VPUDP32BASK                      K_VS2_LP_ADDR  G_BPUDHSPWRUP_IBIASFVPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CON6
#define PMIC__GCPUDHSPWRUP_IBIASFVPUDP32B    \
	MT6359_BUCK_G1
#define PMIC_DG_BPUDHSPWRUP_IBIASFVPUDP32BASK                
#define PMIC_D_GCPUDHSMUXINPUTSEL_VPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CON6
#define PMIC__GCPUDHSMUXINPUTSEL_VPUDP32B    \
	MT6359_BUCK_G13
#define PMIC__GCPUDHSMUXINPUTSEL_VPUDP32BASK                1
#define PMIC__GCPUDHSSCDISABLE_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON6
#define PMIC__GCPUDHSSCDISABLE_VPUDP32B    \
	MT6359_BUCK_V_G1
#define PMIC_DG_BPUDHSSCDISABLE_VPUDP32BASK                  41
#define PMIC__BPUDHSBSCCURRENT VPUDP32BPI_TRAP_SHIFT        7
#definePUDDECFPNA_CON6
#define PMIC__GCPUDHSBSCCURRENT VPUDP32B    \
	MT6359_BUCK__G1
#define PMIC_DG_BPUDHSBSCCURRENT VPUDP32BASK                 x1
#define PMICG_BPUDHSSTARTUP_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON6
#define PMIC__GCPUDHSSTARTUP_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDHSSTARTUP_VPUDP32BASK                    6
#define PMIC__GCHSOUTPUTSTBENH_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON6
#define PMIC__GCHSOUTPUTSTBENH_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCHSOUTPUTSTBENH_VPUDP32BASK                  7_VS2_LP_ADDR  G_BHSINPUTSTBENH_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON6
#define PMIC__GCHSINPUTSTBENH_VPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_D_GCHSINPUTSTBENH_VPUDP32BASK                   8#define PMIC_DG_BHSINPUTRESET0_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON6
#define PMIC__GCHSINPUTRESET0_VPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_D_GCHSINPUTRESET0_VPUDP32BASK                   9_VS2_LP_ADDR  G_BHSOUTPUTRESET0_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON6
#define PMIC__GCHSOUTPUTRESET0_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCHSOUTPUTRESET0_VPUDP32BASK                  
G#define PMIC_D_GCHSOUT_SHORTVCM_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON6
#define PMIC__GCHSOUT_SHORTVCM_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCHSOUT_SHORTVCM_VPUDP32BASK                  

#define PMIC_D_GCPUDLOLPWRUP_VPUDP32BPI_TRAP_SHIFT            7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUDLOLPWRUP_VPUDP32B    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUDLOLPWRUP_VPUDP32BASK                     K_VS2_LP_ADDR  G_BPUDLOLPWRUP_IBIASFVPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUDLOLPWRUP_IBIASFVPUDP32B    \
	MT6359_BUCKG1
#define PMIC_DG_BPUDLOLPWRUP_IBIASFVPUDP32BASK               
#define PMIC_DG_BPUDLOLMUXINPUTSEL_VPUDP32BPI_TRAP_SHIFT      7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUDLOLMUXINPUTSEL_VPUDP32B    \
	MT6359_BUCKG13
#define PMIC__GCPUDLOLMUXINPUTSEL_VPUDP32BASK               1
#define PMIC__GCPUDLOLSCDISABLE_VPUDP32BPI_TRAP_SHIFT        7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUDLOLSCDISABLE_VPUDP32B    \
	MT6359_BUCK_VG1
#define PMIC_DG_BPUDLOLSCDISABLE_VPUDP32BASK                 41
#define PMIC__BPUDLOLBSCCURRENT VPUDP32BPI_TRAP_SHIFT       7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUDLOLBSCCURRENT VPUDP32B    \
	MT6359_BUCK_G1
#define PMIC_D_GCPUDLOLBSCCURRENT VPUDP32BASK                x1
#define PMICG_BPUDLOSTARTUP_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUDLOSTARTUP_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDLOSTARTUP_VPUDP32BASK                    6
#define PMIC__GCLOINPUTSTBENH_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BLOINPUTSTBENH_VPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_D_GCLOINPUTSTBENH_VPUDP32BASK                   7_VS2_LP_ADDR  G_BLOOUTPUTSTBENH_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BLOOUTPUTSTBENH_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCLOOUTPUTSTBENH_VPUDP32BASK                  8#define PMIC_DG_BLOINPUTRESET0_VPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BLOINPUTRESET0_VPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_D_GCLOINPUTRESET0_VPUDP32BASK                   9_VS2_LP_ADDR  G_BLOOUTPUTRESET0_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BLOOUTPUTRESET0_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCLOOUTPUTRESET0_VPUDP32BASK                  
G#define PMIC_D_GCLOOUT_SHORTVCM_VPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BLOOUT_SHORTVCM_VPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCLOOUT_SHORTVCM_VPUDP32BASK                  

#define PMIC_D_GCPUDDACTPWRUP_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUDDACTPWRUP_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDDACTPWRUP_VPUDP32BASK                    
1
#define PMIC__GCPUD_DAC_PWT_UP_VP32BPI_TRAP_SHIFT            7
#definePUDDECFPNA_CON7_VS2_LP_ADDR  G_BPUD_DAC_PWT_UP_VP32B    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DG_BPUD_DAC_PWT_UP_VP32BASK                     
3
#define PMIC__GCPUDTRIMBUF_INPUTMUXSEL_VPUDP32BPI_TRAP_SHIFT 7
#definePUDDECFPNA_CON8#define PMIC_DG_BPUDTRIMBUF_INPUTMUXSEL_VPUDP32B    \
	MT6359G1e1
#define PMIC__BPUDTRIMBUF_INPUTMUXSEL_VPUDP32BASK          K_VS2_LP_ADDR  G_BPUDTRIMBUF_GAINSEL_VPUDP32BPI_TRAP_SHIFT IFT 7
#definePUDDECFPNA_CON8#define PMIC_DG_BPUDTRIMBUF_GAINSEL_VPUDP32B    \
	MT6359_ CKG13
#define PMIC__GCPUDTRIMBUF_GAINSEL_VPUDP32BASK              41
#define PMIC__BPUDTRIMBUF_ENBVPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON8#define PMIC_DG_BPUDTRIMBUF_ENBVPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BPUDTRIMBUF_ENBVPUDP32BASK                   6
#define PMIC__GCPUDHPSPKDETFINPUTMUXSEL_VPUDP32BPI_TRAP_SHIF 7
#definePUDDECFPNA_CON8#define PMIC_DG_BPUDHPSPKDETFINPUTMUXSEL_VPUDP32B    \
	MT635G13
#define PMIC__GCPUDHPSPKDETFINPUTMUXSEL_VPUDP32BASK         8#define PMIC_DG_BPUDHPSPKDETFOUTPUTMUXSEL_VPUDP32BPI_TRAP_SHI 7
#definePUDDECFPNA_CON8#define PMIC_DG_BPUDHPSPKDETFOUTPUTMUXSEL_VPUDP32B    \
	MT63G13
#define PMIC__GCPUDHPSPKDETFOUTPUTMUXSEL_VPUDP32BASK        
K_VS2_LP_ADDR  G_BPUDHPSPKDETFENBVPUDP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON8#define PMIC_DG_BPUDHPSPKDETFENBVPUDP32B    \
	MT6359_BUCK_VSG1
#define PMIC_D_GCPUDHPSPKDETFENBVPUDP32BASK                  
1
#define PMIC__GCPBIDECFRSVD0_VP32BPI_TRAP_SHIFT              7
#definePUDDECFPNA_CON9_VS2_LP_ADDR  G_BPBIDECFRSVD0_VP32B \
	MT6359_BUCK_VS1VS1CCP G1Fe1
#define PMIC__BPBIDECFRSVD0_VP32BASK                      _K_VS2_LP_ADDR  G_BPBIDECFRSVD0_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON9_VS2_LP_ADDR  G_BPBIDECFRSVD0_VPUDP32B    \
	MT6359_BUCK_VS1_G1Fe1
#define PMIC__BPBIDECFRSVD0_VPUDP32BASK                    8#define PMIC_DG_BPBIDECFRSVD1_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON
K_VS2_LP_ADDR  G_BPBIDECFRSVD1_VPUDP32B    \
	MT6359_BUCK_VS1_G1Fe1
#define PMIC__BPBIDECFRSVD1_VPUDP32BASK                    K_VS2_LP_ADDR  G_BPBIDECFRSVD2_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON
K_VS2_LP_ADDR  G_BPBIDECFRSVD2_VPUDP32B    \
	MT6359_BUCK_VS1_G1Fe1
#define PMIC__BPBIDECFRSVD2_VPUDP32BASK                    8#define PMIC_DG_BPUDZCDMUXSEL_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON

#define PMIC_D_GCPUDZCDMUXSEL_VPUDP32B    \
	MT6359_BUCK_VS1_G17_VS2_LP_ADDR  G_BPUDZCDMUXSEL_VPUDP32BASK                    G#define PMIC_D_GCPUDZCDCLKSEL_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON

#define PMIC_D_GCPUDZCDCLKSEL_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDZCDCLKSEL_VPUDP32BASK                    3
#define PMIC__GCPUDBIASADJF0_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON

#define PMIC_D_GCPUDBIASADJF0_VPUDP32B    \
	MT6359_BUCK_VS1_G1
eF1
#define PMICG_BPUDBIASADJF0_VPUDP32BASK                    7_VS2_LP_ADDR  G_BPUDBIASADJF1_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON
1
#define PMIC__GCPUDBIASADJF1_VPUDP32B    \
	MT6359_BUCK_VS1_G1Fe1
#define PMIC__BPUDBIASADJF1_VPUDP32BASK                    G#define PMIC_D_GCPUDIBIASPWRDNBVPUDP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON
1
#define PMIC__GCPUDIBIASPWRDNBVPUDP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BPUDIBIASPWRDNBVPUDP32BASK                   8#define PMIC_DG_BRSTB_DECODER_VP32BPI_TRAP_SHIFT              7
#definePUDDECFPNA_CON
3
#define PMIC__GCRSTB_DECODER_VP32B \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BRSTB_DECODER_VP32BASK                      _K_VS2_LP_ADDR  G_BSEL_DECODER_96K_VP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON
3
#define PMIC__GCSEL_DECODER_96K_VP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BSEL_DECODER_96K_VP32BASK                    
#define PMIC_DG_BSEL_DELAY_VCORE_PI_TRAP_SHIFT                7
#definePUDDECFPNA_CON
3
#define PMIC__GCSEL_DELAY_VCORE_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DG_BSEL_DELAY_VCORE_ASK                      _UC1
#define PMIC__GCPUDGLB_PWRDNBVP32BPI_TRAP_SHIFT              7
#definePUDDECFPNA_CON
3
#define PMIC__GCPUDGLB_PWRDNBVP32B \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BPUDGLB_PWRDNBVP32BASK                      _41
#define PMICG_BPUDGLB_LP_VOWFENBVP32BPI_TRAP_SHIFT          7
#definePUDDECFPNA_CON
3
#define PMIC__GCPUDGLB_LP_VOWFENBVP32B    \
	MT6359_BUCK_VS1G1
#define PMIC_DG_BPUDGLB_LP_VOWFENBVP32BASK                   x1
#define PMICG_BPUDGLB_LP2_VOWFENBVP32BPI_TRAP_SHIFT         7
#definePUDDECFPNA_CON
3
#define PMIC__GCPUDGLB_LP2_VOWFENBVP32B    \
	MT6359_BUCK_VSG1
#define PMIC_DG_BPUDGLB_LP2_VOWFENBVP32BASK                  6
#define PMIC__GCLCLDO_DECFENBVP32BPI_TRAP_SHIFT              7
#definePUDDECFPNA_CON
41
#define PMICG_BLCLDO_DECFENBVP32B \
	MT6359_BUCK_VS1VS1CCP G1
#define PMIC_DG_BLCLDO_DECFENBVP32BASK                      _K_VS2_LP_ADDR  G_BLCLDO_DECFPDDISFENBVP18_PI_TRAP_SHIFT        7
#definePUDDECFPNA_CON
41
#define PMICG_BLCLDO_DECFPDDISFENBVP18_    \
	MT6359_BUCK_VG1
#define PMIC_DG_BLCLDO_DECFPDDISFENBVP18_ASK                 
#define PMIC_DG_BLCLDO_DECFREMOTE_AENSEBVP18_PI_TRAP_SHIFT    7
#definePUDDECFPNA_CON
41
#define PMICG_BLCLDO_DECFREMOTE_AENSEBVP18_    \
	MT6359_BUG1
#define PMIC_DG_BLCLDO_DECFREMOTE_AENSEBVP18_ASK             1
#define PMIC__GCNVREGFENBVPUDP32BPI_TRAP_SHIFT          T    7
#definePUDDECFPNA_CON
41
#define PMICG_BNVREGFENBVPUDP32B    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DG_BNVREGFENBVPUDP32BASK                      _U41
#define PMICG_BNVREGFPULL0V_VPUDP32BPI_TRAP_SHIFT           7
#definePUDDECFPNA_CON
41
#define PMICG_BNVREGFPULL0V_VPUDP32B    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BNVREGFPULL0V_VPUDP32BASK                    x1
#define PMICG_BPUDPMUFRSVDBVP18_PI_TRAP_SHIFT               7
#definePUDDECFPNA_CON
41
#define PMICG_BPUDPMUFRSVDBVP18_    \
	MT6359_BUCK_VS1 CCS1G1Fe1
#define PMIC__BPUDPMUFRSVDBVP18_ASK                      _U8#define PMIC_DPUDZCDFPNA_IDFPI_TRAP_SHIFT                     7
#definePUDZCDFDSN_ID_VS2_LP_ADDR  PUDZCDFPNA_IDF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1eF1
#define PMICPUDZCDFPNA_IDFASK                              K_VS2_LP_ADDR  PUDZCDFDIG_IDFPI_TRAP_SHIFT                     7
#definePUDZCDFDSN_ID_VS2_LP_ADDR  PUDZCDFDIG_IDF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1eF1
#define PMICPUDZCDFDIG_IDFASK                              8#define PMIC_DPUDZCDFPNA_MINOR_REV_PI_TRAP_SHIFT              7
#definePUDZCDFDSN_REVK_VS2_LP_ADDR  PUDZCDFPNA_MINOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDZCDFPNA_MINOR_REV_ASK                      _K_VS2_LP_ADDR  PUDZCDFPNA_MAJOR_REV_PI_TRAP_SHIFT              7
#definePUDZCDFDSN_REVK_VS2_LP_ADDR  PUDZCDFPNA_MAJOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDZCDFPNA_MAJOR_REV_ASK                      _41
#define PMICPUDZCDFDIG_MINOR_REV_PI_TRAP_SHIFT              7
#definePUDZCDFDSN_REVK_VS2_LP_ADDR  PUDZCDFDIG_MINOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDZCDFDIG_MINOR_REV_ASK                      _8#define PMIC_DPUDZCDFDIG_MAJOR_REV_PI_TRAP_SHIFT              7
#definePUDZCDFDSN_REVK_VS2_LP_ADDR  PUDZCDFDIG_MAJOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPUDZCDFDIG_MAJOR_REV_ASK                      _
1
#define PMIC_PUDZCDFDSN_CBS_PI_TRAP_SHIFT                    7
#definePUDZCDFDSN_DBI
#define PMIC_PUDZCDFDSN_CBS_    \
	MT6359_BUCK_VS1_OP_UCCCUUG13
#define PMIC_PUDZCDFDSN_CBS_ASK                      _UCCCUUG#define PMIC_DPUDZCDFDSN_BIX_PI_TRAP_SHIFT                    7
#definePUDZCDFDSN_DBI
#define PMIC_PUDZCDFDSN_BIX_    \
	MT6359_BUCK_VS1_OP_UCCCUUG13
#define PMIC_PUDZCDFDSN_BIX_ASK                      _UCCCUU1
#define PMIC_PUDZCDFDSN_ESPBPI_TRAP_SHIFT           FT       7
#definePUDZCDFDSN_DBI
#define PMIC_PUDZCDFDSN_ESPB    \
	MT6359_BUCK_VS1_OP_UCCCUUG1FF
#define PMIC_PUDZCDFDSN_ESPBASK                         OP_U8#define PMIC_DPUDZCDFDSN_FPIBPI_TRAP_SHIFT           FT       7
#definePUDZCDFDSN_FPI#define PMIC_DPUDZCDFDSN_FPIB    \
	MT6359_BUCK_VS1_OP_UCCCUUG1FF
#define PMIC_PUDZCDFDSN_FPIBASK                      _UCCCUUG#define PMIC_D_GCPUDZCDENABLE_PI_TRAP_SHIFT                   7
#defineZCDFCONG#define PMIC_D_GCPUDZCDENABLE_    \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_D_GCPUDZCDENABLE_ASK                      _UCCCUG#define PMIC_D_GCPUDZCDGAINSTEPTIME_PI_TRAP_SHIFT             7
#defineZCDFCONG#define PMIC_D_GCPUDZCDGAINSTEPTIME_    \
	MT6359_BUCK_VS1_O_G17_VS2_LP_ADDR  G_BPUDZCDGAINSTEPTIME_ASK                      
#define PMIC_D_GCPUDZCDGAINSTEPSIZE_PI_TRAP_SHIFT             7
#defineZCDFCONG#define PMIC_D_GCPUDZCDGAINSTEPSIZE_    \
	MT6359_BUCK_VS1_O_G13
#define PMIC__GCPUDZCDGAINSTEPSIZE_ASK                      41
#define PMICG_BPUDZCDTIMEOUTMODESEL_PI_TRAP_SHIFT           7
#defineZCDFCONG#define PMIC_D_GCPUDZCDTIMEOUTMODESEL_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DG_BPUDZCDTIMEOUTMODESEL_ASK                    6
#define PMIC__GCAUDLOLGAINFPI_TRAP_SHIFT                     7
#defineZCDFCON
#define PMIC_D_GCPUDLOLGAINF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1
F_VS2_LP_ADDR  G_BPUDLOLGAINFASK                              K_VS2_LP_ADDR  G_BPUDLORGAINFPI_TRAP_SHIFT                     7
#defineZCDFCON
#define PMIC_D_GCPUDLORGAINF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1
F_VS2_LP_ADDR  G_BPUDLORGAINFASK                              7_VS2_LP_ADDR  G_BPUDHPLGAINFPI_TRAP_SHIFT                     7
#defineZCDFCON1
#define PMIC__GCPUDHPLGAINF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1
F_VS2_LP_ADDR  G_BPUDHPLGAINFASK                              K_VS2_LP_ADDR  G_BPUDHPRGAINFPI_TRAP_SHIFT                     7
#defineZCDFCON1
#define PMIC__GCPUDHPRGAINF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1
F_VS2_LP_ADDR  G_BPUDHPRGAINFASK                              7_VS2_LP_ADDR  G_BPUDHSGAINFPI_TRAP_SHIFT                      7
#defineZCDFCON3
#define PMIC__GCPUDHSGAINF    \
	MT6359_BUCK_VS1_OP_UCCUCUUUG1
F_VS2_LP_ADDR  G_BPUDHSGAINFASK                               G#define PMIC_D_GCPUDIVLGAINFPI_TRAP_SHIFT                     7
#defineZCDFCON41
#define PMICG_BPUDIVLGAINF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG17_VS2_LP_ADDR  G_BPUDIVLGAINFASK                              K_VS2_LP_ADDR  G_BPUDIVRGAINFPI_TRAP_SHIFT                     7
#defineZCDFCON41
#define PMICG_BPUDIVRGAINF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG17_VS2_LP_ADDR  G_BPUDIVRGAINFASK                              8#define PMIC_DG_BPUDINTGAIN1BPI_TRAP_SHIFT           FT       7
#defineZCDFCONx1
#define PMICG_BPUDINTGAIN1B    \
	MT6359_BUCK_VS1_OP_UCCCUUG13F_VS2_LP_ADDR  G_BPUDINTGAIN1BASK                      _UCCCUUG#define PMIC_D_GCPUDINTGAIN2BPI_TRAP_SHIFT          T         7
#defineZCDFCONx1
#define PMICG_BPUDINTGAIN2B    \
	MT6359_BUCK_VS1 CCS1CCCUUG13F_VS2_LP_ADDR  G_BPUDINTGAIN2BASK                      _UUUUUU8#define PMIC_DPCCDETFPNA_IDFPI_TRAP_SHIFT                     7
#definePCCDETFDSN_DIG_ID#define PMIC_DPCCDETFPNA_IDF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1eF1
#define PMICPCCDETFPNA_IDFASK                              K_VS2_LP_ADDR  PCCDETFDIG_IDFPI_TRAP_SHIFT                     7
#definePCCDETFDSN_DIG_ID#define PMIC_DPCCDETFDIG_IDF    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1eF1
#define PMICPCCDETFDIG_IDFASK                              8#define PMIC_DPCCDETFPNA_MINOR_REV_PI_TRAP_SHIFT              7
#definePCCDETFDSN_DIG_REVK_VS2_LP_ADDR  PCCDETFPNA_MINOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPCCDETFPNA_MINOR_REV_ASK                      _K_VS2_LP_ADDR  PCCDETFPNA_MAJOR_REV_PI_TRAP_SHIFT              7
#definePCCDETFDSN_DIG_REVK_VS2_LP_ADDR  PCCDETFPNA_MAJOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPCCDETFPNA_MAJOR_REV_ASK                      _41
#define PMICPCCDETFDIG_MINOR_REV_PI_TRAP_SHIFT              7
#definePCCDETFDSN_DIG_REVK_VS2_LP_ADDR  PCCDETFDIG_MINOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPCCDETFDIG_MINOR_REV_ASK                      _8#define PMIC_DPCCDETFDIG_MAJOR_REV_PI_TRAP_SHIFT              7
#definePCCDETFDSN_DIG_REVK_VS2_LP_ADDR  PCCDETFDIG_MAJOR_REV_ \
	MT6359_BUCK_VS1VS1CCP G1F1
#define PMICPCCDETFDIG_MAJOR_REV_ASK                      _
1
#define PMIC_PCCDETFDSN_CBS_PI_TRAP_SHIFT                    7
#definePCCDETFDSN_DBI
#define PMIC_PCCDETFDSN_CBS_    \
	MT6359_BUCK_VS1_OP_UCCCUUG13
#define PMIC_PCCDETFDSN_CBS_ASK                      _UCCCUUG#define PMIC_DPCCDETFDSN_BIX_PI_TRAP_SHIFT                    7
#definePCCDETFDSN_DBI
#define PMIC_PCCDETFDSN_BIX_    \
	MT6359_BUCK_VS1_OP_UCCCUUG13
#define PMIC_PCCDETFDSN_BIX_ASK                      _UCCCUU1
#define PMIC_PCCDETFESPBPI_TRAP_SHIFT           FT           7
#definePCCDETFDSN_DBI
#define PMIC_PCCDETFESPB    \
	MT6359_BUCK_VS1_OP_UCCCUUCCUUG1eF1
#define PMICPCCDETFESPBASK                         OP_UUUUU8#define PMIC_DPCCDETFDSN_FPIBPI_TRAP_SHIFT           FT       7
#definePCCDETFDSN_FPI#define PMIC_DPCCDETFDSN_FPIB    \
	MT6359_BUCK_VS1_OP_UCCCUUG1FF
#define PMIC_PCCDETFDSN_FPIBASK                      _UCCCUUG#define PMIC_DPCCDETFAUXADC_SEL_PI_TRAP_SHIFT                 7
#definePCCDETFCONG#define PMIC_DPCCDETFAUXADC_SEL_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFAUXADC_SEL_ASK                      _UCCG#define PMIC_DPCCDETFAUXADC_SW_PI_TRAP_SHIFT                  7
#definePCCDETFCONG#define PMIC_DPCCDETFAUXADC_SW_    \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DPCCDETFAUXADC_SW_ASK                      _UCCC
#define PMIC_DPCCDETFTESTFPUXADC_PI_TRAP_SHIFT                7
#definePCCDETFCONG#define PMIC_DPCCDETFTESTFPUXADC_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFTESTFPUXADC_ASK                      _UC1
#define PMIC_PCCDETFAUXADC_PNASWCTRL_SEL_PI_TRAP_SHIFT       7
#definePCCDETFCONG#define PMIC_DPCCDETFAUXADC_PNASWCTRL_SEL_    \
	MT6359_BUCK_G1
#define PMIC_DPCCDETFAUXADC_PNASWCTRL_SEL_ASK                8#define PMIC_DPUDPCCDETAUXADCSWCTRL_SEL_PI_TRAP_SHIFT         7
#definePCCDETFCONG#define PMIC_DPUDPCCDETAUXADCSWCTRL_SEL_    \
	MT6359_BUCK_VSG1
#define PMIC_DPUDPCCDETAUXADCSWCTRL_SEL_ASK                  9#define PMIC_DPUDPCCDETAUXADCSWCTRL_SW_PI_TRAP_SHIFT          7
#definePCCDETFCONG#define PMIC_DPUDPCCDETAUXADCSWCTRL_SW_    \
	MT6359_BUCK_VS1G1
#define PMIC_DPUDPCCDETAUXADCSWCTRL_SW_ASK                   
K_VS2_LP_ADDR  PCCDETFTESTFPNA_PI_TRAP_SHIFT                   7
#definePCCDETFCONG#define PMIC_DPCCDETFTESTFPNA_MA  \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_DPCCDETFTESTFPNA_ASK                      _UCCCU

#define PMIC_D_GCPUDPCCDETRSV_PI_TRAP_SHIFT                   7
#definePCCDETFCONG#define PMIC_D_GCPUDPCCDETRSV_MA  \
	MT6359_BUCK_VS1 CCS1_OP_G13
#define PMIC__GCPUDPCCDETRSV_ASK                      _UCCCU
3
#define PMIC_PCCDETFSWFENBPI_TRAP_SHIFT           FT         7
#definePCCDETFCON
#define PMIC_DPCCDETFSWFENB    \
	MT6359_BUCK_VS1 CCS1_OP_ P_G1
#define PMIC_DPCCDETFSWFENBASK                         OP_ CCG#define PMIC_DPCCDETFSEQFI_IT_PI_TRAP_SHIFT                   7
#definePCCDETFCON
#define PMIC_DPCCDETFSEQFI_IT_MA  \
	MT6359_BUCK_VS1 CCS1_OP_G1
#define PMIC_DPCCDETFSEQFI_IT_ASK                      _UCCCU
1
#define PMICPCCDETFEINT0FSWFENBPI_TRAP_SHIFT           FT   7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT0FSWFENB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFEINT0FSWFENBASK                      _UC1
#define PMIC_PCCDETFEINT0FSEQFI_IT_PI_TRAP_SHIFT             7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT0FSEQFI_IT_MA  \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DPCCDETFEINT0FSEQFI_IT_ASK                      3
#define PMIC_PCCDETFEINT1FSWFENBPI_TRAP_SHIFT           FT   7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT1FSWFENB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFEINT1FSWFENBASK                      _UC41
#define PMICPCCDETFEINT1FSEQFI_IT_PI_TRAP_SHIFT             7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT1FSEQFI_IT_MA  \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DPCCDETFEINT1FSEQFI_IT_ASK                      5#define PMIC_DPCCDETFEINT0FINVERTERFSWFENBPI_TRAP_SHIFT       7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT0FINVERTERFSWFENB    \
	MT6359_BUCK_G1
#define PMIC_DPCCDETFEINT0FINVERTERFSWFENBASK                6#define PMIC_DPCCDETFEINT0FINVERTERFSEQFI_IT_PI_TRAP_SHIFT    7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT0FINVERTERFSEQFI_IT_MA  \
	MT6359_BUG1
#define PMIC_DPCCDETFEINT0FINVERTERFSEQFI_IT_ASK             7#define PMIC_DPCCDETFEINT1FINVERTERFSWFENBPI_TRAP_SHIFT       7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT1FINVERTERFSWFENB    \
	MT6359_BUCK_G1
#define PMIC_DPCCDETFEINT1FINVERTERFSWFENBASK                8#define PMIC_DPCCDETFEINT1FINVERTERFSEQFI_IT_PI_TRAP_SHIFT    7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT1FINVERTERFSEQFI_IT_MA  \
	MT6359_BUG1
#define PMIC_DPCCDETFEINT1FINVERTERFSEQFI_IT_ASK             9#define PMIC_DPCCDETFEINT0FMFSWFENBPI_TRAP_SHIFT           FT 7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT0FMFSWFENB    \
	MT6359_BUCK_VS1 CCSG1
#define PMIC_DPCCDETFEINT0FMFSWFENBASK                      _
K_VS2_LP_ADDR  PCCDETFEINT1FMFSWFENBPI_TRAP_SHIFT           FT 7
#definePCCDETFCON
#define PMIC_DPCCDETFEINT1FMFSWFENB    \
	MT6359_BUCK_VS1 CCSG1
#define PMIC_DPCCDETFEINT1FMFSWFENBASK                      _

#define PMIC_DPCCDETFEINTFMFDETECTFENBPI_TRAP_SHIFT           7
#definePCCDETFCON
#define PMIC_DPCCDETFEINTFMFDETECTFENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINTFMFDETECTFENBASK                    
1
#define PMIC_PCCDETFCMP_PWMFENBPI_TRAP_SHIFT           FT    7
#definePCCDETFCON1
#define PMIC_PCCDETFCMP_PWMFENB    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFCMP_PWMFENBASK                      _UCCG#define PMIC_DPCCDETFVTH_PWMFENBPI_TRAP_SHIFT           FT    7
#definePCCDETFCON1
#define PMIC_PCCDETFVTH_PWMFENB    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFVTH_PWMFENBASK                      _UCC
#define PMIC_DPCCDETFMBIASFPWMFENBPI_TRAP_SHIFT           FT  7
#definePCCDETFCON1
#define PMIC_PCCDETFMBIASFPWMFENB    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DPCCDETFMBIASFPWMFENBASK                      _U1
#define PMIC_PCCDETFEINTFENBPWMFENBPI_TRAP_SHIFT           F 7
#definePCCDETFCON1
#define PMIC_PCCDETFEINTFENBPWMFENBMA  \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DPCCDETFEINTFENBPWMFENBASK                      3
#define PMIC_PCCDETFEINTFCMPENBPWMFENBPI_TRAP_SHIFT          7
#definePCCDETFCON1
#define PMIC_PCCDETFEINTFCMPENBPWMFENB    \
	MT6359_BUCK_VS1G1
#define PMIC_DPCCDETFEINTFCMPENBPWMFENBASK                   41
#define PMICPCCDETFEINTFCMPMENBPWMFENBPI_TRAP_SHIFT         7
#definePCCDETFCON1
#define PMIC_PCCDETFEINTFCMPMENBPWMFENB    \
	MT6359_BUCK_VSG1
#define PMIC_DPCCDETFEINTFCMPMENBPWMFENBASK                  5#define PMIC_DPCCDETFEINT_CTURBOBPWMFENBPI_TRAP_SHIFT         7
#definePCCDETFCON1
#define PMIC_PCCDETFEINTFCTURBOBPWMFENB    \
	MT6359_BUCK_VSG1
#define PMIC_DPCCDETFEINTFCTURBOBPWMFENBASK                  6
#define PMIC_PCCDETFCMP_PWMFIDLE_PI_TRAP_SHIFT               7
#definePCCDETFCON1
#define PMIC_PCCDETFCMP_PWMFIDLE_    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DPCCDETFCMP_PWMFIDLE_ASK                      _U8#define PMIC_DPCCDETFVTH_PWMFIDLE_PI_TRAP_SHIFT               7
#definePCCDETFCON1
#define PMIC_PCCDETFVTH_PWMFIDLE_    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DPCCDETFVTH_PWMFIDLE_ASK                      _U9#define PMIC_DPCCDETFMBIASFPWMFIDLE_PI_TRAP_SHIFT             7
#definePCCDETFCON1
#define PMIC_PCCDETFMBIASFPWMFIDLE_    \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DPCCDETFMBIASFPWMFIDLE_ASK                      
K_VS2_LP_ADDR  PCCDETFEINT0FCMPENBPWMFIDLE_PI_TRAP_SHIFT       7
#definePCCDETFCON1
#define PMIC_PCCDETFEINT0FCMPENBPWMFIDLE_    \
	MT6359_BUCK_G1
#define PMIC_DPCCDETFEINT0FCMPENBPWMFIDLE_ASK                

#define PMIC_DPCCDETFEINT1FCMPENBPWMFIDLE_PI_TRAP_SHIFT       7
#definePCCDETFCON1
#define PMIC_PCCDETFEINT1FCMPENBPWMFIDLE_    \
	MT6359_BUCK_G1
#define PMIC_DPCCDETFEINT1FCMPENBPWMFIDLE_ASK                
1
#define PMIC_PCCDETFPWMFENBAW_PI_TRAP_SHIFT                  7
#definePCCDETFCON1
#define PMIC_PCCDETFPWMFENBAW_    \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DPCCDETFPWMFENBAW_ASK                      _UCCC
3
#define PMIC_PCCDETFPWMFENBAEL_PI_TRAP_SHIFT                 7
#definePCCDETFCON1
#define PMIC_PCCDETFPWMFENBAEL_    \
	MT6359_BUCK_VS1_OP_UCCG13
#define PMIC_PCCDETFPWMFENBAEL_ASK                      _UCC
41
#define PMICPCCDETFPWMFWIDTH_PI_TRAP_SHIFT                  7
#definePCCDETFCON3
#define PMIC_PCCDETFPWMFWIDTH_    \
	MT6359_BUCK_VS1_OPCUUUCG1FFFF
#define PMIC_PCCDETFPWMFWIDTH_ASK                      _UCCCK_VS2_LP_ADDR  PCCDETFPWMFTHRESH_PI_TRAP_SHIFT                 7
#definePCCDETFCON41
#define PMICPCCDETFPWMFTHRESH_    \
	MT6359_BUCK_VS1_OP_UCCG1FFFF
#define PMIC_PCCDETFPWMFTHRESH_ASK                      _UCCG#define PMIC_DPCCDETFRISE_DELAY_PI_TRAP_SHIFT                 7
#definePCCDETFCON5#define PMIC_DPCCDETFRISE_DELAY_    \
	MT6359_BUCK_VS1_OP_UCCG17FFF
#define PMIC_PCCDETFRISE_DELAY_ASK                      _UCCG#define PMIC_DPCCDETFFALL_DELAY_PI_TRAP_SHIFT                 7
#definePCCDETFCON5#define PMIC_DPCCDETFFALL_DELAY_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFFALL_DELAY_ASK                      _UCC
5#define PMIC_DPCCDETFEINT_CMPMENBPWMFTHRESH_PI_TRAP_SHIFT     7
#definePCCDETFCON6#define PMIC_DPCCDETFEINT_CMPMENBPWMFTHRESH_    \
	MT6359_ CKG17#define PMIC_DPCCDETFEINT_CMPMENBPWMFTHRESH_ASK              K_VS2_LP_ADDR  PCCDETFEINT_CMPMENBPWMFWIDTH_PI_TRAP_SHIFT      7
#definePCCDETFCON6#define PMIC_DPCCDETFEINT_CMPMENBPWMFWIDTH_    \
	MT6359_BUCKG17#define PMIC_DPCCDETFEINT_CMPMENBPWMFWIDTH_ASK               41
#define PMICPCCDETFEINTFENBPWMFTHRESH_PI_TRAP_SHIFT         7
#definePCCDETFCON7#define PMIC_DPCCDETFEINT_ENBPWMFTHRESH_    \
	MT6359_ CKBUCKG17#define PMIC_DPCCDETFEINT_ENBPWMFTHRESH_ASK                  K_VS2_LP_ADDR  PCCDETFEINT_ENBPWMFWIDTH_PI_TRAP_SHIFT          7
#definePCCDETFCON7#define PMIC_DPCCDETFEINT_ENBPWMFWIDTH_    \
	MT6359_BUCK_VS1G13
#define PMIC_PCCDETFEINT_ENBPWMFWIDTH_ASK                   41
#define PMICPCCDETFEINTFCMPENBPWMFTHRESH_PI_TRAP_SHIFT      7
#definePCCDETFCON7#define PMIC_DPCCDETFEINT_CMPENBPWMFTHRESH_    \
	MT6359_BUCKG17#define PMIC_DPCCDETFEINT_CMPENBPWMFTHRESH_ASK               8#define PMIC_DPCCDETFEINT_CMPENBPWMFWIDTH_PI_TRAP_SHIFT       7
#definePCCDETFCON7#define PMIC_DPCCDETFEINT_CMPENBPWMFWIDTH_    \
	MT6359_BUCK_G13
#define PMIC_PCCDETFEINT_CMPENBPWMFWIDTH_ASK                
1
#define PMIC_PCCDETFDEBOUNCE0_PI_TRAP_SHIFT                  7
#definePCCDETFCON8#define PMIC_DPCCDETFDEBOUNCE0_    \
	MT6359_BUCK_VS1_OPCUUUCG1FFFF
#define PMIC_PCCDETFDEBOUNCE0_ASK                      _UCCCK_VS2_LP_ADDR  PCCDETFDEBOUNCE1BPI_TRAP_SHIFT           FT     7
#definePCCDETFCON9#define PMIC_DPCCDETFDEBOUNCE1B    \
	MT6359_BUCK_VS1_OPCUUUCG1FFFF
#define PMIC_PCCDETFDEBOUNCE1BASK                      _UCCCK_VS2_LP_ADDR  PCCDETFDEBOUNCE2BPI_TRAP_SHIFT          T       7
#definePCCDETFCON
K_VS2_LP_ADDR  PCCDETFDEBOUNCE2B    \
	MT6359_BUCK_VS1_OPCUUUCG1FFFF
#define PMIC_PCCDETFDEBOUNCE2BASK                      _UUUUK_VS2_LP_ADDR  PCCDETFDEBOUNCE3BPI_TRAP_SHIFT          T       7
#definePCCDETFCON

#define PMIC_DPCCDETFDEBOUNCE3B    \
	MT6359_BUCK_VS1_OPCUUUCG1FFFF
#define PMIC_PCCDETFDEBOUNCE3BASK                      _UUUUK_VS2_LP_ADDR  PCCDETFCONNECTFAUXADC_TIME_DIG_PI_TRAP_SHIFT    7
#definePCCDETFCON
1
#define PMIC_PCCDETFCONNECTFAUXADC_TIME_DIG_MA  \
	MT6359_BUG1FFFF
#define PMIC_PCCDETFCONNECTFAUXADC_TIME_DIG_ASK             K_VS2_LP_ADDR  PCCDETFCONNECTFAUXADC_TIME_PNA_PI_TRAP_SHIFT    7
#definePCCDETFCON
3
#define PMIC_PCCDETFCONNECTFAUXADC_TIME_PNA_MA  \
	MT6359_BUG1FFFF
#define PMIC_PCCDETFCONNECTFAUXADC_TIME_PNA_ASK             K_VS2_LP_ADDR  PCCDETFEINT_DEBOUNCE0_PI_TRAP_SHIFT             7
#definePCCDETFCON
41
#define PMICPCCDETFEINTFDEBOUNCE0_    \
	MT6359_BUCK_VS1_OPG1F1
#define PMICPCCDETFEINTFDEBOUNCE0_ASK                      K_VS2_LP_ADDR  PCCDETFEINT_DEBOUNCE1BPI_TRAP_SHIFT           F 7
#definePCCDETFCON
41
#define PMICPCCDETFEINTFDEBOUNCE1B    \
	MT6359_BUCK_VS1_OPG1F1
#define PMICPCCDETFEINTFDEBOUNCE1BASK                      41
#define PMICPCCDETFEINTFDEBOUNCE2BPI_TRAP_SHIFT             7
#definePCCDETFCON
41
#define PMICPCCDETFEINTFDEBOUNCE2B    \
	MT6359_BUCK_VS1_O_G1F1
#define PMICPCCDETFEINTFDEBOUNCE2BASK                      8#define PMIC_DPCCDETFEINTFDEBOUNCE3BPI_TRAP_SHIFT          T  7
#definePCCDETFCON
41
#define PMICPCCDETFEINTFDEBOUNCE3B    \
	MT6359_BUCK_VS1_OPG1F1
#define PMICPCCDETFEINTFDEBOUNCE3BASK                      
1
#define PMIC_PCCDETFEINTFINVERTERFDEBOUNCE_PI_TRAP_SHIFT     7
#definePCCDETFCON
5#define PMIC_DPCCDETFEINT_INVERTERFDEBOUNCE_    \
	MT6359_ CKG1F1
#define PMICPCCDETFEINTFINVERTERFDEBOUNCE_ASK              K_VS2_LP_ADDR  PCCDETFIVAL_CUR_INFPI_TRAP_SHIFT                7
#definePCCDETFCON
6#define PMIC_DPCCDETFIVAL_CUR_INF    \
	MT6359_BUCK_VS1 CCS1_G13
#define PMIC_PCCDETFIVAL_CUR_INFASK                      _UUK_VS2_LP_ADDR  PCCDETFIVAL_SAM_INFPI_TRAP_SHIFT                7
#definePCCDETFCON
6#define PMIC_DPCCDETFIVAL_SAM_INF    \
	MT6359_BUCK_VS1 CCS1_G13
#define PMIC_PCCDETFIVAL_SAM_INFASK                      _UC1
#define PMIC_PCCDETFIVAL_MEM_INFPI_TRAP_SHIFT                7
#definePCCDETFCON
6#define PMIC_DPCCDETFIVAL_MEM_INF    \
	MT6359_BUCK_VS1 CCS1_G13
#define PMIC_PCCDETFIVAL_MEM_INFASK                      _UC41
#define PMICPCCDETFEINTFIVAL_CUR_INFPI_TRAP_SHIFT           7
#definePCCDETFCON
6#define PMIC_DPCCDETFEINTFIVAL_CUR_INF    \
	MT6359_BUCK_VS1_G13
#define PMIC_PCCDETFEINT_IVAL_CUR_INFASK                    6#define PMIC_DPCCDETFEINTFIVAL_SAM_INFPI_TRAP_SHIFT           7
#definePCCDETFCON
6#define PMIC_DPCCDETFEINTFIVAL_SAM_INF    \
	MT6359_BUCK_VS1 G13
#define PMIC_PCCDETFEINT_IVAL_SAM_INFASK                    8#define PMIC_DPCCDETFEINTFIVAL_MEM_INFPI_TRAP_SHIFT           7
#definePCCDETFCON
6#define PMIC_DPCCDETFEINTFIVAL_MEM_INF    \
	MT6359_BUCK_VS1 G13
#define PMIC_PCCDETFEINT_IVAL_MEM_INFASK                    
K_VS2_LP_ADDR  PCCDETFIVAL_SEL_PI_TRAP_SHIFT                   7
#definePCCDETFCON
6#define PMIC_DPCCDETFIVAL_SEL_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DPCCDETFIVAL_SEL_ASK                      _UCCCU
1
#define PMIC_PCCDETFEINTFIVAL_SEL_PI_TRAP_SHIFT              7
#definePCCDETFCON
6#define PMIC_DPCCDETFEINTFIVAL_SEL_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DPCCDETFEINTFIVAL_SEL_ASK                      _
3
#define PMIC_PCCDETFEINTFINVERTERFIVAL_CUR_INFPI_TRAP_SHIFT  7
#definePCCDETFCON
7#define PMIC_DPCCDETFEINT_INVERTERFIVAL_CUR_INF    \
	MT6359_G1
#define PMIC_DPCCDETFEINTFINVERTERFIVAL_CUR_INFASK           K_VS2_LP_ADDR  PCCDETFEINT_INVERTERFIVAL_SAM_INFPI_TRAP_SHIFT  7
#definePCCDETFCON
7#define PMIC_DPCCDETFEINT_INVERTERFIVAL_SAM_INF    \
	MT6359_G1
#define PMIC_DPCCDETFEINTFINVERTERFIVAL_SAM_INFASK           
#define PMIC_DPCCDETFEINTFINVERTERFIVAL_MEM_INFPI_TRAP_SHIFT  7
#definePCCDETFCON
7#define PMIC_DPCCDETFEINT_INVERTERFIVAL_MEM_INF    \
	MT6359_G1
#define PMIC_DPCCDETFEINTFINVERTERFIVAL_MEM_INFASK           1
#define PMIC_PCCDETFEINTFINVERTERFIVAL_SEL_PI_TRAP_SHIFT     7
#definePCCDETFCON
7#define PMIC_DPCCDETFEINT_INVERTERFIVAL_SEL_    \
	MT6359_BUCG1
#define PMIC_DPCCDETFEINTFINVERTERFIVAL_SEL_ASK              3
#define PMIC_PCCDETFIRQBPI_TRAP_SHIFT           FT           7
#definePCCDETFCON
8#define PMIC_DPCCDETFIRQB    \
	MT6359_BUCK_VS1_OP_UCCCUUCCUUG1
#define PMIC_DPCCDETFIRQBASK                         OP_UUUUUK_VS2_LP_ADDR  PCCDETFEINT0FIRQBPI_TRAP_SHIFT           FT     7
#definePCCDETFCON
8#define PMIC_DPCCDETFEINT0FIRQB    \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DPCCDETFEINT0FIRQBASK                         OP1
#define PMIC_PCCDETFEINT1FIRQBPI_TRAP_SHIFT           FT     7
#definePCCDETFCON
8#define PMIC_DPCCDETFEINT1FIRQB    \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DPCCDETFEINT1FIRQBASK                         OP3
#define PMIC_PCCDETFEINTFINFINVERSE_PI_TRAP_SHIFT            7
#definePCCDETFCON
8#define PMIC_DPCCDETFEINTFINFINVERSE_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINTFINFINVERSE_ASK                     41
#define PMICPCCDETFIRQBCLRBPI_TRAP_SHIFT           FT       7
#definePCCDETFCON
8#define PMIC_DPCCDETFIRQBCLRB    \
	MT6359_BUCK_VS1_OP_UCCCUUG1
#define PMIC_DPCCDETFIRQBCLRBASK                      _UUUUUU8#define PMIC_DPCCDETFEINT0FIRQBCLRBPI_TRAP_SHIFT           FT 7
#definePCCDETFCON
8#define PMIC_DPCCDETFEINT0FIRQBCLRB    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DPCCDETFEINT0FIRQBCLRBASK                      _
K_VS2_LP_ADDR  PCCDETFEINT1FIRQBCLRBPI_TRAP_SHIFT           FT 7
#definePCCDETFCON
8#define PMIC_DPCCDETFEINT1FIRQBCLRB    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DPCCDETFEINT1FIRQBCLRBASK                      _

#define PMIC_DPCCDETFEINTFMFPLUGFINFNUM_PI_TRAP_SHIFT         7
#definePCCDETFCON
8#define PMIC_DPCCDETFEINTFMFPLUGFINFNUM_    \
	MT6359_ CKBUCKG17#define PMIC_DPCCDETFEINT_MFPLUGFINFNUM_ASK                  
1
#define PMIC_PCCDETFDA_STABLE_PI_TRAP_SHIFT                  7
#definePCCDETFCON
9#define PMIC_DPCCDETFDA_STABLE_    \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DPCCDETFDA_STABLE_ASK                      _UUUUK_VS2_LP_ADDR  PCCDETFEINT0FENBATABLE_PI_TRAP_SHIFT            7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT0FENBATABLE_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT0FENBATABLE_ASK                     
#define PMIC_DPCCDETFEINT0FCMPENBATABLE_PI_TRAP_SHIFT         7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT0FCMPENBATABLE_    \
	MT6359_BUCK_VSG1
#define PMIC_DPCCDETFEINT0FCMPENBATABLE_ASK                  1
#define PMIC_PCCDETFEINT0FCMPMENBATABLE_PI_TRAP_SHIFT        7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT0FCMPMENBATABLE_    \
	MT6359_BUCK_VG1
#define PMIC_DPCCDETFEINT0FCMPMENBATABLE_ASK                 3
#define PMIC_PCCDETFEINT0FCTURBOBATABLE_PI_TRAP_SHIFT        7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT0FCTURBOBATABLE_    \
	MT6359_BUCK_VG1
#define PMIC_DPCCDETFEINT0FCTURBOBATABLE_ASK                 41
#define PMICPCCDETFEINT0FCENBATABLE_PI_TRAP_SHIFT           7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT0FCENBATABLE_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINT0FCENBATABLE_ASK                    5#define PMIC_DPCCDETFEINT1FENBATABLE_PI_TRAP_SHIFT            7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT1FENBATABLE_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT1FENBATABLE_ASK                     6#define PMIC_DPCCDETFEINT1FCMPENBATABLE_PI_TRAP_SHIFT         7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT1FCMPENBATABLE_    \
	MT6359_BUCK_VSG1
#define PMIC_DPCCDETFEINT1FCMPENBATABLE_ASK                  7#define PMIC_DPCCDETFEINT1FCMPMENBATABLE_PI_TRAP_SHIFT        7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT1FCMPMENBATABLE_    \
	MT6359_BUCK_VG1
#define PMIC_DPCCDETFEINT1FCMPMENBATABLE_ASK                 8#define PMIC_DPCCDETFEINT1FCTURBOBATABLE_PI_TRAP_SHIFT        7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT1FCTURBOBATABLE_    \
	MT6359_BUCK_VG1
#define PMIC_DPCCDETFEINT1FCTURBOBATABLE_ASK                 9#define PMIC_DPCCDETFEINT1FCENBATABLE_PI_TRAP_SHIFT           7
#definePCCDETFCON
9#define PMIC_DPCCDETFEINT1FCENBATABLE_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINT1FCENBATABLE_ASK                    
K_VS2_LP_ADDR  PCCDETFHWMODEFENBPI_TRAP_SHIFT           FT     7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFHWMODEFENB    \
	MT6359_BUCK_VS1_OPCUUUCG1
#define PMIC_DPCCDETFHWMODEFENBASK                      _UUUUK_VS2_LP_ADDR  PCCDETFHWMODEFAEL_PI_TRAP_SHIFT                 7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFHWMODEFAEL_    \
	MT6359_BUCK_VS1_OP_UCCG13
#define PMIC_PCCDETFHWMODEFAEL_ASK                      _UCC
#define PMIC_DPCCDETFPLUGFOUT_DETECTFPI_TRAP_SHIFT            7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFPLUGFOUT_DETECTF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFPLUGFOUT_DETECTFASK                     3
#define PMIC_PCCDETFEINT0FREVERSE_PI_TRAP_SHIFT              7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFEINT0FREVERSE_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DPCCDETFEINT0FREVERSE_ASK                      _41
#define PMICPCCDETFEINT1FREVERSE_PI_TRAP_SHIFT              7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFEINT1FREVERSE_    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DPCCDETFEINT1FREVERSE_ASK                      _5#define PMIC_DPCCDETFEINT_HWMODEFENBPI_TRAP_SHIFT           F 7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFEINTFHWMODEFENB    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DPCCDETFEINTFHWMODEFENBASK                      8#define PMIC_DPCCDETFEINTFPLUGFOUT_BYPASSFDEBBPI_TRAP_SHIFT   7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFEINTFPLUGFOUT_BYPASSFDEBB    \
	MT6359_BG1
#define PMIC_DPCCDETFEINTFPLUGFOUT_BYPASSFDEBBASK            9#define PMIC_DPCCDETFEINT_MFPLUGFINFENBPI_TRAP_SHIFT          7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFEINTFMFPLUGFINFENB    \
	MT6359_BUCK_VS1G1
#define PMIC_DPCCDETFEINTFMFPLUGFINFENBASK                   
K_VS2_LP_ADDR  PCCDETFEINTFMFHWMODEFENBPI_TRAP_SHIFT           7
#definePCCDETFCON1K_VS2_LP_ADDR  PCCDETFEINTFMFHWMODEFENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINTFMFHWMODEFENBASK                    

#define PMIC_DPCCDETFTESTFCMPENBPI_TRAP_SHIFT                 7
#definePCCDETFCON1
#define PMIC_DPCCDETFTESTFCMPENB    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFTESTFCMPENBASK                      _UCCG#define PMIC_DPCCDETFTESTFVTHENBPI_TRAP_SHIFT                 7
#definePCCDETFCON1
#define PMIC_DPCCDETFTESTFVTHENB    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFTESTFVTHENBASK                      _UCC
#define PMIC_DPCCDETFTESTFMBIASENBPI_TRAP_SHIFT           FT  7
#definePCCDETFCON1
#define PMIC_DPCCDETFTESTFMBIASENB    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DPCCDETFTESTFMBIASENBASK                      _U1
#define PMIC_PCCDETFEINTFTESTFENBPI_TRAP_SHIFT           FT  7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFENB    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DPCCDETFEINTFTESTFENBASK                      _U3
#define PMIC_PCCDETFEINTFTESTFINVENBPI_TRAP_SHIFT            7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFINVENB    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINTFTESTFINVENBASK                     41
#define PMICPCCDETFEINTFTESTFCMPENBPI_TRAP_SHIFT            7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFCMPENB    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINTFTESTFCMPENBASK                     5#define PMIC_DPCCDETFEINT_TESTFCMPMENBPI_TRAP_SHIFT           7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFCMPMENB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINTFTESTFCMPMENBASK                    6#define PMIC_DPCCDETFEINTFTESTFCTURBOBPI_TRAP_SHIFT           7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFCTURBOB    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINTFTESTFCTURBOBASK                    7#define PMIC_DPCCDETFEINT_TESTFCENBPI_TRAP_SHIFT           FT 7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFCENB    \
	MT6359_BUCK_VS1 CCSG1
#define PMIC_DPCCDETFEINTFTESTFCENBASK                      _8#define PMIC_DPCCDETFTESTFBBPI_TRAP_SHIFT  SHIFT           FT 7
#definePCCDETFCON1
#define PMIC_DPCCDETFTESTFBB    \
	MT6359_BUCK_VS1_OP_UCCUCUUG1
#define PMIC_DPCCDETFTESTFBBASK                         OP_UU9#define PMIC_DPCCDETFTESTFPBPI_TRAP_SHIFT  SHIFT           FT 7
#definePCCDETFCON1
#define PMIC_DPCCDETFTESTFA_MA  \
	MT6359_BUCK_VS1 CCS1_OP_P_G1
#define PMIC_DPCCDETFTESTFPBASK                         OP_UU
K_VS2_LP_ADDR  PCCDETFEINTFTESTFCMPOUT_PI_TRAP_SHIFT           7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFCMPOUT_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINTFTESTFCMPOUT_ASK                    

#define PMIC_DPCCDETFEINTFTESTFCMPMOUT_PI_TRAP_SHIFT          7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFCMPMOUT_    \
	MT6359_BUCK_VS1G1
#define PMIC_DPCCDETFEINTFTESTFCMPMOUT_ASK                   
1
#define PMIC_PCCDETFEINTFTESTFINVOUT_PI_TRAP_SHIFT           7
#definePCCDETFCON1
#define PMIC_DPCCDETFEINTFTESTFINVOUT_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINTFTESTFINVOUT_ASK                    
3
#define PMIC_PCCDETFCMPENBAEL_PI_TRAP_SHIFT                  7
#definePCCDETFCON11
#define PMIC_PCCDETFCMPENBAEL_    \
	MT6359_BUCK_VS1_OP_UCC1G1
#define PMIC_DPCCDETFCMPENBAEL_ASK                      _UCCCG#define PMIC_DPCCDETFVTHENBAEL_PI_TRAP_SHIFT                  7
#definePCCDETFCON11
#define PMIC_PCCDETFVTHENBAEL_    \
	MT6359_BUCK_VS1_OP_UCC1G1
#define PMIC_DPCCDETFVTHENBAEL_ASK                      _UCCC
#define PMIC_DPCCDETFMBIASENBAEL_PI_TRAP_SHIFT                7
#definePCCDETFCON11
#define PMIC_PCCDETFMBIASENBAEL_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFMBIASENBAEL_ASK                      _UC1
#define PMIC_PCCDETFEINTFENBAEL_PI_TRAP_SHIFT                7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFENBAEL_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFEINTFENBAEL_ASK                      _UC3
#define PMIC_PCCDETFEINTFINVENBAEL_PI_TRAP_SHIFT             7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFINVENBAEL_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DPCCDETFEINTFINVENBAEL_ASK                      41
#define PMICPCCDETFEINTFCMPENBAEL_PI_TRAP_SHIFT             7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFCMPENBAEL_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DPCCDETFEINTFCMPENBAEL_ASK                      5#define PMIC_DPCCDETFEINT_CMPMENBAEL_PI_TRAP_SHIFT            7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFCMPMENBAEL_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINTFCMPMENBAEL_ASK                     6#define PMIC_DPCCDETFEINT_CTURBOBAEL_PI_TRAP_SHIFT            7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFCTURBOBAEL_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINTFCTURBOBAEL_ASK                     7#define PMIC_DPCCDETFB_SEL_PI_TRAP_SHIFT                      7
#definePCCDETFCON11
#define PMIC_PCCDETFB_SEL_    \
	MT6359_BUCK_VS1_OP_UCCCC1_OG1
#define PMIC_DPCCDETFB_SEL_ASK                      _UCCCU UU9#define PMIC_DPCCDETFA_SEL_PI_TRAP_SHIFT                      7
#definePCCDETFCON11
#define PMIC_PCCDETFA_SEL_    \
	MT6359_BUCK_VS1_OP_UCCCC1_OG1
#define PMIC_DPCCDETFA_SEL_ASK                      _UCCCU UU
K_VS2_LP_ADDR  PCCDETFEINTFCMPOUT_AEL_PI_TRAP_SHIFT            7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFCMPOUT_AEL_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINTFCMPOUT_AEL_ASK                     

#define PMIC_DPCCDETFEINTFCMPMOUT_AEL_PI_TRAP_SHIFT           7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFCMPMOUT_AEL_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINTFCMPMOUT_AEL_ASK                    
1
#define PMIC_PCCDETFEINTFINVOUT_AEL_PI_TRAP_SHIFT            7
#definePCCDETFCON11
#define PMIC_PCCDETFEINTFINVOUT_AEL_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINTFINVOUT_AEL_ASK                     
3
#define PMIC_PCCDETFCMPENBAW_PI_TRAP_SHIFT                   7
#definePCCDETFCON13
#define PMIC_PCCDETFCMPENBAW_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DPCCDETFCMPENBAW_ASK                      _UCCCUG#define PMIC_DPCCDETFVTHENBAW_PI_TRAP_SHIFT                   7
#definePCCDETFCON13
#define PMIC_PCCDETFVTHENBAW_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DPCCDETFVTHENBAW_ASK                      _UCCCU
1
#define PMICPCCDETFMBIASENBAW_PI_TRAP_SHIFT                 7
#definePCCDETFCON13
#define PMIC_PCCDETFMBIASENBAW_    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFMBIASENBAW_ASK                      _UCC1
#define PMIC_PCCDETFEINT0FENBAW_PI_TRAP_SHIFT                7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT0FENBAW_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFEINT0FENBAW_ASK                      _UC3
#define PMIC_PCCDETFEINT0FINVENBAW_PI_TRAP_SHIFT             7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT0FINVENBAW_MA  \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DPCCDETFEINT0FINVENBAW_ASK                      41
#define PMICPCCDETFEINT0FCMPENBAW_PI_TRAP_SHIFT             7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT0FCMPENBAW_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DPCCDETFEINT0FCMPENBAW_ASK                      5#define PMIC_DPCCDETFEINT0FCMPMENBAW_PI_TRAP_SHIFT            7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT0FCMPMENBAW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT0FCMPMENBAW_ASK                     6#define PMIC_DPCCDETFEINT0FCTURBOBAW_PI_TRAP_SHIFT            7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT0FCTURBOBAW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT0FCTURBOBAW_ASK                     7#define PMIC_DPCCDETFEINT1FENBAW_PI_TRAP_SHIFT                7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT1FENBAW_    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFEINT1FENBAW_ASK                      _UC8#define PMIC_DPCCDETFEINT1FINVENBAW_PI_TRAP_SHIFT             7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT1FINVENBAW_MA  \
	MT6359_BUCK_VS1 CCG1
#define PMIC_DPCCDETFEINT1FINVENBAW_ASK                      9#define PMIC_DPCCDETFEINT1FCMPENBAW_PI_TRAP_SHIFT             7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT1FCMPENBAW_    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DPCCDETFEINT1FCMPENBAW_ASK                      
K_VS2_LP_ADDR  PCCDETFEINT1FCMPMENBAW_PI_TRAP_SHIFT            7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT1FCMPMENBAW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT1FCMPMENBAW_ASK                     

#define PMIC_DPCCDETFEINT1FCTURBOBAW_PI_TRAP_SHIFT            7
#definePCCDETFCON13
#define PMIC_PCCDETFEINT1FCTURBOBAW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT1FCTURBOBAW_ASK                     
1
#define PMIC_PCCDETFBBAW_PI_TRAP_SHIFT                       7
#definePCCDETFCON141
#define PMICPCCDETFBBAW_    \
	MT6359_BUCK_VS1_OP_UCCCCS1_OG1
#define PMIC_DPCCDETFBBAW_ASK                      _UCCCUS1_OG#define PMIC_DPCCDETFA_SW_PI_TRAP_SHIFT                       7
#definePCCDETFCON141
#define PMICPCCDETFABAW_    \
	MT6359_BUCK_VS1_OP_UCCCCS1_OG1
#define PMIC_DPCCDETFABAW_ASK                      _UCCCUS1_O
#define PMIC_DPCCDETFEINT0FCMPOUT_AW_PI_TRAP_SHIFT            7
#definePCCDETFCON141
#define PMICPCCDETFEINT0FCMPOUT_AW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT0FCMPOUT_AW_ASK                     1
#define PMIC_PCCDETFEINT0FCMPMOUT_AW_PI_TRAP_SHIFT           7
#definePCCDETFCON141
#define PMICPCCDETFEINT0FCMPMOUT_AW_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINT0FCMPMOUT_AW_ASK                    3
#define PMIC_PCCDETFEINT0FINVOUT_AW_PI_TRAP_SHIFT            7
#definePCCDETFCON141
#define PMICPCCDETFEINT0FINVOUT_AW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT0FINVOUT_AW_ASK                     41
#define PMICPCCDETFEINT1FCMPOUT_AW_PI_TRAP_SHIFT            7
#definePCCDETFCON141
#define PMICPCCDETFEINT1FCMPOUT_AW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT1FCMPOUT_AW_ASK                     5#define PMIC_DPCCDETFEINT1FCMPMOUT_AW_PI_TRAP_SHIFT           7
#definePCCDETFCON141
#define PMICPCCDETFEINT1FCMPMOUT_AW_    \
	MT6359_BUCK_VS1_G1
#define PMIC_DPCCDETFEINT1FCMPMOUT_AW_ASK                    6#define PMIC_DPCCDETFEINT1FINVOUT_AW_PI_TRAP_SHIFT            7
#definePCCDETFCON141
#define PMICPCCDETFEINT1FINVOUT_AW_    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT1FINVOUT_AW_ASK                     7#define PMIC_DPDCPUDPCCDETCMPOBBPI_TRAP_SHIFT  SHIFT          7
#definePCCDETFCON15#define PMIC_DPDCPUDPCCDETCMPOBB    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPDCPUDPCCDETCMPOBBASK                      _UCCG#define PMIC_DPDCPUDPCCDETCMPOPBPI_TRAP_SHIFT  SHIFT          7
#definePCCDETFCON15#define PMIC_DPDCPUDPCCDETCMPOA_MA  \
	MT6359_BUCK_VS1 CCS1_OG1
#define PMIC_DPDCPUDPCCDETCMPOPBASK                         O
#define PMIC_DPCCDETFCUR_INFPI_TRAP_SHIFT                     7
#definePCCDETFCON15#define PMIC_DPCCDETFCUR_INFMA  \
	MT6359_BUCK_VS1 CCS1_OP_P_G13
#define PMIC_PCCDETFCUR_INFASK                      _UUUUUUU1
#define PMIC_PCCDETFSAM_INFPI_TRAP_SHIFT                     7
#definePCCDETFCON15#define PMIC_DPCCDETFSAM_INF    \
	MT6359_BUCK_VS1 CCS1_OP_P_G13
#define PMIC_PCCDETFSAM_INFASK                      _UCCCCCC41
#define PMICPCCDETFMEM_INFPI_TRAP_SHIFT                     7
#definePCCDETFCON15#define PMIC_DPCCDETFMEM_INF    \
	MT6359_BUCK_VS1 CCS1_OP_P_G13
#define PMIC_PCCDETFMEM_INFASK                      _UCCCCCC6#define PMIC_DPCCDETFSTATE_PI_TRAP_SHIFT                      7
#definePCCDETFCON15#define PMIC_DPCCDETFSTATE_    \
	MT6359_BUCK_VS1_OP_UCCCC1_OG17#define PMIC_DPCCDETFSTATE_ASK                      _UCCCUS1_8#define PMIC_DDACPUDPCCDETMBIASCLKBPI_TRAP_SHIFT           FT 7
#definePCCDETFCON15#define PMIC_DDACPUDPCCDETMBIASCLKB    \
	MT6359_BUCK_VS1 CCSG1
#define PMIC_DDACPUDPCCDETMBIASCLKBASK                      _
2#define PMIC_DDACPUDPCCDETVTHCLKBPI_TRAP_SHIFT           FTFT 7
#definePCCDETFCON15#define PMIC_DDACPUDPCCDETVTHCLKB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DDACPUDPCCDETVTHCLKBASK                      _UC
3
#define PMIC_DACPUDPCCDETCMPCLKBPI_TRAP_SHIFT           FTFT 7
#definePCCDETFCON15#define PMIC_DDACPUDPCCDETCMPCLKB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DDACPUDPCCDETCMPCLKBASK                      _UC
4#define PMIC_DDACPUDPCCDETAUXADCSWCTRL_PI_TRAP_SHIFT          7
#definePCCDETFCON15#define PMIC_DDACPUDPCCDETAUXADCSWCTRL_    \
	MT6359_BUCK_VS1G1
#define PMIC_DDACPUDPCCDETAUXADCSWCTRL_ASK                   
5#define PMIC_DPDCEINT0CMPMOUT_PI_TRAP_SHIFT                   7
#definePCCDETFCON16#define PMIC_DPDCEINT0CMPMOUT_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DPDCEINT0CMPMOUT_ASK                      _UCCCUG#define PMIC_DPDCEINT0CMPOUT_PI_TRAP_SHIFT                    7
#definePCCDETFCON16#define PMIC_DPDCEINT0CMPOUT_    \
	MT6359_BUCK_VS1_OP_UCCCCCG1
#define PMIC_DPDCEINT0CMPOUT_ASK                      _UCCCUO
#define PMIC_DPCCDETFEINT0FCUR_INFPI_TRAP_SHIFT               7
#definePCCDETFCON16#define PMIC_DPCCDETFEINT0FCUR_INF    \
	MT6359_BUCK_VS1 CCS1G13
#define PMIC_PCCDETFEINT0FCUR_INFASK                      _U1
#define PMIC_PCCDETFEINT0FSAM_INFPI_TRAP_SHIFT               7
#definePCCDETFCON16#define PMIC_DPCCDETFEINT0FSAM_INF    \
	MT6359_BUCK_VS1 CCS1G13
#define PMIC_PCCDETFEINT0FSAM_INFASK                      _U41
#define PMICPCCDETFEINT0FMEM_INFPI_TRAP_SHIFT               7
#definePCCDETFCON16#define PMIC_DPCCDETFEINT0FMEM_INF    \
	MT6359_BUCK_VS1 CCS1G13
#define PMIC_PCCDETFEINT0FMEM_INFASK                      _U6#define PMIC_DPCCDETFEINT0FSTATE_PI_TRAP_SHIFT                7
#definePCCDETFCON16#define PMIC_DPCCDETFEINT0FSTATE_    \
	MT6359_BUCK_VS1_OP_UCG17#define PMIC_DPCCDETFEINT0FSTATE_ASK                      _UC8#define PMIC_DDACEINT0CMPENBPI_TRAP_SHIFT           FT        7
#definePCCDETFCON16#define PMIC_DDACEINT0CMPENBMA  \
	MT6359_BUCK_VS1 CCS1_OP_P_G1
#define PMIC_DDACEINT0CMPENBASK                         OP_UU
3
#define PMIC_DACEINT0CMPMENBPI_TRAP_SHIFT           FT       7
#definePCCDETFCON16#define PMIC_DDACEINT0CMPMENB    \
	MT6359_BUCK_VS1_CS1_OP_P_G1
#define PMIC_DDACEINT0CMPMENBASK                        OP_UU
4#define PMIC_DDACEINT0CTURBOBPI_TRAP_SHIFT           FT       7
#definePCCDETFCON16#define PMIC_DDACEINT0CTURBOB    \
	MT6359_BUCK_VS1_CS1_OP_P_G1
#define PMIC_DDACEINT0CTURBOBASK                        OP_UU
5#define PMIC_DPDCEINT1CMPMOUT_PI_TRAP_SHIFT                   7
#definePCCDETFCON17#define PMIC_DPDCEINT1CMPMOUT_    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DPDCEINT1CMPMOUT_ASK                      _UCCCUG#define PMIC_DPDCEINT1CMPOUT_PI_TRAP_SHIFT                    7
#definePCCDETFCON17#define PMIC_DPDCEINT1CMPOUT_    \
	MT6359_BUCK_VS1_OP_UCCCCCG1
#define PMIC_DPDCEINT1CMPOUT_ASK                      _UCCCUO
#define PMIC_DPCCDETFEINT1FCUR_INFPI_TRAP_SHIFT               7
#definePCCDETFCON17#define PMIC_DPCCDETFEINT1FCUR_INF    \
	MT6359_BUCK_VS1 CCS1G13
#define PMIC_PCCDETFEINT1FCUR_INFASK                      _U1
#define PMIC_PCCDETFEINT1FSAM_INFPI_TRAP_SHIFT               7
#definePCCDETFCON17#define PMIC_DPCCDETFEINT1FSAM_INF    \
	MT6359_BUCK_VS1 CCS1G13
#define PMIC_PCCDETFEINT1FSAM_INFASK                      _U41
#define PMICPCCDETFEINT1FMEM_INFPI_TRAP_SHIFT               7
#definePCCDETFCON17#define PMIC_DPCCDETFEINT1FMEM_INF    \
	MT6359_BUCK_VS1 CCS1G13
#define PMIC_PCCDETFEINT1FMEM_INFASK                      _U6#define PMIC_DPCCDETFEINT1FSTATE_PI_TRAP_SHIFT                7
#definePCCDETFCON17#define PMIC_DPCCDETFEINT1FSTATE_    \
	MT6359_BUCK_VS1_OP_UCG17#define PMIC_DPCCDETFEINT1FSTATE_ASK                      _UC8#define PMIC_DDACEINT1CMPENBPI_TRAP_SHIFT           FT        7
#definePCCDETFCON17#define PMIC_DDACEINT1CMPENBMA  \
	MT6359_BUCK_VS1 CCS1_OP_P_G1
#define PMIC_DDACEINT1CMPENBASK                         OP_UU
3
#define PMIC_DACEINT1CMPMENBPI_TRAP_SHIFT           FT       7
#definePCCDETFCON17#define PMIC_DDACEINT1CMPMENB    \
	MT6359_BUCK_VS1_CS1_OP_P_G1
#define PMIC_DDACEINT1CMPMENBASK                        OP_UU
4#define PMIC_DDACEINT1CTURBOBPI_TRAP_SHIFT           FT       7
#definePCCDETFCON17#define PMIC_DDACEINT1CTURBOB    \
	MT6359_BUCK_VS1_CS1_OP_P_G1
#define PMIC_DDACEINT1CTURBOBASK                        OP_UU
5#define PMIC_DPDCEINT0INVOUT_PI_TRAP_SHIFT           FT       7
#definePCCDETFCON18#define PMIC_DPDCEINT0INVOUT_    \
	MT6359_BUCK_VS1_OP_UCCCCCG1
#define PMIC_DPDCEINT0INVOUT_ASK                    OP_UCCCCCG#define PMIC_DPCCDETFEINT0FINVERTERFCUR_INFPI_TRAP_SHIFT      7
#definePCCDETFCON18#define PMIC_DPCCDETFEINT0FINVERTERFCUR_INF    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT0FINVERTERFCUR_INFASK               
#define PMIC_DPCCDETFEINT0FINVERTERFSAM_INFPI_TRAP_SHIFT      7
#definePCCDETFCON18#define PMIC_DPCCDETFEINT0FINVERTERFSAM_INF    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT0FINVERTERFSAM_INFASK               1
#define PMIC_PCCDETFEINT0FINVERTERFMEM_INFPI_TRAP_SHIFT      7
#definePCCDETFCON18#define PMIC_DPCCDETFEINT0FINVERTERFMEM_INF    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT0FINVERTERFMEM_INFASK               3
#define PMIC_PCCDETFEINT0FINVERTERFSTATE_PI_TRAP_SHIFT       7
#definePCCDETFCON18#define PMIC_DPCCDETFEINT0FINVERTERFSTATE_    \
	MT6359_BUCK_G17#define PMIC_DPCCDETFEINT0FINVERTERFSTATE_ASK                8#define PMIC_DDACEINT0ENBPI_TRAP_SHIFT           FT           7
#definePCCDETFCON18#define PMIC_DDACEINT0ENB    \
	MT6359_BUCK_VS1_OP_UCCCUUCCUUG1
#define PMIC_DDACEINT0ENBASK                         OP_UUUUU
2#define PMIC_DDACEINT0INVENBPI_TRAP_SHIFT           FT        7
#definePCCDETFCON18#define PMIC_DDACEINT0INVENB    \
	MT6359_BUCK_VS1_OCCCUUCCUUG1
#define PMIC_DDACEINT0INVENBASK                      OP_UUUUU
3
#define PMIC_DACEINT0CENBPI_TRAP_SHIFT           FT          7
#definePCCDETFCON18#define PMIC_DDACEINT0CENB    \
	MT6359_BUCK_VS1 CCSCCCUUCCUUG1
#define PMIC_DDACEINT0CENBASK                      _ OP_UUUUU
41
#define PMICPDCEINT1INVOUT_PI_TRAP_SHIFT           FT       7
#definePCCDETFCON19#define PMIC_DPDCEINT1INVOUT_    \
	MT6359_BUCK_VS1_OP_UCCCCCG1
#define PMIC_DPDCEINT1INVOUT_ASK                    OP_UCCCCCG#define PMIC_DPCCDETFEINT1FINVERTERFCUR_INFPI_TRAP_SHIFT      7
#definePCCDETFCON19#define PMIC_DPCCDETFEINT1FINVERTERFCUR_INF    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT1FINVERTERFCUR_INFASK               
#define PMIC_DPCCDETFEINT1FINVERTERFSAM_INFPI_TRAP_SHIFT      7
#definePCCDETFCON19#define PMIC_DPCCDETFEINT1FINVERTERFSAM_INF    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT1FINVERTERFSAM_INFASK               1
#define PMIC_PCCDETFEINT1FINVERTERFMEM_INFPI_TRAP_SHIFT      7
#definePCCDETFCON19#define PMIC_DPCCDETFEINT1FINVERTERFMEM_INF    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT1FINVERTERFMEM_INFASK               3
#define PMIC_PCCDETFEINT1FINVERTERFSTATE_PI_TRAP_SHIFT       7
#definePCCDETFCON19#define PMIC_DPCCDETFEINT1FINVERTERFSTATE_    \
	MT6359_BUCK_G17#define PMIC_DPCCDETFEINT1FINVERTERFSTATE_ASK                8#define PMIC_DDACEINT1ENBPI_TRAP_SHIFT           FT           7
#definePCCDETFCON19#define PMIC_DDACEINT1ENB    \
	MT6359_BUCK_VS1_OP_UCCCUUCCUUG1
#define PMIC_DDACEINT1ENBASK                         OP_UUUUU
2#define PMIC_DDACEINT1INVENBPI_TRAP_SHIFT           FT        7
#definePCCDETFCON19#define PMIC_DDACEINT1INVENB    \
	MT6359_BUCK_VS1_OCCCUUCCUUG1
#define PMIC_DDACEINT1INVENBASK                      OP_UUUUU
3
#define PMIC_DACEINT1CENBPI_TRAP_SHIFT           FT          7
#definePCCDETFCON19#define PMIC_DDACEINT1CENB    \
	MT6359_BUCK_VS1 CCSCCCUUCCUUG1
#define PMIC_DDACEINT1CENBASK                      _ OP_UUUUU
41
#define PMICPCCDETFENBPI_TRAP_SHIFT           FT            7
#definePCCDETFCON3G#define PMIC_DPCCDETFENB    \
	MT6359_BUCK_VS1_OP_UCCCUUCCUUKG1
#define PMIC_DPCCDETFENBASK                         OP_UUUUUUK_VS2_LP_ADDR  PCCDETFEINT0FENBPI_TRAP_SHIFT                   7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT0FENB    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DPCCDETFEINT0FENBASK                      _UCCCU
1
#define PMICPCCDETFEINT1FENBPI_TRAP_SHIFT                   7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT1FENB    \
	MT6359_BUCK_VS1_OP_UCCCCG1
#define PMIC_DPCCDETFEINT1FENBASK                      _UCCCU1
#define PMIC_PCCDETFEINT0FMFENBPI_TRAP_SHIFT                 7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT0FMFENB    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFEINT0FMFENBASK                      _UCC3
#define PMIC_PCCDETFEINT0FDETECTF OISTURE_PI_TRAP_SHIFT      7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT0FDETECTF OISTURE_    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT0FDETECTF OISTURE_ASK               41
#define PMICPCCDETFEINT0FPLUGFINFPI_TRAP_SHIFT           FT 7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT0FPLUGFINF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DPCCDETFEINT0FPLUGFINFASK                      _5#define PMIC_DPCCDETFEINT0FMFPLUGFINFPI_TRAP_SHIFT            7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT0FMFPLUGFINF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT0FMFPLUGFINFASK                     6#define PMIC_DPCCDETFEINT1FMFENBPI_TRAP_SHIFT                 7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT1FMFENB    \
	MT6359_BUCK_VS1_OP_UCCG1
#define PMIC_DPCCDETFEINT1FMFENBASK                      _UCC7#define PMIC_DPCCDETFEINT1FDETECTF OISTURE_PI_TRAP_SHIFT      7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT1FDETECTF OISTURE_    \
	MT6359_BUCKG1
#define PMIC_DPCCDETFEINT1FDETECTF OISTURE_ASK               8#define PMIC_DPCCDETFEINT1FPLUGFINFPI_TRAP_SHIFT           FT 7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT1FPLUGFINF    \
	MT6359_BUCK_VS1_OP_G1
#define PMIC_DPCCDETFEINT1FPLUGFINFASK                      _9#define PMIC_DPCCDETFEINT1FMFPLUGFINFPI_TRAP_SHIFT            7
#definePCCDETFCON3G#define PMIC_DPCCDETFEINT1FMFPLUGFINF    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DPCCDETFEINT1FMFPLUGFINFASK                     
K_VS2_LP_ADDR  PCCDETFCUR_DEBBPI_TRAP_SHIFT  _SHIFT            7
#definePCCDETFCON3
#define PMIC_DPCCDETFCUR_DEBB    \
	MT6359_BMT6359_BUCK_VS1_OG1FFFF
#define PMIC_PCCDETFCUR_DEBBASK                    OP_UCCCCCG#define PMIC_DPCCDETFEINT0FCUR_DEBBPI_TRAP_SHIFT  _SHIFT      7
#definePCCDETFCON31
#define PMIC_PCCDETFEINT0FCUR_DEBB    \
	MT6359_BMT6359_BUCKG17FFF
#define PMIC_PCCDETFEINT0FCUR_DEBBASK                    OP_K_VS2_LP_ADDR  PCCDETFEINT1FCUR_DEBBPI_TRAP_SHIFT  _SHIFT      7
#definePCCDETFCON33
#define PMIC_PCCDETFEINT1FCUR_DEBB    \
	MT6359_BMT6359_BUCKG17FFF
#define PMIC_PCCDETFEINT1FCUR_DEBBASK                    OP_K_VS2_LP_ADDR  PCCDETFEINT0FINVERTERFCUR_DEBBPI_TRAP_SHIFT  _S 7
#definePCCDETFCON341
#define PMICPCCDETFEINT0FINVERTERFCUR_DEBB    \
	MT6359_BMTG17FFF
#define PMIC_PCCDETFEINT0FINVERTERFCUR_DEBBASK              G#define PMIC_DPCCDETFEINT1FINVERTERFCUR_DEBBPI_TRAP_SHIFT  _S 7
#definePCCDETFCON35#define PMIC_DPCCDETFEINT1FINVERTERFCUR_DEBB    \
	MT6359_BMTG17FFF
#define PMIC_PCCDETFEINT1FINVERTERFCUR_DEBBASK              G#define PMIC_DPDCPUDPCCDETCMPOBB ONBPI_TRAP_SHIFT           F 7
#definePCCDETFCON36#define PMIC_DPDCPUDPCCDETCMPOBB ONB    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DPDCPUDPCCDETCMPOBB ONBASK                    OPG#define PMIC_DPDCPUDPCCDETCMPOPB ONBPI_TRAP_SHIFT           F 7
#definePCCDETFCON36#define PMIC_DPDCPUDPCCDETCMPOAB ONB    \
	MT6359_BUCK_VS1_OPG1
#define PMIC_DPDCPUDPCCDETCMPOAB ONBASK                    OP
#define PMIC_DPDCEINT0CMPMOUT_ ONBPI_TRAP_SHIFT           F F 7
#definePCCDETFCON36#define PMIC_DPDCEINT0CMPMOUT_ ONB    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DPDCEINT0CMPMOUT_ ONBASK                      _U1
#define PMIC_PDCEINT0CMPOUT_ ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON36#define PMIC_DPDCEINT0CMPOUT_ ONB    \
	MT6359_BUCK_VS1 CCS1CG1
#define PMIC_DPDCEINT0CMPOUT_ ONBASK                      _UC3
#define PMIC_PDCEINT0INVOUT_ ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON36#define PMIC_DPDCEINT0INVOUT_ ONB    \
	MT6359_BUCK_VS1 CCS1CG1
#define PMIC_DPDCEINT0INVOUT_ ONBASK                      _UC41
#define PMICPDCEINT1CMPMOUT_ ONBPI_TRAP_SHIFT           F F 7
#definePCCDETFCON36#define PMIC_DPDCEINT1CMPMOUT_ ONB    \
	MT6359_BUCK_VS1 CCS1G1
#define PMIC_DPDCEINT1CMPMOUT_ ONBASK                      _U5#define PMIC_DPDCEINT1CMPOUT_ ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON36#define PMIC_DPDCEINT1CMPOUT_ ONB    \
	MT6359_BUCK_VS1 CCS1CG1
#define PMIC_DPDCEINT1CMPOUT_ ONBASK                      _UC6#define PMIC_DPDCEINT1INVOUT_ ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON36#define PMIC_DPDCEINT1INVOUT_ ONB    \
	MT6359_BUCK_VS1 CCS1CG1
#define PMIC_DPDCEINT1INVOUT_ ONBASK                      _UC7#define PMIC_DDACPUDPCCDETCMPCLKB ONBPI_TRAP_SHIFT            7
#definePCCDETFCON37#define PMIC_DDACPUDPCCDETCMPCLKB ONB    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDACPUDPCCDETCMPCLKB ONBASK                     0#define PMIC_DDACPUDPCCDETVTHCLKB ONBPI_TRAP_SHIFT            7
#definePCCDETFCON37#define PMIC_DDACPUDPCCDETVTHCLKB ONB    \
	MT6359_BUCK_VS1_OG1
#define PMIC_DDACPUDPCCDETVTHCLKB ONBASK                     
#define PMIC_DDACPUDPCCDETMBIASCLKB ONBPI_TRAP_SHIFT          7
#definePCCDETFCON37#define PMIC_DDACPUDPCCDETMBIASCLKB ONB    \
	MT6359_BUCK_VS1G1
#define PMIC_DDACPUDPCCDETMBIASCLKB ONBASK                   2#define PMIC_DDACPUDPCCDETAUXADCSWCTRL_ ONBPI_TRAP_SHIFT      7
#definePCCDETFCON37#define PMIC_DDACPUDPCCDETAUXADCSWCTRL_ ONB    \
	MT6359_BUCKG1
#define PMIC_DDACPUDPCCDETAUXADCSWCTRL_ ONBASK               3
#define PMIC_DACEINT0CTURBOB ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON38#define PMIC_DDACEINT0CTURBOB ONB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DDACEINT0CTURBOB ONBASK                      _UC0#define PMIC_DDACEINT0CMPMENB ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON38#define PMIC_DDACEINT0CMPMENB ONB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DDACEINT0CMPMENB ONBASK                      _UC
#define PMIC_DDACEINT0CMPENB ONBPI_TRAP_SHIFT           F FFF 7
#definePCCDETFCON38#define PMIC_DDACEINT0CMPENB ONB    \
	MT6359_BUCK_VS1 CCS1__G1
#define PMIC_DDACEINT0CMPENB ONBASK                      _UC 2#define PMIC_DDACEINT0INVENB ONBPI_TRAP_SHIFT           F FFF 7
#definePCCDETFCON38#define PMIC_DDACEINT0INVENB ONB    \
	MT6359_BUCK_VS1 CCS1__G1
#define PMIC_DDACEINT0INVENB ONBASK                      _UCC3
#define PMIC_DACEINT0CENB ONBPI_TRAP_SHIFT           F FFFFF 7
#definePCCDETFCON38#define PMIC_DDACEINT0CENB ONB    \
	MT6359_BUCK_VS1 CCS1__UUG1
#define PMIC_DDACEINT0CENB ONBASK                      _UCCUC41
#define PMICDACEINT0ENB ONBPI_TRAP_SHIFT           F FFFFFF 7
#definePCCDETFCON38#define PMIC_DDACEINT0ENB ONB    \
	MT6359_BUCK_VS1 CCS1__UUUG1
#define PMIC_DDACEINT0ENB ONBASK                      _UCCUCU5#define PMIC_DDACEINT1CTURBOB ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON38#define PMIC_DDACEINT1CTURBOB ONB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DDACEINT1CTURBOB ONBASK                      _UC8#define PMIC_DDACEINT1CMPMENB ONBPI_TRAP_SHIFT           F FF 7
#definePCCDETFCON38#define PMIC_DDACEINT1CMPMENB ONB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DDACEINT1CMPMENB ONBASK                      _UC9#define PMIC_DDACEINT1CMPENB ONBPI_TRAP_SHIFT           F FFF 7
#definePCCDETFCON38#define PMIC_DDACEINT1CMPENB ONB    \
	MT6359_BUCK_VS1 CCS1__G1
#define PMIC_DDACEINT1CMPENB ONBASK                      _UC 
K_VS2_LP_ADDR  DACEINT1INVENB ONBPI_TRAP_SHIFT           F FFF 7
#definePCCDETFCON38#define PMIC_DDACEINT1INVENB ONB    \
	MT6359_BUCK_VS1 CCS1__G1
#define PMIC_DDACEINT1INVENB ONBASK                      _UCC

#define PMIC_DDACEINT1CENB ONBPI_TRAP_SHIFT           F FFFFF 7
#definePCCDETFCON38#define PMIC_DDACEINT1CENB ONB    \
	MT6359_BUCK_VS1 CCS1__UUG1
#define PMIC_DDACEINT1CENB ONBASK                      _UCCUC
2#define PMIC_DDACEINT1ENB ONBPI_TRAP_SHIFT           F FFFFFF 7
#definePCCDETFCON38#define PMIC_DDACEINT1ENB ONB    \
	MT6359_BUCK_VS1 CCS1__UUUG1
#define PMIC_DDACEINT1ENB ONBASK                      _UCCUCU
3
#define PMIC_PCCDETFEINT0FMFPLUGFINFCOUNT_PI_TRAP_SHIFT      7
#definePCCDETFCON39#define PMIC_DPCCDETFEINT0FMFPLUGFINFCOUNT_    \
	MT6359_BUCKG17#define PMIC_DPCCDETFEINT0FMFPLUGFINFCOUNT_ASK               G#define PMIC_DPCCDETFEINT1FMFPLUGFINFCOUNT_PI_TRAP_SHIFT      7
#definePCCDETFCON39#define PMIC_DPCCDETFEINT1FMFPLUGFINFCOUNT_    \
	MT6359_BUCKG17#define PMIC_DPCCDETFEINT1FMFPLUGFINFCOUNT_ASK               41
#define PMICPCCDETF ONBFLAGFENBPI_TRAP_SHIFT                7
#definePCCDETFCON4G#define PMIC_DPCCDETF ONBFLAGFENB    \
	MT6359_BUCK_VS1 CCS1_G1
#define PMIC_DPCCDETFMONBFLAGFENBASK                      _UC0#define PMIC_DPCCDETFMONBFLAGFSEL_PI_TRAP_SHIFT               7
#definePCCDETFCON4G#define PMIC_DPCCDETF ONBFLAGFSEL_    \
	MT6359_BUCK_VS1_OP_U0xF
#define PMIC_PCCDETF ONBFLAGFSEL_ASK                      _U41
enum PMUBFLAGS_LIST {
	PMIC_TOP0_ANA_ID,
	PMIC_TOP0_DIG_ID,
	PMIC_TOP0_ANA_MINORFREV,
	PMIC_TOP0_ANA_MAJORFREV,
	PMIC_TOP0_DIG_MINORFREV,
	PMIC_TOP0_DIG_MAJORFREV,
	PMIC_TOP0_DSNFCBS,
	PMIC_TOP0_DSNFBIX,
	PMIC_TOP0_DSNFESP,
	PMIC_TOP0_DSNFFPI,
	PMIC_HWCID,
	PMIC_SWCID,
	PMIC_STS_PWRKEY,
	PMIC_STS_RTCA,
	PMIC_STS_CHRIN,
	PMIC_STS_SPAR,
	PMIC_STS_RBOOT,
	PMIC_STS_UVLO,
	PMIC_STS_PGFAIL,
	PMIC_STS_PSOC,
	PMIC_STS_THRDN,
	PMIC_STS_WRST,
	PMIC_STS_CRST,
	PMIC_STS_PKEYLP,
	PMIC_STS_NORMOFF,
	PMIC_STS_BWDT,
	PMIC_STS_DDLO,
	PMIC_STS_WDT,
	PMIC_STS_PUPSRC,
	PMIC_STS_KEYPWR,
	PMIC_STS_PKSP,
	PMIC_STS_OVLO,
	PMIC_RG_POFFSTS_CLR,
	PMIC_RG_PONSTS_CLR,
	PMIC_VM18_PG_DEB,
	PMIC_VIO18_PG_DEB,
	PMIC_VUFS_PG_DEB,
	PMIC_VBBCK_PG_DEB,
	PMIC_VRFCK_PG_DEB,
	PMIC_VS1_PG_DEB,
	PMIC_VA12_PG_DEB,
	PMIC_VA09_PG_DEB,
	PMIC_VS2_PG_DEB,
	PMIC_VMODEM_PG_DEB,
	PMIC_VPU_PG_DEB,
	PMIC_VGPU12_PG_DEB,
	PMIC_VGPU11_PG_DEB,
	PMIC_VCORE_PG_DEB,
	PMIC_VAUX18_PG_DEB,
	PMIC_VXO22_PG_DEB,
	PMIC_RSV_PG_DEB,
	PMIC_VRF12_PG_DEB,
	PMIC_VRF18_PG_DEB,
	PMIC_VUSB_PG_DEB,
	PMIC_VAUD18_PG_DEB,
	PMIC_VSRAM_PROC1_PG_DEB,
	PMIC_VPROC1_PG_DEB,
	PMIC_VSRAM_PROC2_PG_DEB,
	PMIC_VPROC2_PG_DEB,
	PMIC_VSRAM_MD_PG_DEB,
	PMIC_VSRAM_OTHERS_PG_DEB,
	PMIC_VEMC_PG_DEB,
	PMIC_EXT_PMIC_PG_DEB,
	PMIC_STRUP_VM18_PG_STATUS,
	PMIC_STRUP_VIO18_PG_STATUS,
	PMIC_STRUP_VUFS_PG_STATUS,
	PMIC_STRUP_VBBCK_PG_STATUS,
	PMIC_STRUP_VRFCK_PG_STATUS,
	PMIC_STRUP_VS1_PG_STATUS,
	PMIC_STRUP_VA12_PG_STATUS,
	PMIC_STRUP_VA09_PG_STATUS,
	PMIC_STRUP_VS2_PG_STATUS,
	PMIC_STRUP_VMODEM_PG_STATUS,
	PMIC_STRUP_VPU_PG_STATUS,
	PMIC_STRUP_VGPU12_PG_STATUS,
	PMIC_STRUP_VGPU11_PG_STATUS,
	PMIC_STRUP_VCORE_PG_STATUS,
	PMIC_STRUP_VAUX18_PG_STATUS,
	PMIC_STRUP_VXO22_PG_STATUS,
	PMIC_STRUP_RSV_PG_STATUS,
	PMIC_STRUP_VRF12_PG_STATUS,
	PMIC_STRUP_VRF18_PG_STATUS,
	PMIC_STRUP_VUSB_PG_STATUS,
	PMIC_STRUP_VAUD18_PG_STATUS,
	PMIC_STRUP_VSRAM_PROC1_PG_STATUS,
	PMIC_STRUP_VPROC1_PG_STATUS,
	PMIC_STRUP_VSRAM_PROC2_PG_STATUS,
	PMIC_STRUP_VPROC2_PG_STATUS,
	PMIC_STRUP_VSRAM_MD_PG_STATUS,
	PMIC_STRUP_VSRAM_OTHERS_PG_STATUS,
	PMIC_STRUP_VEMC_PG_STATUS,
	PMIC_STRUP_EXT_PMIC_PG_STATUS,
	PMIC_STRUP_VM18_OC_STATUS,
	PMIC_STRUP_VIO18_OC_STATUS,
	PMIC_STRUP_VUFS_OC_STATUS,
	PMIC_STRUP_VBBCK_OC_STATUS,
	PMIC_STRUP_VRFCK_OC_STATUS,
	PMIC_STRUP_VS1_OC_STATUS,
	PMIC_STRUP_VA12_OC_STATUS,
	PMIC_STRUP_VA09_OC_STATUS,
	PMIC_STRUP_VS2_OC_STATUS,
	PMIC_STRUP_VMODEM_OC_STATUS,
	PMIC_STRUP_VPU_OC_STATUS,
	PMIC_STRUP_VGPU12_OC_STATUS,
	PMIC_STRUP_VGPU11_OC_STATUS,
	PMIC_STRUP_VCORE_OC_STATUS,
	PMIC_STRUP_VAUX18_OC_STATUS,
	PMIC_STRUP_VXO22_OC_STATUS,
	PMIC_STRUP_RSV_OC_STATUS,
	PMIC_STRUP_VRF12_OC_STATUS,
	PMIC_STRUP_VRF18_OC_STATUS,
	PMIC_STRUP_VUSB_OC_STATUS,
	PMIC_STRUP_VAUD18_OC_STATUS,
	PMIC_STRUP_VSRAM_PROC1_OC_STATUS,
	PMIC_STRUP_VPROC1_OC_STATUS,
	PMIC_STRUP_VSRAM_PROC2_OC_STATUS,
	PMIC_STRUP_VPROC2_OC_STATUS,
	PMIC_STRUP_VSRAM_MD_OC_STATUS,
	PMIC_STRUP_VSRAM_OTHERS_OC_STATUS,
	PMIC_STRUP_VEMC_OC_STATUS,
	PMIC_PMUBTHERMAL_DEB,
	PMIC_STRUP_THERMAL_STATUS,
	PMIC_RG_SRCLKENBIN0FEN,
	PMIC_RG_SRCLKENBIN0FHW_MODE,
	PMIC_RG_SRCLKENBIN1FEN,
	PMIC_RG_SRCLKENBIN1FHW_MODE,
	PMIC_RG_SRCLKENBIN_SYNCFEN,
	PMIC_RG_OSCFENBPUTO_OFF,
	PMIC_TESTFOUT,
	PMIC_RG_ ONBFLAGFSEL,
	PMIC_RG_ ONBGRPFSEL,
	PMIC_RG_NANDTREE_MODE,
	PMIC_RG_TESTFPUXADC,
	PMIC_RG_EFUSE_MODE,
	PMIC_RG_TESTFSTRUP,
	PMIC_TESTMODEFSW,
	PMIC_PMUBTESTFMODEFSCAN,
	PMIC_PWRKEY_DEB,
	PMIC_CHRDETFDEB,
	PMIC_HOMEKEY_DEB,
	PMIC_RG_PMUBTDSEL,
	PMIC_RG_SPIBTDSEL,
	PMIC_RG_AUDBTDSEL,
	PMIC_RG_E32CAL_TDSEL,
	PMIC_RG_PMUBRDSEL,
	PMIC_RG_SPIBRDSEL,
	PMIC_RG_AUDBRDSEL,
	PMIC_RG_E32CAL_RDSEL,
	PMIC_RG_SMT_WDTRSTB_IN,
	PMIC_RG_SMT_SRCLKENBIN0,
	PMIC_RG_SMT_SRCLKENBIN1,
	PMIC_RG_SMT_RTC_32K1V8_0,
	PMIC_RG_SMT_RTC_32K1V8_1,
	PMIC_RG_SMT_HOMEKEY,
	PMIC_RG_SMT_SCP_VREQ_VAO,
	PMIC_RG_SMT_SPIBCLK,
	PMIC_RG_SMT_SPIBCSN,
	PMIC_RG_SMT_SPIBMOSI,
	PMIC_RG_SMT_SPIBMISO,
	PMIC_RG_SMT_AUDBCLKB OSI,
	PMIC_RG_SMT_AUDBDATB OSI0,
	PMIC_RG_SMT_AUDBDATB OSI1,
	PMIC_RG_SMT_AUDBDATB OSI2,
	PMIC_RG_SMT_AUDBSYNCF OSI,
	PMIC_RG_SMT_AUDBNLEB OSI0,
	PMIC_RG_SMT_AUDBNLEB OSI1,
	PMIC_RG_SMT_AUDBDATB ISO0,
	PMIC_RG_SMT_AUDBDATB ISO1,
	PMIC_RG_SMT_AUDBDATB ISO2,
	PMIC_RG_TOP_RSV0,
	PMIC_RG_TOP_RSV1,
	PMIC_RG_OCTL_SRCLKENBIN0,
	PMIC_RG_OCTL_SRCLKENBIN1,
	PMIC_RG_OCTL_RTC_32K1V8_0,
	PMIC_RG_OCTL_RTC_32K1V8_1,
	PMIC_RG_OCTL_SPIBCLK,
	PMIC_RG_OCTL_SPIBCSN,
	PMIC_RG_OCTL_SPIB OSI,
	PMIC_RG_OCTL_SPIB ISO,
	PMIC_RG_OCTL_AUDBCLKB OSI,
	PMIC_RG_OCTL_AUDBDATB OSI0,
	PMIC_RG_OCTL_AUDBDATB OSI1,
	PMIC_RG_OCTL_AUDBDATB OSI2,
	PMIC_RG_OCTL_AUDBSYNCF OSI,
	PMIC_RG_OCTL_AUDBNLEB OSI0,
	PMIC_RG_OCTL_AUDBNLEB OSI1,
	PMIC_RG_OCTL_AUDBDATB ISO0,
	PMIC_RG_OCTL_AUDBDATB ISO1,
	PMIC_RG_OCTL_AUDBDATB ISO2,
	PMIC_RG_OCTL_HOMEKEY,
	PMIC_RG_OCTL_SCP_VREQ_VAO,
	PMIC_RG_SRCLKENBIN0FFILTERFEN,
	PMIC_RG_SRCLKENBIN1FFILTERFEN,
	PMIC_RG_RTC32K_1V8_0FFILTERFEN,
	PMIC_RG_RTC32K_1V8_1FFILTERFEN,
	PMIC_RG_SPIBCLKFFILTERFEN,
	PMIC_RG_SPIBCSNFFILTERFEN,
	PMIC_RG_SPIB OSIFFILTERFEN,
	PMIC_RG_SPIB ISOFFILTERFEN,
	PMIC_RG_AUDBCLKB OSIFFILTERFEN,
	PMIC_RG_AUDBDATB OSI0FFILTERFEN,
	PMIC_RG_AUDBDATB OSI1FFILTERFEN,
	PMIC_RG_AUDBDATB OSI2FFILTERFEN,
	PMIC_RG_AUDBSYNCF OSIFFILTERFEN,
	PMIC_RG_AUDBDATB ISO0FFILTERFEN,
	PMIC_RG_AUDBDATB ISO1FFILTERFEN,
	PMIC_RG_AUDBDATB ISO2FFILTERFEN,
	PMIC_RG_WDTRSTB_INFFILTERFEN,
	PMIC_RG_HOMEKEY_FILTERFEN,
	PMIC_RG_SCP_VREQ_VAOFFILTERFEN,
	PMIC_RG_AUDBNLEB OSI0FFILTERFEN,
	PMIC_RG_AUDBNLEB OSI1FFILTERFEN,
	PMIC_RG_SRCLKENBIN0FRCSEL,
	PMIC_RG_SRCLKENBIN1FRCSEL,
	PMIC_RG_RTC32K_1V8_0FRCSEL,
	PMIC_RG_RTC32K_1V8_1FRCSEL,
	PMIC_RG_SPIBCLKFRCSEL,
	PMIC_RG_SPIBCSNFRCSEL,
	PMIC_RG_SPIB OSIFRCSEL,
	PMIC_RG_SPIB ISOFRCSEL,
	PMIC_RG_AUDBCLKB OSIFRCSEL,
	PMIC_RG_AUDBDATB OSI0FRCSEL,
	PMIC_RG_AUDBDATB OSI1FRCSEL,
	PMIC_RG_AUDBDATB OSI2FRCSEL,
	PMIC_RG_AUDBSYNCF OSIFRCSEL,
	PMIC_RG_AUDBDATB ISO0FRCSEL,
	PMIC_RG_AUDBDATB ISO1FRCSEL,
	PMIC_RG_AUDBDATB ISO2FRCSEL,
	PMIC_RG_WDTRSTB_INFRCSEL,
	PMIC_RG_HOMEKEY_RCSEL,
	PMIC_RG_SCP_VREQ_VAOFRCSEL,
	PMIC_RG_AUDBNLEB OSI0FRCSEL,
	PMIC_RG_AUDBNLEB OSI1FRCSEL,
	PMIC_TOP_STATUS,
	PMIC_TOP_STATUSFSET,
	PMIC_TOP_STATUSFCLR,
	PMIC_VM_MODE,
	PMIC_TOP1_ANA_ID,
	PMIC_TOP1_DIG_ID,
	PMIC_TOP1_ANA_MINORFREV,
	PMIC_TOP1_ANA_MAJORFREV,
	PMIC_TOP1_DIG_MINORFREV,
	PMIC_TOP1_DIG_MAJORFREV,
	PMIC_TOP1_DSNFCBS,
	PMIC_TOP1_DSNFBIX,
	PMIC_TOP1_DSNFESP,
	PMIC_TOP1_DSNFFPI,
	PMIC_GPIO_DIR0,
	PMIC_GPIO_DIR0FSET,
	PMIC_GPIO_DIR0FCLR,
	PMIC_GPIO_DIR1,
	PMIC_GPIO_DIR1FSET,
	PMIC_GPIO_DIR1FCLR,
	PMIC_GPIO_PULLEN0,
	PMIC_GPIO_PULLEN0FSET,
	PMIC_GPIO_PULLEN0FCLR,
	PMIC_GPIO_PULLEN1,
	PMIC_GPIO_PULLEN1FSET,
	PMIC_GPIO_PULLEN1FCLR,
	PMIC_GPIO_PULLSEL0,
	PMIC_GPIO_PULLSEL0FSET,
	PMIC_GPIO_PULLSEL0FCLR,
	PMIC_GPIO_PULLSEL1,
	PMIC_GPIO_PULLSEL1FSET,
	PMIC_GPIO_PULLSEL1FCLR,
	PMIC_GPIO_DINV0,
	PMIC_GPIO_DINV0FSET,
	PMIC_GPIO_DINV0FCLR,
	PMIC_GPIO_DINV1,
	PMIC_GPIO_DINV1FSET,
	PMIC_GPIO_DINV1FCLR,
	PMIC_GPIO_DOUT0,
	PMIC_GPIO_DOUT0FSET,
	PMIC_GPIO_DOUT0FCLR,
	PMIC_GPIO_DOUT1,
	PMIC_GPIO_DOUT1FSET,
	PMIC_GPIO_DOUT1FCLR,
	PMIC_GPIO_PI0,
	PMIC_GPIO_PI1,
	PMIC_GPIO_POE0,
	PMIC_GPIO_POE1,
	PMIC_GPIO0_MODE,
	PMIC_GPIO1_MODE,
	PMIC_GPIO2_MODE,
	PMIC_GPIO3_MODE,
	PMIC_GPIO_MODE0FSET,
	PMIC_GPIO_MODE0FCLR,
	PMIC_GPIO4_MODE,
	PMIC_GPIO5_MODE,
	PMIC_GPIO6_MODE,
	PMIC_GPIO7_MODE,
	PMIC_GPIO_MODE1FSET,
	PMIC_GPIO_MODE1FCLR,
	PMIC_GPIO8_MODE,
	PMIC_GPIO9_MODE,
	PMIC_GPIO10_MODE,
	PMIC_GPIO11_MODE,
	PMIC_GPIO_MODE2FSET,
	PMIC_GPIO_MODE2FCLR,
	PMIC_GPIO12_MODE,
	PMIC_GPIO13_MODE,
	PMIC_GPIO14_MODE,
	PMIC_GPIO15_MODE,
	PMIC_GPIO_MODE3FSET,
	PMIC_GPIO_MODE3FCLR,
	PMIC_GPIO16_MODE,
	PMIC_GPIO17_MODE,
	PMIC_GPIO18_MODE,
	PMIC_GPIO19_MODE,
	PMIC_GPIO_MODE4FSET,
	PMIC_GPIO_MODE4FCLR,
	PMIC_GPIO_RSV,
	PMIC_TOP2_ANA_ID,
	PMIC_TOP2_DIG_ID,
	PMIC_TOP2_ANA_MINORFREV,
	PMIC_TOP2_ANA_MAJORFREV,
	PMIC_TOP2_DIG_MINORFREV,
	PMIC_TOP2_DIG_MAJORFREV,
	PMIC_TOP2_DSNFCBS,
	PMIC_TOP2_DSNFBIX,
	PMIC_TOP2_DSNFESP,
	PMIC_TOP2_DSNFFPI,
	PMIC_TOP_CLKBOFFSET,
	PMIC_TOP_RSTFOFFSET,
	PMIC_TOP_INTFOFFSET,
	PMIC_TOP_INTFLEN,
	PMIC_RG_SCK32K_CK_PDN,
	PMIC_RG_INTRP_CK_PDN,
	PMIC_RG_EFUSE_CK_PDN,
	PMIC_RG_CK_PDN_RSV0,
	PMIC_RG_CK_PDN_RSV1,
	PMIC_RG_SPIBCK_PDN,
	PMIC_RG_CK_PDN_RSV2,
	PMIC_RG_PMU32K_CK_PDN,
	PMIC_RG_FQMTR_32K_CK_PDN,
	PMIC_RG_FQMTR_CK_PDN,
	PMIC_RG_PMU128K_CK_PDN,
	PMIC_RG_RTC26M_CK_PDN,
	PMIC_RG_RTC32K_CK_PDN,
	PMIC_TOP_CKPDN_CON0FSET,
	PMIC_TOP_CKPDN_CON0FCLR,
	PMIC_RG_RTC32K_1V8_0FPDN,
	PMIC_RG_RTC32K_1V8_1FPDN,
	PMIC_RG_TRIM_128K_CK_PDN,
	PMIC_RG_BGRBTESTFCK_PDN,
	PMIC_RG_PCHRBTESTFCK_PDN,
	PMIC_TOP_CKPDN_CON1FSET,
	PMIC_TOP_CKPDN_CON1FCLR,
	PMIC_RG_FQMTR_CK_CKSEL,
	PMIC_RG_RTC_32K1V8_SEL,
	PMIC_RG_PMU32K_CK_CKSEL,
	PMIC_RG_TOP_CKSEL_CON0FRSV,
	PMIC_TOP_CKSEL_CON0FSET,
	PMIC_TOP_CKSEL_CON0FCLR,
	PMIC_RG_SRCVOLTENFSW,
	PMIC_RG_VOWENFSW,
	PMIC_RG_SRCVOLTENFMODE,
	PMIC_RG_VOWENFMODE,
	PMIC_RG_TOP_CKSEL_CON2FRSV,
	PMIC_TOP_CKSEL_CON1FSET,
	PMIC_TOP_CKSEL_CON1FCLR,
	PMIC_RG_REG_CK_DIVSEL,
	PMIC_TOP_CKDIVSEL_CON0FRSV,
	PMIC_TOP_CKDIVSEL_CON0FSET,
	PMIC_TOP_CKDIVSEL_CON0FCLR,
	PMIC_RG_EFUSE_CK_PDN_HWEN,
	PMIC_RG_EINT_32K_CK_PDN_HWEN,
	PMIC_RG_RTC26M_CK_PDN_HWEN,
	PMIC_TOP_CKHWEN_CON0FRSV,
	PMIC_TOP_CKHWEN_CON0FSET,
	PMIC_TOP_CKHWEN_CON0FCLR,
	PMIC_RG_PMU128K_CK_TSTFDIS,
	PMIC_RG_DCXO_1M_CK_TSTFDIS,
	PMIC_RG_DCXO_26M_CK_TSTFDIS,
	PMIC_RG_XO_CLKB26M_DIG_TSTFDIS,
	PMIC_RG_RTC_26M_CK_TSTFDIS,
	PMIC_RG_RTC_32K_CK_TSTFDIS,
	PMIC_RG_SCK_32K_CK_TSTFDIS,
	PMIC_TOP_CKTSTFCON0FRSV,
	PMIC_RG_PMU128K_CK_TSTSEL,
	PMIC_RG_DCXO_1M_CK_TSTSEL,
	PMIC_RG_DCXO_26M_CK_TSTSEL,
	PMIC_RG_XO_CLKB26M_DIG_TSTSEL,
	PMIC_RG_RTC_26M_CK_TSTSEL,
	PMIC_RG_RTC_32K_CK_TSTSEL,
	PMIC_RG_SCK_32K_CK_TSTSEL,
	PMIC_RG_EFUSE_CK_TSTSEL,
	PMIC_RG_BGRBTESTFCK_TSTSEL,
	PMIC_RG_PCHRBTESTFCK_TSTSEL,
	PMIC_RG_FQMTR_CK_TSTSEL,
	PMIC_RG_DCXO1M_TSTCK_SEL,
	PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_BUCK_SW,
	PMIC_RG_DCXO26M_CKEN_BM_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_BM_SW,
	PMIC_RG_DCXO26M_CKEN_HK_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_HK_SW,
	PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_LDO_SW,
	PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_SCK_SW,
	PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_MDB_SW,
	PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_BUCK_SW,
	PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_LDO_SW,
	PMIC_RG_DCXO1M_CKEN_HK_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_HK_SW,
	PMIC_RG_TOP_MDB_DCM_SW_MODE,
	PMIC_RG_TOP_MDB_DCM_SW_EN,
	PMIC_RG_SCK_MDB_DCM_SW_MODE,
	PMIC_RG_SCK_MDB_DCM_SW_EN,
	PMIC_RG_LDO_MDB_DCM_SW_MODE,
	PMIC_RG_LDO_MDB_DCM_SW_EN,
	PMIC_RG_BUCK_MDB_DCM_SW_MODE,
	PMIC_RG_BUCK_MDB_DCM_SW_EN,
	PMIC_RG_MDB_DCXO26M_DCM_LP_EN,
	PMIC_RG_EFUSE_MAN_RST,
	PMIC_RG_DRIVER_RST,
	PMIC_RG_FQMTR_RST,
	PMIC_RG_RTC_RST,
	PMIC_RG_TYPE_C_CC_RST,
	PMIC_RG_CLKBTRIM_RST,
	PMIC_RG_BUCK_SRCLKENBRST,
	PMIC_TOP_RSTFCON0FSET,
	PMIC_TOP_RSTFCON0FCLR,
	PMIC_RG_BUCK_PROT_PMPP_RST,
	PMIC_RG_SPK_RST,
	PMIC_RG_FT_VR_SYSRSTB,
	PMIC_RG_LDO_CALIBRST,
	PMIC_TOP_RSTFCON1FRSV,
	PMIC_TOP_RSTFCON1FSET,
	PMIC_TOP_RSTFCON1FCLR,
	PMIC_RG_CHRBLDO_DETF ODE,
	PMIC_RG_CHRBLDO_DETFSW,
	PMIC_RG_CHRWDTBFLAGF ODE,
	PMIC_RG_CHRWDTBFLAGFSW,
	PMIC_TOP_RSTFCON2FRSV,
	PMIC_RG_GPIO_RST_SEL,
	PMIC_RG_WDTRSTB_EN,
	PMIC_RG_WDTRSTB_ ODE,
	PMIC_WDTRSTB_STATUS,
	PMIC_WDTRSTB_STATUSFCLR,
	PMIC_RG_WDTRSTB_FB_EN,
	PMIC_RG_WDTRSTB_DEB,
	PMIC_RG_PWRKEY_KEY_MODEFRSV,
	PMIC_RG_PWRKEY_RST_ENBRSV,
	PMIC_RG_PWRRST_TMRFDISFRSV,
	PMIC_RG_PWRKEY_RST_TDFRSV,
	PMIC_TOP_RSTFMISCFRSV,
	PMIC_TOP_RSTFMISCFSET,
	PMIC_TOP_RSTFMISCFCLR,
	PMIC_VPWRINBRSTB_STATUS,
	PMIC_DDLOBRSTB_STATUS,
	PMIC_UVLOBRSTB_STATUS,
	PMIC_RTC_DDLOBRSTB_STATUS,
	PMIC_CHRWDTBREG_RSTB_STATUS,
	PMIC_CHRDETFREG_RSTB_STATUS,
	PMIC_BWDT_DDLOBRSTB_STATUS,
	PMIC_TOP_RSTFSTATUSFRSV,
	PMIC_TOP_RSTFSTATUSFSET,
	PMIC_TOP_RSTFSTATUSFCLR,
	PMIC_DCXO1M_CKEN_BUCK,
	PMIC_DCXO1M_CKEN_LDO,
	PMIC_DCXO1M_CKEN_HK,
	PMIC_DCXO26M_CKEN_BUCK,
	PMIC_DCXO26M_CKEN_LDO,
	PMIC_DCXO26M_CKEN_HK,
	PMIC_DCXO26M_CKEN_BM,
	PMIC_DCXO26M_CKEN_SCK,
	PMIC_DCXO26M_CKEN_MDB,
	PMIC_DCXO1M_CKEN,
	PMIC_DCXO26M_CKEN,
	PMIC_TOP2_ELRFLEN,
	PMIC_RG_TOP2_RSV0,
	PMIC_RG_TOP2_RSV1,
	PMIC_TOP3_ANA_ID,
	PMIC_TOP3_DIG_ID,
	PMIC_TOP3_ANA_MINORFREV,
	PMIC_TOP3_ANA_MAJORFREV,
	PMIC_TOP3_DIG_MINORFREV,
	PMIC_TOP3_DIG_MAJORFREV,
	PMIC_TOP3_DSNFCBS,
	PMIC_TOP3_DSNFBIX,
	PMIC_TOP3_DSNFESP,
	PMIC_TOP3_DSNFFPI,
	PMIC_RG_INTFENBAPIBCMD_ALERT,
	PMIC_MISCFTOP_INTFCON0FSET,
	PMIC_MISCFTOP_INTFCON0FCLR,
	PMIC_RG_INT_    BAPIBCMD_ALERT,
	PMIC_MISCFTOP_INTF    BCON0FSET,
	PMIC_MISCFTOP_INTF    BCON0FCLR,
	PMIC_RG_INT_STATUSFSPIBCMD_ALERT,
	PMIC_RG_INT_RAW_STATUSFSPIBCMD_ALERT,
	PMIC_RG_INT_    BBUCK_TOP,
	PMIC_RG_INT_    BLDO_TOP,
	PMIC_RG_INT_    BPSCFTOP,
	PMIC_RG_INT_    BACK_TOP,
	PMIC_RG_INT_    BBM_TOP,
	PMIC_RG_INT_    BHK_TOP,
	PMIC_RG_INT_    BXPP_TOP,
	PMIC_RG_INT_    BAUDBTOP,
	PMIC_RG_INT_    BMISCFTOP,
	PMIC_TOP_INTF    BCON0FSET,
	PMIC_TOP_INTF    BCON0FCLR,
	PMIC_INT_STATUSFBUCK_TOP,
	PMIC_INT_STATUSFLDO_TOP,
	PMIC_INT_STATUSFPSCFTOP,
	PMIC_INT_STATUSFSCK_TOP,
	PMIC_INT_STATUSFBM_TOP,
	PMIC_INT_STATUSFHK_TOP,
	PMIC_INT_STATUSFXPP_TOP,
	PMIC_INT_STATUSFAUDBTOP,
	PMIC_INT_STATUSFMISCFTOP,
	PMIC_INT_STATUSFTOP_RSV,
	PMIC_INT_RAW_STATUSFBUCK_TOP,
	PMIC_INT_RAW_STATUSFLDO_TOP,
	PMIC_INT_RAW_STATUSFPSCFTOP,
	PMIC_INT_RAW_STATUSFSCK_TOP,
	PMIC_INT_RAW_STATUSFBM_TOP,
	PMIC_INT_RAW_STATUSFHK_TOP,
	PMIC_INT_RAW_STATUSFXPP_TOP,
	PMIC_INT_RAW_STATUSFAUDBTOP,
	PMIC_INT_RAW_STATUSFMISCFTOP,
	PMIC_INT_RAW_STATUSFTOP_RSV,
	PMIC_RG_INT_POLARITY,
	PMIC_RG_DCXO26M_CKEN_SW_SEL,
	PMIC_RG_DCXO26M_CKEN_SW,
	PMIC_RG_DCXO1M_CKEN_SW_SEL,
	PMIC_RG_DCXO1M_CKEN_SW,
	PMIC_PMRCFEN,
	PMIC_PMRCFENFSET,
	PMIC_PMRCFENFCLR,
	PMIC_RG_VR_SPMFMODE,
	PMIC_RG_VR_MD_MODE,
	PMIC_RG_VR_SSHUB_ ODE,
	PMIC_PMRCFCON1FSET,
	PMIC_PMRCFCON1FCLR,
	PMIC_RG_SRCLKEN2_MODE,
	PMIC_RG_SRCLKEN3_MODE,
	PMIC_PLT0_ANA_ID,
	PMIC_PLT0_DIG_ID,
	PMIC_PLT0_ANA_MINORFREV,
	PMIC_PLT0_ANA_MAJORFREV,
	PMIC_PLT0_DIG_MINORFREV,
	PMIC_PLT0_DIG_MAJORFREV,
	PMIC_PLT0_DSNFCBS,
	PMIC_PLT0_DSNFBIX,
	PMIC_PLT0_DSNFESP,
	PMIC_PLT0_DSNFFPI,
	PMIC_RG_OSCF128K_TRIM_EN,
	PMIC_RG_OSCF128K_TRIM_RATE,
	PMIC_DA_OSCF128K_TRIM,
	PMIC_RG_OTP_PA,
	PMIC_RG_OTP_PDIN,
	PMIC_RG_OTP_PTM,
	PMIC_RG_OTP_PWE,
	PMIC_RG_OTP_PPROG,
	PMIC_RG_OTP_PWE_SRC,
	PMIC_RG_OTP_PROG_PKEY,
	PMIC_RG_OTP_RD_PKEY,
	PMIC_RG_OTP_RD_TRIG,
	PMIC_RG_RDBRDY_BYPASS,
	PMIC_RG_SKIP_OTP_OUT,
	PMIC_RG_OTP_RD_SW,
	PMIC_RG_OTP_DOUT_AW,
	PMIC_RG_OTP_RD_BUSY,
	PMIC_RG_OTP_RD_ACK,
	PMIC_RG_OTP_PAFSW,
	PMIC_TMA_KEY,
	PMIC_TOP_MDB_RSV0,
	PMIC_TOP_MDB_RSV1,
	PMIC_RG_MDB_DM1_DSFEN,
	PMIC_RG_AUTO_LOAD_FORCE,
	PMIC_RG_OTP_WRITE_AEL,
	PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN,
	PMIC_RG_MDB_BRDG_ACSFSUSPEND,
	PMIC_RG_MDB_BRDG_ACSFDEEPIDLE,
	PMIC_PLT0_ELRFLEN,
	PMIC_RG_OSCF128K_TRIM,
	PMIC_SPISLV_ANA_ID,
	PMIC_SPISLV_DIG_ID,
	PMIC_SPISLV_ANA_MINORFREV,
	PMIC_SPISLV_ANA_MAJORFREV,
	PMIC_SPISLV_DIG_MINORFREV,
	PMIC_SPISLV_DIG_MAJORFREV,
	PMIC_SPISLV_DSNFCBS,
	PMIC_SPISLV_DSNFBIX,
	PMIC_SPISLV_DSNFESP,
	PMIC_SPISLV_DSNFFPI,
	PMIC_RG_SPIB ISOFMODEFSEL,
	PMIC_RG_ENBRECORD,
	PMIC_RG_RDBRECORDFEN,
	PMIC_RG_SPIBRSV,
	PMIC_DEW_DIOFEN,
	PMIC_DEW_READ_TEST,
	PMIC_DEW_WRITE_TEST,
	PMIC_DEW_CRC_SWRST,
	PMIC_DEW_CRC_EN,
	PMIC_DEW_CRC_VAL,
	PMIC_DEW_CIPHER_KEY_SEL,
	PMIC_DEW_CIPHER_IV_SEL,
	PMIC_DEW_CIPHER_EN,
	PMIC_DEW_CIPHER_RDY,
	PMIC_DEW_CIPHER_MODE,
	PMIC_DEW_CIPHER_SWRST,
	PMIC_DEW_RDDMY_NO,
	PMIC_RG_SPIBDLY_SEL,
	PMIC_RECORDFCMD0,
	PMIC_RECORDFCMD1,
	PMIC_RECORDFCMD2,
	PMIC_RECORDFCMD3,
	PMIC_RECORDFCMD4,
	PMIC_RECORDFCMD5,
	PMIC_RECORDFWDATA0,
	PMIC_RECORDFWDATA1,
	PMIC_RECORDFWDATA2,
	PMIC_RECORDFWDATA3,
	PMIC_RECORDFWDATA4,
	PMIC_RECORDFWDATA5,
	PMIC_RG_PI_T_TARGET,
	PMIC_RG_PI_T_    ,
	PMIC_RG_WDATA_TARGET,
	PMIC_RG_WDATA_    ,
	PMIC_RG_SPIBRECORDFCLR,
	PMIC_RG_CMD_ALERTFCLR,
	PMIC_SPISLV_KEY,
	PMIC_INT_TYPE_CON0,
	PMIC_INT_TYPE_CON0FSET,
	PMIC_INT_TYPE_CON0FCLR,
	PMIC_CPU_INT_STA,
	PMIC_MD32_INT_STA,
	PMIC_RG_SRCLKENBIN3_SMPSBCLKB ODE,
	PMIC_RG_SRCLKENBIN3FENFSMPSBTEST,
	PMIC_RG_SRCLKENBIN2_SMPSBCLKB ODE,
	PMIC_RG_SRCLKENBIN2FENFSMPSBTEST,
	PMIC_RG_SRCLKENBIN2_EN,
	PMIC_RG_SRCLKENBIN3_EN,
	PMIC_SCK_TOP_ANA_ID,
	PMIC_SCK_TOP_DIG_ID,
	PMIC_SCK_TOP_ANA_MINORFREV,
	PMIC_SCK_TOP_ANA_MAJORFREV,
	PMIC_SCK_TOP_DIG_MINORFREV,
	PMIC_SCK_TOP_DIG_MAJORFREV,
	PMIC_SCK_TOP_CBS,
	PMIC_SCK_TOP_BIX,
	PMIC_SCK_TOP_ESP,
	PMIC_SCK_TOP_FPI,
	PMIC_SCK_TOP_CLKBOFFSET,
	PMIC_SCK_TOP_RSTFOFFSET,
	PMIC_SCK_TOP_INTFOFFSET,
	PMIC_SCK_TOP_INTFLEN,
	PMIC_SCK_TOP_XTAL_SEL,
	PMIC_SCK_TOP_RESERVED,
	PMIC_XOSC32_ENB_DET,
	PMIC_SCK_TOP_TESTFOUT,
	PMIC_SCK_TOP_ ONBFLAGFSEL,
	PMIC_SCK_TOP_ ONBGRPFSEL,
	PMIC_RG_RTC_SEC_MCLKBPDN,
	PMIC_RG_EOSCFCALIBTESTFCK_PDN,
	PMIC_RG_RTC_EOSC32_CK_PDN,
	PMIC_RG_RTC_SEC_32K_CK_PDN,
	PMIC_RG_RTC_MCLKBPDN,
	PMIC_RG_RTC_32K_CK_PDN,
	PMIC_RG_RTC_26M_CK_PDN,
	PMIC_RG_RTC_2SEC_OFF_DETFPDN,
	PMIC_RG_RTC_INTRP_CK_PDN,
	PMIC_SCK_TOP_CKPDN_CON0FSET,
	PMIC_SCK_TOP_CKPDN_CON0FCLR,
	PMIC_RG_RTC_26M_CK_PDN_HWEN,
	PMIC_RG_RTC_MCLKBPDN_HWEN,
	PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN,
	PMIC_RG_RTC_SEC_MCLKBPDN_HWEN,
	PMIC_RG_RTC_INTRP_CK_PDN_HWEN,
	PMIC_RG_RTC_CLKBPDN_HWEN_RSV_1,
	PMIC_RG_RTC_CLKBPDN_HWEN_RSV_0,
	PMIC_SCK_TOP_CKHWEN_CONFSET,
	PMIC_SCK_TOP_CKHWEN_CONFCLR,
	PMIC_RG_RTC_CK_TSTSEL_RSV,
	PMIC_RG_RTCDETFCK_TSTSEL,
	PMIC_RG_EOSCFCALIBTESTFCK_TSTSEL,
	PMIC_RG_RTC_EOSC32_CK_TSTSEL,
	PMIC_RG_RTC_SWRST,
	PMIC_RG_RTC_SEC_SWRST,
	PMIC_RG_BANK_RTC_SWRST,
	PMIC_RG_BANK_RTC_SEC_SWRST,
	PMIC_RG_BANK_EOSCFCALIBSWRST,
	PMIC_RG_BANK_SCK_TOP_SWRST,
	PMIC_RG_BANK_FQMTR_RST,
	PMIC_SCK_TOP_RSTFCON0FSET,
	PMIC_SCK_TOP_RSTFCON0FCLR,
	PMIC_RG_INTFENBRTC,
	PMIC_SCK_TOP_INTFCON0FSET,
	PMIC_SCK_TOP_INTFCON0FCLR,
	PMIC_RG_INT_    BRTC,
	PMIC_SCK_TOP_INTF    BCON0FSET,
	PMIC_SCK_TOP_INTF    BCON0FCLR,
	PMIC_RG_INT_STATUSFRTC,
	PMIC_RG_INT_RAW_STATUSFRTC,
	PMIC_SCK_TOP_POLARITY,
	PMIC_EOSCFCALIBSTART,
	PMIC_EOSCFCALIBTD,
	PMIC_EOSCFCALIBTEST,
	PMIC_EOSCFCALIBDCXO_RDY_TD,
	PMIC_FRC_VTCXO0_ON,
	PMIC_EOSCFCALIBRSV,
	PMIC_MIX_EOSC32_STP_LPDTB,
	PMIC_MIX_EOSC32_STP_LPDEN,
	PMIC_MIX_XOSC32_STP_PWDB,
	PMIC_MIX_XOSC32_STP_LPDTB,
	PMIC_MIX_XOSC32_STP_LPDEN,
	PMIC_MIX_XOSC32_STP_LPDRST,
	PMIC_MIX_XOSC32_STP_CALI,
	PMIC_STMPB ODE,
	PMIC_MIX_EOSC32_STP_CHOP_EN,
	PMIC_MIX_DCXO_STP_LVSH_EN,
	PMIC_MIX_PMUBSTP_DDLOBVRTC,
	PMIC_MIX_PMUBSTP_DDLOBVRTC_EN,
	PMIC_MIX_RTC_STP_XOSC32_ENB,
	PMIC_MIX_DCXO_STP_TESTFDEGLITCHB ODE,
	PMIC_MIX_EOSC32_STP_RSV,
	PMIC_MIX_EOSC32_VCT_EN,
	PMIC_MIX_EOSC32_OPT,
	PMIC_MIX_DCXO_STP_LVSH_EN_INT,
	PMIC_MIX_RTC_GPIO_COREDETB,
	PMIC_MIX_RTC_GPIO_F32KOB,
	PMIC_MIX_RTC_GPIO_GPO,
	PMIC_MIX_RTC_GPIO_OE,
	PMIC_MIX_RTC_STP_DEBUGFOUT,
	PMIC_MIX_RTC_STP_DEBUGFSEL,
	PMIC_MIX_RTC_STP_K_EOSC32_EN,
	PMIC_MIX_RTC_STP_EMBCK_SEL,
	PMIC_MIX_STP_BBWAKEUP,
	PMIC_MIX_STP_RTC_DDLO,
	PMIC_MIX_RTC_XOSC32_ENB,
	PMIC_MIX_EFUSE_XOSC32_ENB_OPT,
	PMIC_RG_RTC_TESTFOUT,
	PMIC_RG_RTC_DIG_TESTFIN,
	PMIC_RG_RTC_DIG_TESTF ODE,
	PMIC_FQMTR_TCKSEL,
	PMIC_FQMTR_BUSY,
	PMIC_FQMTR_DCXO26M_EN,
	PMIC_FQMTR_EN,
	PMIC_FQMTR_WINSET,
	PMIC_FQMTR_DATA,
	PMIC_XO_SOC_VOTE,
	PMIC_XO_WCN_VOTE,
	PMIC_XO_NFC_VOTE,
	PMIC_XO_CEL_VOTE,
	PMIC_XO_EXT_VOTE,
	PMIC_XO_MODEFCONNFBT_    ,
	PMIC_XO_BUFFCONNFBT_    ,
	PMIC_RTC_ANA_ID,
	PMIC_RTC_DIG_ID,
	PMIC_RTC_ANA_MINORFREV,
	PMIC_RTC_ANA_MAJORFREV,
	PMIC_RTC_DIG_MINORFREV,
	PMIC_RTC_DIG_MAJORFREV,
	PMIC_RTC_DSNFCBS,
	PMIC_RTC_DSNFBIX,
	PMIC_RTC_DSNFESP,
	PMIC_RTC_DSNFFPI,
	PMIC_BBPU,
	PMIC_CLRPKY,
	PMIC_RELOAD,
	PMIC_CBUSY,
	PMIC_ALARM_STATUS,
	PMIC_KEY_BBPU,
	PMIC_ALSTA,
	PMIC_TCSTA,
	PMIC_LPSTA,
	PMIC_AL_EN,
	PMIC_TC_EN,
	PMIC_ONESHOT,
	PMIC_LP_EN,
	PMIC_SECCII,
	PMIC_MINCII,
	PMIC_HOUCII,
	PMIC_DOMCII,
	PMIC_DOWCII,
	PMIC_MTHCII,
	PMIC_YEACII,
	PMIC_SECCII_1_2,
	PMIC_SECCII_1_4,
	PMIC_SECCII_1_8,
	PMIC_SEC_M  ,
	PMIC_MINF   ,
	PMIC_HOUF   ,
	PMIC_DOMF   ,
	PMIC_DOW_M  ,
	PMIC_MTH_M  ,
	PMIC_YEA_M  ,
	PMIC_TC_SECOND,
	PMIC_TC_MINUTE,
	PMIC_TC_HOUR,
	PMIC_TC_DOM,
	PMIC_TC_DOW,
	PMIC_TC_MONTH,
	PMIC_RTC_MACRO_ID,
	PMIC_TC_YEAR,
	PMIC_AL_SECOND,
	PMIC_BBPU_AUTO_PDN_SEL,
	PMIC_BBPU_2SEC_CK_SEL,
	PMIC_BBPU_2SEC_EN,
	PMIC_BBPU_2SEC_ ODE,
	PMIC_BBPU_2SEC_STAT_CLEAR,
	PMIC_BBPU_2SEC_STAT_STA,
	PMIC_RTC_LPD_OPT,
	PMIC_K_EOSC32_VTCXO_ON_SEL,
	PMIC_AL_MINUTE,
	PMIC_AL_HOUR,
	PMIC_NEW_SPARE0,
	PMIC_AL_DOM,
	PMIC_NEW_SPARE1,
	PMIC_AL_DOW,
	PMIC_RG_EOSCFCALIBTD,
	PMIC_NEW_SPARE2,
	PMIC_AL_MONTH,
	PMIC_NEW_SPARE3,
	PMIC_AL_YEAR,
	PMIC_RTC_K_EOSCFRSV,
	PMIC_XOSCCALI,
	PMIC_RTC_XOSC32_ENB,
	PMIC_RTC_EMBCK_SELB ODE,
	PMIC_RTC_EMBCK_SRC_SEL,
	PMIC_RTC_EMBCK_SELBOPTION,
	PMIC_RTC_GPS_CKOUT_EN,
	PMIC_RTC_EOSC32_VCT_EN,
	PMIC_RTC_EOSC32_CHOP_EN,
	PMIC_RTC_GP_OSC32_CON,
	PMIC_RTC_REG_XOSC32_ENB,
	PMIC_RTC_POWERKEY1,
	PMIC_RTC_POWERKEY2,
	PMIC_RTC_PDN1,
	PMIC_RTC_PDN2,
	PMIC_RTC_SPAR0,
	PMIC_RTC_SPAR1,
	PMIC_RTC_PROT,
	PMIC_RTC_DIFF,
	PMIC_POWERFDETECTED,
	PMIC_K_EOSC32_RSV,
	PMIC_CALIBRD_SEL,
	PMIC_RTC_CALI,
	PMIC_CALIBWR_SEL,
	PMIC_K_EOSC32_OVERFLOW,
	PMIC_WRTGR,
	PMIC_VBAT_LPSTA_RAW,
	PMIC_EOSC32_LPEN,
	PMIC_XOSC32_LPEN,
	PMIC_LPRST,
	PMIC_CDBO,
	PMIC_F32KOB,
	PMIC_GPO,
	PMIC_GOE,
	PMIC_GSR,
	PMIC_GSMT,
	PMIC_GPEN,
	PMIC_GPU,
	PMIC_GE4,
	PMIC_GE8,
	PMIC_GPI,
	PMIC_LPSTA_RAW,
	PMIC_DAT0_LOCK,
	PMIC_DAT1_LOCK,
	PMIC_DAT2_LOCK,
	PMIC_RTC_INT_CNT,
	PMIC_RTC_SEC_DAT0,
	PMIC_RTC_SEC_DAT1,
	PMIC_RTC_SEC_DAT2,
	PMIC_RTC_SEC_ANA_ID,
	PMIC_RTC_SEC_DIG_ID,
	PMIC_RTC_SEC_ANA_MINORFREV,
	PMIC_RTC_SEC_ANA_MAJORFREV,
	PMIC_RTC_SEC_DIG_MINORFREV,
	PMIC_RTC_SEC_DIG_MAJORFREV,
	PMIC_RTC_SEC_DSNFCBS,
	PMIC_RTC_SEC_DSNFBIX,
	PMIC_RTC_SEC_DSNFESP,
	PMIC_RTC_SEC_DSNFFPI,
	PMIC_TC_SECOND_SEC,
	PMIC_TC_MINUTE_SEC,
	PMIC_TC_HOUR_SEC,
	PMIC_TC_DOMFSEC,
	PMIC_TC_DOW_SEC,
	PMIC_TC_MONTH_SEC,
	PMIC_TC_YEAR_SEC,
	PMIC_RTC_SEC_CK_PDN,
	PMIC_RTC_SEC_WRTGR,
	PMIC_DCXO_ANA_ID,
	PMIC_DCXO_DIG_ID,
	PMIC_DCXO_ANA_MINORFREV,
	PMIC_DCXO_ANA_MAJORFREV,
	PMIC_DCXO_DIG_MINORFREV,
	PMIC_DCXO_DIG_MAJORFREV,
	PMIC_DCXO_DSNFCBS,
	PMIC_DCXO_DSNFBIX,
	PMIC_DCXO_DSNFESP,
	PMIC_DCXO_DSNFFPI,
	PMIC_XO_EXTBUF1_MODE,
	PMIC_XO_EXTBUF1_EN_M,
	PMIC_XO_EXTBUF2_MODE,
	PMIC_XO_EXTBUF2_EN_M,
	PMIC_XO_EXTBUF3_MODE,
	PMIC_XO_EXTBUF3_EN_M,
	PMIC_XO_EXTBUF4_MODE,
	PMIC_XO_EXTBUF4_EN_M,
	PMIC_XO_BB_LPM_EN_M,
	PMIC_XO_ENBBB  N,
	PMIC_XO_ENBBBEN_M,
	PMIC_XO_CLKSEL_  N,
	PMIC_DCXO_CW00FSET,
	PMIC_DCXO_CW00FCLR,
	PMIC_XO_CLKSEL_EN_M,
	PMIC_XO_EXTBUF1_CKGB  N,
	PMIC_XO_EXTBUF1_CKGBEN_M,
	PMIC_XO_EXTBUF2_CKGB  N,
	PMIC_XO_EXTBUF2_CKGBEN_M,
	PMIC_XO_EXTBUF3_CKGB  N,
	PMIC_XO_EXTBUF3_CKGBEN_M,
	PMIC_XO_EXTBUF4_CKGB  N,
	PMIC_XO_EXTBUF4_CKGBEN_M,
	PMIC_XO_HV_PBUFF  N,
	PMIC_XO_HV_PBUFFEN_SYNCFM,
	PMIC_XO_HV_PBUFBIASBEN_M,
	PMIC_XO_LV_PBUFF  N,
	PMIC_XO_LV_PBUFBIASBEN_M,
	PMIC_XO_LV_PBUFFEN_M,
	PMIC_XO_BBLPM_CKSEL_M,
	PMIC_XO_EN32K_  N,
	PMIC_XO_EN32K_ ,
	PMIC_RG_XO_CBANK_POL,
	PMIC_XO_XMODEFM,
	PMIC_XO_STRUP_ ODE,
	PMIC_RG_XO_PCTAT_CCOMP,
	PMIC_RG_XO_VTESTFSEL_MUX,
	PMIC_XO_SWRST,
	PMIC_XO_CBANK_SYNCFDYN,
	PMIC_XO_PCTAT_ENB  N,
	PMIC_XO_PCTAT_ENB ,
	PMIC_XO_PMU_CKEN_M,
	PMIC_XO_PMU_CKEN_M N,
	PMIC_XO_EXTBUF6_CKGB  N,
	PMIC_XO_EXTBUF6_CKGBEN_M,
	PMIC_XO_EXTBUF7_CKGB  N,
	PMIC_XO_EXTBUF7_CKGBEN_M,
	PMIC_RG_XO_CORE_LPM_ISEL,
	PMIC_XO_FPM_ISEL_M,
	PMIC_XO_CDAC_FPM,
	PMIC_XO_CDAC_LPM,
	PMIC_XO_32KDIV_NFRAC_FPM,
	PMIC_XO_COFSTFFPM,
	PMIC_XO_32KDIV_NFRAC_LPM,
	PMIC_XO_COFSTFLPM,
	PMIC_XO_CORE_  N,
	PMIC_XO_CORE_EN_M,
	PMIC_XO_CORE_TURBOBEN_SYNCFM,
	PMIC_RG_XO_PCTAT_IS_EN,
	PMIC_XO_STARTUP_EN_M,
	PMIC_RG_XO_CMP_GSEL,
	PMIC_XO_CORE_VBSEL_AYNCFM,
	PMIC_XO_CORE_FPMBIASBEN_M,
	PMIC_XO_CORE_LPMCF_AYNCFFPM,
	PMIC_XO_CORE_LPMCF_AYNCFLPM,
	PMIC_RG_XO_CORE_LPM_ISEL_  N,
	PMIC_RG_XO_CORE_LPM_IDAC,
	PMIC_XO_AAC_CMP_  N,
	PMIC_XO_AAC_EN_M,
	PMIC_XO_PMIC_TOP_DIG_SW,
	PMIC_XO_CMP_EN_M,
	PMIC_XO_AAC_VSEL_M,
	PMIC_RG_XO_AAC_X1EN,
	PMIC_RG_XO_LVBUFFCKSEL,
	PMIC_RG_XO_RFCK_EXTBUF_LP,
	PMIC_RG_XO_BBCK_EXTBUF_LP,
	PMIC_XO_AAC_FPM_TIME,
	PMIC_XO_AAC_ISEL_  N,
	PMIC_XO_AAC_FPM_SWEN,
	PMIC_XO_32KDIV_SWRST,
	PMIC_XO_32KDIV_RATIO_MAN,
	PMIC_XO_32KDIV_TESTFEN,
	PMIC_XO_CTL_SYNCFBUFF  N,
	PMIC_XO_CTL_SYNCFBUFFEN_M,
	PMIC_RG_XO_HV_PBUFFVSET,
	PMIC_XO_EXTBUF6_MODE,
	PMIC_XO_EXTBUF6BEN_M,
	PMIC_XO_EXTBUF7_MODE,
	PMIC_XO_EXTBUF7BEN_M,
	PMIC_DCXO_CW09FSET,
	PMIC_DCXO_CW09FCLR,
	PMIC_XO_MDB_TBOBEN_SEL,
	PMIC_XO_EXTBUF4_CLKSEL_  N,
	PMIC_XO_VIO18PG_BUFEN,
	PMIC_XO_CAL_ENB  N,
	PMIC_XO_CAL_ENB ,
	PMIC_RG_XO_CORE_OSCTD,
	PMIC_XO_THADCFEN,
	PMIC_RG_XO_SYNCFCKPOL,
	PMIC_RG_XO_CORE_FPM_IDAC,
	PMIC_RG_XO_CTL_POL,
	PMIC_RG_XO_CTL_SYNCFBYP,
	PMIC_RG_XO_VXO22PG_  N,
	PMIC_RG_XO_HV_PBUFFBYP,
	PMIC_RG_XO_HV_PBUFFENCL,
	PMIC_RG_XO_CORE_VGBIASBVSET,
	PMIC_XO_CORE_TURBOBEN_SYNCFM N,
	PMIC_RG_XO_HV_PBUFFISET,
	PMIC_RG_XO_HEATERFSEL,
	PMIC_RG_XO_RESERVED6,
	PMIC_RG_XO_VOWFEN,
	PMIC_RG_XO_LV_PBUFFISET,
	PMIC_RG_XO_LV_PBUFFFPMISET,
	PMIC_XO_BB_LPM_EN_SEL,
	PMIC_XO_EXTBUF1_BBLPM_ENB    ,
	PMIC_XO_EXTBUF2_BBLPM_ENB    ,
	PMIC_XO_EXTBUF3_BBLPM_ENB    ,
	PMIC_XO_EXTBUF4_BBLPM_ENB    ,
	PMIC_XO_EXTBUF6_BBLPM_ENB    ,
	PMIC_XO_EXTBUF7_BBLPM_ENB    ,
	PMIC_RG_XO_DIG26M_DIV4_32KDIV,
	PMIC_RG_XO_BBLPM_FREQ_FPM,
	PMIC_RG_XO_EXTBUF2_INV,
	PMIC_RG_XO_EXTBUF3_INV,
	PMIC_XO_THADCFENB  N,
	PMIC_XO_EXTBUF2_CLKSEL_  N,
	PMIC_RG_XO_AUDIOFEN,
	PMIC_RG_XO_AUDIOFATTEN,
	PMIC_RG_XO_EXTBUF2_SRSEL,
	PMIC_RG_XO_DIG26M_DEGLITCH,
	PMIC_RG_XO_EXTBUF4_SRSEL,
	PMIC_RG_XO_DIG26M_DIV2_SW_M N,
	PMIC_RG_XO_EXTBUF1_HD,
	PMIC_RG_XO_EXTBUF3_HD,
	PMIC_RG_XO_EXTBUF6_HD,
	PMIC_RG_XO_EXTBUF7_HD,
	PMIC_XO_STA_CTL_  N,
	PMIC_XO_STA_CTL_ ,
	PMIC_XO_VBBCK_ENB  N,
	PMIC_XO_VBBCK_ENB ,
	PMIC_XO_VRFCK_ENB  N,
	PMIC_XO_VRFCK_ENB ,
	PMIC_XO_RESERVED2,
	PMIC_RG_XO_RESERVED1,
	PMIC_RG_XO_RESERVED2,
	PMIC_XO_STATIC_AUXOUT_AEL,
	PMIC_XO_AUXOUT_AEL,
	PMIC_XO_STATIC_AUXOUT,
	PMIC_RG_XO_PCTAT_BGFEN,
	PMIC_RG_XO_PCTAT_RPTAT_SEL,
	PMIC_RG_XO_PCTAT_IPTAT_SEL,
	PMIC_RG_XO_PCTAT_RCTAT_SEL,
	PMIC_RG_XO_PCTAT_ICTAT_SEL,
	PMIC_RG_XO_CBANK_SYNCFBYP,
	PMIC_RG_XO_PCTAT_VCTAT_SEL,
	PMIC_RG_XO_PCTAT_VTEMP,
	PMIC_RG_XO_CORE_LPM_PMICBIAS,
	PMIC_RG_XO_EXTBUF1_RSEL,
	PMIC_RG_XO_EXTBUF2_RSEL,
	PMIC_RG_XO_EXTBUF3_RSEL,
	PMIC_RG_XO_EXTBUF4_RSEL,
	PMIC_RG_XO_EXTBUF7_RSEL,
	PMIC_DCXO_ELRFLEN,
	PMIC_RG_XO_DIG26M_DIV2,
	PMIC_XO_PWRKEY_RSTB_SEL,
	PMIC_XO_ELR_RESERVED,
	PMIC_PSCFTOP_ANA_ID,
	PMIC_PSC_TOP_DIG_ID,
	PMIC_PSCFTOP_ANA_MINORFREV,
	PMIC_PSCFTOP_ANA_MAJORFREV,
	PMIC_PSC_TOP_DIG_MINORFREV,
	PMIC_PSCFTOP_DIG_MAJORFREV,
	PMIC_PSCFTOP_CBS,
	PMIC_PSCFTOP_BIX,
	PMIC_PSCFTOP_ESP,
	PMIC_PSCFTOP_FPI,
	PMIC_PSCFTOP_CLKBOFFSET,
	PMIC_PSCFTOP_RSTFOFFSET,
	PMIC_PSCFTOP_INTFOFFSET,
	PMIC_PSCFTOP_INTFLEN,
	PMIC_RG_CHRDETF32K_CK_PDN,
	PMIC_RG_STRUP_LONG_PRESS_RST,
	PMIC_RG_PSEQ_PWRMSK_RST_SEL,
	PMIC_BANK_STRUP_SWRST,
	PMIC_BANK_PSEQ_SWRST,
	PMIC_BANK_CHRDETFSWRST,
	PMIC_RG_CHRDETFRST,
	PMIC_RG_INTFENBPWRKEY,
	PMIC_RG_INTFENBHOMEKEY,
	PMIC_RG_INTFENBPWRKEY_R,
	PMIC_RG_INTFENBHOMEKEY_R,
	PMIC_RG_INTFENBNI_LBAT_INT,
	PMIC_RG_INTFENBCHRDETFEDGE,
	PMIC_PSCFINTFCON0FSET,
	PMIC_PSCFINTFCON0FCLR,
	PMIC_RG_INT_    BPWRKEY,
	PMIC_RG_INTF    BHOMEKEY,
	PMIC_RG_INTF    BPWRKEY_R,
	PMIC_RG_INTF    BHOMEKEY_R,
	PMIC_RG_INTF    BNI_LBAT_INT,
	PMIC_RG_INTF    BCHRDETFEDGE,
	PMIC_PSCFINTF    BCON0FSET,
	PMIC_PSCFINTF    BCON0FCLR,
	PMIC_RG_INT_STATUSFPWRKEY,
	PMIC_RG_INTFSTATUSFHOMEKEY,
	PMIC_RG_INTFSTATUSFPWRKEY_R,
	PMIC_RG_INTFSTATUSFHOMEKEY_R,
	PMIC_RG_INTFSTATUSFNI_LBAT_INT,
	PMIC_RG_INTFSTATUSFCHRDETFEDGE,
	PMIC_RG_INT_RAW_STATUSFPWRKEY,
	PMIC_RG_INTFRAW_STATUSFHOMEKEY,
	PMIC_RG_INTFRAW_STATUSFPWRKEY_R,
	PMIC_RG_INTFRAW_STATUSFHOMEKEY_R,
	PMIC_RG_INTFRAW_STATUSFNI_LBAT_INT,
	PMIC_RG_INTFRAW_STATUSFCHRDETFEDGE,
	PMIC_RG_PSCFINTFPOLARITY,
	PMIC_RG_HOMEKEY_INTFSEL,
	PMIC_RG_PWRKEY_INTFSEL,
	PMIC_INTF ISCFCONFSET,
	PMIC_INTF ISCFCONFCLR,
	PMIC_RG_PSC_ ONBGRPFSEL,
	PMIC_STRUP_ANA_ID,
	PMIC_STRUP_DIG_ID,
	PMIC_STRUP_ANA_MINORFREV,
	PMIC_STRUP_ANA_MAJORFREV,
	PMIC_STRUP_DIG_MINORFREV,
	PMIC_STRUP_DIG_MAJORFREV,
	PMIC_STRUP_CBS,
	PMIC_STRUP_BIX,
	PMIC_STRUP_DSNFESP,
	PMIC_STRUP_DSNFFPI,
	PMIC_RG_TMFOUT,
	PMIC_RG_THRDETFSEL,
	PMIC_RG_STRUP_THRFSEL,
	PMIC_RG_THRFTMODE,
	PMIC_RG_VREFFBG,
	PMIC_RGS_ANA_CHIP_ID,
	PMIC_RG_PMUBRSV,
	PMIC_RG_RSTFDRVSEL,
	PMIC_RG_EN1FDRVSEL,
	PMIC_RG_EN2FDRVSEL,
	PMIC_RGS_VUSB_PG_STATUS,
	PMIC_RGS_VAUX18_PG_STATUS,
	PMIC_RGS_VAUD18_PG_STATUS,
	PMIC_RGS_VXO22_PG_STATUS,
	PMIC_RGS_VEMC_PG_STATUS,
	PMIC_RGS_VIO18_PG_STATUS,
	PMIC_RGS_VUFS_PG_STATUS,
	PMIC_RGS_VSRAM_MD_PG_STATUS,
	PMIC_RGS_VSRAM_OTHERS_PG_STATUS,
	PMIC_RGS_VSRAM_PROC1_PG_STATUS,
	PMIC_RGS_VSRAM_PROC2_PG_STATUS,
	PMIC_RGS_VA12_PG_STATUS,
	PMIC_RGS_VA09_PG_STATUS,
	PMIC_RGS_VM18_PG_STATUS,
	PMIC_RGS_VRFCK_1_PG_STATUS,
	PMIC_RGS_VRFCK_PG_STATUS,
	PMIC_RGS_VBBCK_PG_STATUS,
	PMIC_RGS_VRF18_PG_STATUS,
	PMIC_RGS_VS1_PG_STATUS,
	PMIC_RGS_VMODEM_PG_STATUS,
	PMIC_RGS_VPROC1_PG_STATUS,
	PMIC_RGS_VPROC2_PG_STATUS,
	PMIC_RGS_VCORE_PG_STATUS,
	PMIC_RGS_VPU_PG_STATUS,
	PMIC_RGS_VGPU11_PG_STATUS,
	PMIC_RGS_VGPU12_PG_STATUS,
	PMIC_RGS_VS2_PG_STATUS,
	PMIC_RGS_VRF12_PG_STATUS,
	PMIC_STRUP_ELRFLEN,
	PMIC_RG_STRUP_IREFFTRIM,
	PMIC_RG_THRFLOC_SEL,
	PMIC_PSEQ_ANA_ID,
	PMIC_PSEQ_DIG_ID,
	PMIC_PSEQ_ANA_MINORFREV,
	PMIC_PSEQ_ANA_MAJORFREV,
	PMIC_PSEQ_DIG_MINORFREV,
	PMIC_PSEQ_DIG_MAJORFREV,
	PMIC_PSEQ_CBS,
	PMIC_PSEQ_BIX,
	PMIC_PSEQ_ESP,
	PMIC_PSEQ_FPI,
	PMIC_RG_PWRHOLD,
	PMIC_RG_USBDL_ ODE,
	PMIC_RG_WDTRST_ACT,
	PMIC_RG_CRST,
	PMIC_RG_WRST,
	PMIC_RG_CRSTFINTV,
	PMIC_RG_WRSTFINTV,
	PMIC_RG_WDTRST_EN,
	PMIC_RG_KEYPWR_VCORE_OPT,
	PMIC_RG_KEYPWR_VCORE_SEL,
	PMIC_RG_RSV_SWREG,
	PMIC_RG_STRUP_THRFCLR,
	PMIC_RG_UVLOBDECFEN,
	PMIC_RG_STRUP_LONG_PRESS_EXT_SEL,
	PMIC_RG_STRUP_LONG_PRESS_EXT_TD,
	PMIC_RG_STRUP_LONG_PRESS_EXT_EN,
	PMIC_RG_STRUP_LONG_PRESS_EXT_CHRBCTRL,
	PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL,
	PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL,
	PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL,
	PMIC_RG_SMART_RST_SDN_EN,
	PMIC_RG_SMART_RST_ ODE,
	PMIC_RG_PWRRST_TMRFDIS,
	PMIC_RG_PWRKEY_KEY_MODE,
	PMIC_RG_PWRKEY_RST_EN,
	PMIC_RG_PWRKEY_RST_TD,
	PMIC_RG_STRUP_PWRKEY_COUNT_RESET,
	PMIC_PUP_PKEY_RELEASE,
	PMIC_PWRKEY_LONG_PRESS_COUNT,
	PMIC_RG_PORFFLAG,
	PMIC_USBDL,
	PMIC_JUST_SMART_RST,
	PMIC_JUST_PWRKEY_RST,
	PMIC_RG_CLRFJUST_SMART_RST,
	PMIC_CLRFJUST_RST,
	PMIC_RG_STRUP_THER_DEB_RTD,
	PMIC_RG_STRUP_THER_DEB_FTD,
	PMIC_RG_STRUP_EXT_PMIC_EN,
	PMIC_RG_STRUP_EXT_PMIC_SEL,
	PMIC_RGS_EXT_PMIC_PG,
	PMIC_DACEXT_PMIC_EN1,
	PMIC_DACEXT_PMIC_EN2,
	PMIC_RG_EXT_PMIC_PG_DEBTD,
	PMIC_RG_RTC_SPAR_DEB_EN,
	PMIC_RG_RTC_ALARM_DEB_EN,
	PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN,
	PMIC_RG_STRUP_VM18_PG_H2L_EN,
	PMIC_RG_STRUP_VIO18_PG_H2L_EN,
	PMIC_RG_STRUP_VUFS_PG_H2L_EN,
	PMIC_RG_STRUP_VBBCK_PG_H2L_EN,
	PMIC_RG_STRUP_VRFCK_PG_H2L_EN,
	PMIC_RG_STRUP_VS1_PG_H2L_EN,
	PMIC_RG_STRUP_VA12_PG_H2L_EN,
	PMIC_RG_STRUP_VA09_PG_H2L_EN,
	PMIC_RG_STRUP_VS2_PG_H2L_EN,
	PMIC_RG_STRUP_VMODEM_PG_H2L_EN,
	PMIC_RG_STRUP_VPU_PG_H2L_EN,
	PMIC_RG_STRUP_VGPU12_PG_H2L_EN,
	PMIC_RG_STRUP_VGPU11_PG_H2L_EN,
	PMIC_RG_STRUP_VCORE_PG_H2L_EN,
	PMIC_RG_STRUP_VAUX18_PG_H2L_EN,
	PMIC_RG_STRUP_RSV_PG_H2L_EN,
	PMIC_RG_STRUP_VRF12_PG_H2L_EN,
	PMIC_RG_STRUP_VRF18_PG_H2L_EN,
	PMIC_RG_STRUP_VUSB_PG_H2L_EN,
	PMIC_RG_STRUP_VAUD18_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN,
	PMIC_RG_STRUP_VPROC1_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN,
	PMIC_RG_STRUP_VPROC2_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN,
	PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN,
	PMIC_RG_STRUP_VEMC_PG_H2L_EN,
	PMIC_RG_STRUP_VM18_PG_ENB,
	PMIC_RG_STRUP_VIO18_PG_ENB,
	PMIC_RG_STRUP_VUFS_PG_ENB,
	PMIC_RG_STRUP_VBBCK_PG_ENB,
	PMIC_RG_STRUP_VRFCK_PG_ENB,
	PMIC_RG_STRUP_VS1_PG_ENB,
	PMIC_RG_STRUP_VA12_PG_ENB,
	PMIC_RG_STRUP_VA09_PG_ENB,
	PMIC_RG_STRUP_VS2_PG_ENB,
	PMIC_RG_STRUP_VMODEM_PG_ENB,
	PMIC_RG_STRUP_VPU_PG_ENB,
	PMIC_RG_STRUP_VGPU12_PG_ENB,
	PMIC_RG_STRUP_VGPU11_PG_ENB,
	PMIC_RG_STRUP_VCORE_PG_ENB,
	PMIC_RG_STRUP_VAUX18_PG_ENB,
	PMIC_RG_STRUP_VXO22_PG_ENB,
	PMIC_RG_STRUP_RSV_PG_ENB,
	PMIC_RG_STRUP_VRF12_PG_ENB,
	PMIC_RG_STRUP_VRF18_PG_ENB,
	PMIC_RG_STRUP_VUSB_PG_ENB,
	PMIC_RG_STRUP_VAUD18_PG_ENB,
	PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB,
	PMIC_RG_STRUP_VPROC1_PG_ENB,
	PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB,
	PMIC_RG_STRUP_VPROC2_PG_ENB,
	PMIC_RG_STRUP_VSRAM_MD_PG_ENB,
	PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB,
	PMIC_RG_STRUP_VEMC_PG_ENB,
	PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV,
	PMIC_RG_STRUP_VM18_OC_ENB,
	PMIC_RG_STRUP_VIO18_OC_ENB,
	PMIC_RG_STRUP_VUFS_OC_ENB,
	PMIC_RG_STRUP_VBBCK_OC_ENB,
	PMIC_RG_STRUP_VRFCK_OC_ENB,
	PMIC_RG_STRUP_VS1_OC_ENB,
	PMIC_RG_STRUP_VA12_OC_ENB,
	PMIC_RG_STRUP_VA09_OC_ENB,
	PMIC_RG_STRUP_VS2_OC_ENB,
	PMIC_RG_STRUP_VMODEM_OC_ENB,
	PMIC_RG_STRUP_VPU_OC_ENB,
	PMIC_RG_STRUP_VGPU12_OC_ENB,
	PMIC_RG_STRUP_VGPU11_OC_ENB,
	PMIC_RG_STRUP_VCORE_OC_ENB,
	PMIC_RG_STRUP_VAUX18_OC_ENB,
	PMIC_RG_STRUP_VXO22_OC_ENB,
	PMIC_RG_STRUP_RSV_OC_ENB,
	PMIC_RG_STRUP_VRF12_OC_ENB,
	PMIC_RG_STRUP_VRF18_OC_ENB,
	PMIC_RG_STRUP_VUSB_OC_ENB,
	PMIC_RG_STRUP_VAUD18_OC_ENB,
	PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB,
	PMIC_RG_STRUP_VPROC1_OC_ENB,
	PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB,
	PMIC_RG_STRUP_VPROC2_OC_ENB,
	PMIC_RG_STRUP_VSRAM_MD_OC_ENB,
	PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB,
	PMIC_RG_STRUP_VEMC_OC_ENB,
	PMIC_RG_PSEQ_FORCE_ON,
	PMIC_RG_PSEQ_FORCE_TESTFEN,
	PMIC_RG_PSEQ_BYPASS_DEB,
	PMIC_RG_PSEQ_BYPASS_SEQ,
	PMIC_RG_PSEQ_LPBWDT_ACC,
	PMIC_RG_PSEQ_FORCE_ALL_DOFF,
	PMIC_RG_PSEQ_PG_CK_SEL,
	PMIC_RG_PSEQ_SPAR_XCPTB    ,
	PMIC_RG_PSEQ_RTCA_XCPTB    ,
	PMIC_RG_THM_SHDN_EN,
	PMIC_RG_STRUP_UVLOBU1U2_SEL,
	PMIC_RG_STRUP_UVLOBU1U2_SEL_SWCTRL,
	PMIC_RG_OVLOBRDB_TD,
	PMIC_RG_OVLOBRDB_EN,
	PMIC_RG_THRBTEST,
	PMIC_RG_STRUP_ENVTEM,
	PMIC_RG_STRUP_ENVTEM_CTRL,
	PMIC_DDUVLOBDEB_EN,
	PMIC_RG_STRUP_FT_CTRL,
	PMIC_RG_BIASGEN_FORCE,
	PMIC_RG_STRUP_PWRON,
	PMIC_RG_STRUP_PWRON_SEL,
	PMIC_RG_BIASGEN,
	PMIC_RG_BIASGEN_SEL,
	PMIC_RG_DCXO_PMU_CKEN,
	PMIC_RG_DCXO_PMU_CKENFSEL,
	PMIC_STRUP_DIG_IO_PG_FORCE,
	PMIC_RG_ATSTFPG_CHK,
	PMIC_RG_STRUP_PG_DEB_MODE,
	PMIC_RG_OVLOBFCMPL_SW_SEL,
	PMIC_RG_OVLOBFCMPL_SW,
	PMIC_RG_UVLOBVSYS_VTH_SW_SEL,
	PMIC_RG_UVLOBVSYS_VTH_SW,
	PMIC_RG_CPS_W_KEY,
	PMIC_RG_SLOTFINTV_DOWN,
	PMIC_RG_DSEQ_LEN,
	PMIC_RG_VXO22_DSA,
	PMIC_RG_VAUX18_DSA,
	PMIC_RG_VCORE_DSA,
	PMIC_RG_VGPU11_DSA,
	PMIC_RG_VGPU12_DSA,
	PMIC_RG_VPU_DSA,
	PMIC_RG_EXT_PMIC_EN2_DSA,
	PMIC_RG_VMODEM_DSA,
	PMIC_RG_VS2_DSA,
	PMIC_RG_VA09_DSA,
	PMIC_RG_VA12_DSA,
	PMIC_RG_VS1_DSA,
	PMIC_RG_VRFCK_DSA,
	PMIC_RG_VBBCK_DSA,
	PMIC_RG_VUFS_DSA,
	PMIC_RG_VIO18_DSA,
	PMIC_RG_VM18_DSA,
	PMIC_RG_EXT_PMIC_EN1_DSA,
	PMIC_RG_VEMC_DSA,
	PMIC_RG_VSRAM_OTHERS_DSA,
	PMIC_RG_VSRAM_MD_DSA,
	PMIC_RG_VPROC2_DSA,
	PMIC_RG_VSRAM_PROC2_DSA,
	PMIC_RG_VPROC1_DSA,
	PMIC_RG_VSRAM_PROC1_DSA,
	PMIC_RG_VAUD18_DSA,
	PMIC_RG_VUSB_DSA,
	PMIC_RG_VRF18_DSA,
	PMIC_RG_VRF12_DSA,
	PMIC_RG_RSV_DSA,
	PMIC_PSEQ_ELRFLEN,
	PMIC_RG_BWDT_EN,
	PMIC_RG_BWDT_TSEL,
	PMIC_RG_BWDT_CSEL,
	PMIC_RG_BWDT_TD,
	PMIC_RG_BWDT_CHRTD,
	PMIC_RG_BWDT_DDLOBTD,
	PMIC_RG_SLOTFINTV_UP,
	PMIC_RG_SEQ_LEN,
	PMIC_RG_PSEQ_ELRFRSV0,
	PMIC_RG_PSPG_SHDN_ENB,
	PMIC_RG_PSEQ_F32K_FORCE,
	PMIC_RG_EXT_PMIC_PG_CHK_SEL,
	PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND,
	PMIC_RG_CPS_S0EXT_ENB,
	PMIC_RG_CPS_S0EXT_TD,
	PMIC_RG_SDN_DLY_ENB,
	PMIC_RG_CHRDETFDEB_TD,
	PMIC_RG_PWRKEY_EVENT_ ODE,
	PMIC_RG_PWRKEY_EVENT_ ODE_HW,
	PMIC_RG_LDO_PG_STB_MODE,
	PMIC_RG_BUCK_PG_STB_MODE,
	PMIC_RG_STRUP_EXT_PMIC_PG_ENB,
	PMIC_RG_PSC_ELR1_RSV1,
	PMIC_RG_PSC_ELRFRSV0,
	PMIC_RG_PSC_ELRFRSV1,
	PMIC_RG_VXO22_USA,
	PMIC_RG_VAUX18_USA,
	PMIC_RG_VCORE_USA,
	PMIC_RG_VGPU11_USA,
	PMIC_RG_VGPU12_USA,
	PMIC_RG_VPU_USA,
	PMIC_RG_EXT_PMIC_EN2_USA,
	PMIC_RG_VMODEM_USA,
	PMIC_RG_VS2_USA,
	PMIC_RG_VA09_USA,
	PMIC_RG_VA12_USA,
	PMIC_RG_VS1_USA,
	PMIC_RG_VRFCK_USA,
	PMIC_RG_VBBCK_USA,
	PMIC_RG_VUFS_USA,
	PMIC_RG_VIO18_USA,
	PMIC_RG_VM18_USA,
	PMIC_RG_EXT_PMIC_EN1_USA,
	PMIC_RG_VEMC_USA,
	PMIC_RG_VSRAM_OTHERS_USA,
	PMIC_RG_VSRAM_MD_USA,
	PMIC_RG_VPROC2_USA,
	PMIC_RG_VSRAM_PROC2_USA,
	PMIC_RG_VPROC1_USA,
	PMIC_RG_VSRAM_PROC1_USA,
	PMIC_RG_VAUD18_USA,
	PMIC_RG_VUSB_USA,
	PMIC_RG_VRF18_USA,
	PMIC_RG_VRF12_USA,
	PMIC_RG_RSV_USA,
	PMIC_CHRDETFANA_ID,
	PMIC_CHRDETFDIG_ID,
	PMIC_CHRDETFANA_MINORFREV,
	PMIC_CHRDETFANA_MAJORFREV,
	PMIC_CHRDETFDIG_MINORFREV,
	PMIC_CHRDETFDIG_MAJORFREV,
	PMIC_CHRDETFCBS,
	PMIC_CHRDETFBIX,
	PMIC_CHRDETFESP,
	PMIC_CHRDETFFPI,
	PMIC_RGSFCHRDET,
	PMIC_ADFCHRDETB,
	PMIC_RG_CHRDETFDEB_BYPASS,
	PMIC_RG_ENVTEM_D,
	PMIC_RG_ENVTEM_EN,
	PMIC_DA_QI_BGRBEXT_BUFFEN,
	PMIC_RG_BGRBTESTFRSTB,
	PMIC_RG_BGRBTESTFEN,
	PMIC_RG_BGRBUNCHOP,
	PMIC_RG_BGRBUNCHOP_PH,
	PMIC_RG_UVLOBVTHL,
	PMIC_RG_LBAT_INTBVTH,
	PMIC_RG_OVLOBVTH_SEL,
	PMIC_RG_PCHRBRV,
	PMIC_CHRDETFELRFLEN,
	PMIC_RG_BGRBTRIM,
	PMIC_RG_BGRBTRIMFEN,
	PMIC_RG_BGRBRSEL,
	PMIC_RG_OVLOBEN,
	PMIC_RG_FGD_BGRBPCASBEN,
	PMIC_RG_FGD_BGRBNCASBEN,
	PMIC_RG_FGD_BGRBEN,
	PMIC_RG_FGD_BGRBBIASBSELECT,
	PMIC_RG_FGD_BGRBSIZEBSELECT,
	PMIC_RG_FGD_BGRBRSV,
	PMIC_RG_FGD_BGRBCURRENT_TRIM,
	PMIC_BM_TOPFANA_ID,
	PMIC_BM_TOPFDIG_ID,
	PMIC_BM_TOPFANA_MINORFREV,
	PMIC_BM_TOPFANA_MAJORFREV,
	PMIC_BM_TOPFDIG_MINORFREV,
	PMIC_BM_TOPFDIG_MAJORFREV,
	PMIC_BM_TOPFCBS,
	PMIC_BM_TOPFBIX,
	PMIC_BM_TOPFESP,
	PMIC_BM_TOPFFPI,
	PMIC_BMFTOP_CLKBOFFSET,
	PMIC_BMFTOP_RSTFOFFSET,
	PMIC_BMFTOP_INTFOFFSET,
	PMIC_BMFTOP_INTFLEN,
	PMIC_RG_BATON_32K_CK_PDN,
	PMIC_RG_FGADCFFTFCK_PDN,
	PMIC_RG_FGADCFDIG_CK_PDN,
	PMIC_RG_FGADCFANA_CK_PDN,
	PMIC_RG_G_BIF_1M_CK_PDN,
	PMIC_RG_BIF_X1_CK_PDN,
	PMIC_RG_BIF_X4_CK_PDN,
	PMIC_RG_BIF_X104_CK_PDN,
	PMIC_RG_BM_INTRP_CK_PDN,
	PMIC_RG_BMFTOP_CKPDN_CON0FRSV,
	PMIC_BMFTOP_CKPDN_CON0FSET,
	PMIC_BMFTOP_CKPDN_CON0FCLR,
	PMIC_RG_FGADCFANA_CK_CKSEL,
	PMIC_BMFTOP_CKSEL_CON0FSET,
	PMIC_BMFTOP_CKSEL_CON0FCLR,
	PMIC_RG_BIF_X4_CK_DIVSEL,
	PMIC_BMFTOP_CKDIVSEL_CON0FRSV,
	PMIC_BMFTOP_CKDIVSEL_CON0FSET,
	PMIC_BMFTOP_CKDIVSEL_CON0FCLR,
	PMIC_RG_BIF_X4_CK_PDN_HWEN,
	PMIC_RG_BIF_X104_CK_PDN_HWEN,
	PMIC_BMFTOP_CKHWEN_CON0FRSV,
	PMIC_BMFTOP_CKHWEN_CON0FSET,
	PMIC_BMFTOP_CKHWEN_CON0FCLR,
	PMIC_RG_FGFCK_TSTSEL,
	PMIC_RG_FGADCFANA_CK_TSTSEL,
	PMIC_RG_FG_CK_TSTFDIS,
	PMIC_RG_FGADCFSWRST,
	PMIC_RG_BATON_SWRST,
	PMIC_RG_BIF_SWRST,
	PMIC_RG_BATON_BATDEB_SWRST,
	PMIC_RG_BANK_FGADCFANA_SWRST,
	PMIC_RG_BANK_FGADC0_SWRST,
	PMIC_RG_BANK_FGADC1_SWRST,
	PMIC_RG_BANK_BATON_ANA_SWRST,
	PMIC_RG_BANK_BATON_SWRST,
	PMIC_RG_BANK_BIF_SWRST,
	PMIC_BMFTOP_RSTFCON0FSET,
	PMIC_BMFTOP_RSTFCON0FCLR,
	PMIC_RG_FGADCFRST_SRC_SEL,
	PMIC_BMFTOP_RSTFCON1FRSV,
	PMIC_BMFTOP_RSTFCON1FSET,
	PMIC_BMFTOP_RSTFCON1FCLR,
	PMIC_RG_INTFENBFG_BAT_H,
	PMIC_RG_INTFENBFG_BAT_L,
	PMIC_RG_INTFENBFG_CUR_H,
	PMIC_RG_INTFENBFG_CUR_L,
	PMIC_RG_INTFENBFG_ZCV,
	PMIC_RG_INT_ENBFG_NBCHARGE_L,
	PMIC_RG_INTFENBFG_IAVG_H,
	PMIC_RG_INTFENBFG_IAVG_L,
	PMIC_RG_INTFENBFG_DISCHARGE,
	PMIC_RG_INTFENBFG_CHARGE,
	PMIC_RG_BM_INT_EN_CON0FRSV,
	PMIC_BMFTOP_INTFCON0FSET,
	PMIC_BMFTOP_INTFCON0FCLR,
	PMIC_RG_INTFENBBATON_LV,
	PMIC_RG_INT_ENBBATON_BATFIN,
	PMIC_RG_INT_ENBBATON_BATFOUT,
	PMIC_RG_INT_ENBBIF,
	PMIC_BMFTOP_INTFCON1FSET,
	PMIC_BMFTOP_INTFCON1FCLR,
	PMIC_RG_INT_    BFG_BAT_H,
	PMIC_RG_INTF    BFG_BAT_L,
	PMIC_RG_INTF    BFG_CUR_H,
	PMIC_RG_INTF    BFG_CUR_L,
	PMIC_RG_INTF    BFG_ZCV,
	PMIC_RG_INT_    BFG_NBCHARGE_L,
	PMIC_RG_INTF    BFG_IAVG_H,
	PMIC_RG_INTF    BFG_IAVG_L,
	PMIC_RG_INTF    BFG_DISCHARGE,
	PMIC_RG_INTF    BFG_CHARGE,
	PMIC_RG_BM_INT_    BCON0FRSV,
	PMIC_BMFTOP_INTF    BCON0FSET,
	PMIC_BMFTOP_INTF    BCON0FCLR,
	PMIC_RG_INT_    BBATON_LV,
	PMIC_RG_INT_    BBATON_BATFIN,
	PMIC_RG_INT_    BBATON_BATFOUT,
	PMIC_RG_INT_    BBIF,
	PMIC_BMFTOP_INTF    BCON1FSET,
	PMIC_BMFTOP_INTF    BCON1FCLR,
	PMIC_RG_INT_STATUSFFG_BAT_H,
	PMIC_RG_INTFSTATUSFFG_BAT_L,
	PMIC_RG_INTFSTATUSFFG_CUR_H,
	PMIC_RG_INTFSTATUSFFG_CUR_L,
	PMIC_RG_INTFSTATUSFFG_ZCV,
	PMIC_RG_INT_STATUSFFG_NBCHARGE_L,
	PMIC_RG_INTFSTATUSFFG_IAVG_H,
	PMIC_RG_INTFSTATUSFFG_IAVG_L,
	PMIC_RG_INTFSTATUSFFG_DISCHARGE,
	PMIC_RG_INTFSTATUSFFG_CHARGE,
	PMIC_RG_BM_INT_STATUS0FRSV,
	PMIC_RG_INTFSTATUSFBATON_LV,
	PMIC_RG_INT_STATUSFBATON_BATFIN,
	PMIC_RG_INT_STATUSFBATON_BATFOUT,
	PMIC_RG_INT_STATUSFBIF,
	PMIC_RG_INT_RAW_STATUSFFG_BAT_H,
	PMIC_RG_INTFRAW_STATUSFFG_BAT_L,
	PMIC_RG_INTFRAW_STATUSFFG_CUR_H,
	PMIC_RG_INTFRAW_STATUSFFG_CUR_L,
	PMIC_RG_INTFRAW_STATUSFFG_ZCV,
	PMIC_RG_INT_RAW_STATUSFFG_NBCHARGE_L,
	PMIC_RG_INTFRAW_STATUSFFG_IAVG_H,
	PMIC_RG_INTFRAW_STATUSFFG_IAVG_L,
	PMIC_RG_INTFRAW_STATUSFFG_DISCHARGE,
	PMIC_RG_INTFRAW_STATUSFFG_CHARGE,
	PMIC_RG_BM_INT_RAW_STATUSFRSV,
	PMIC_RG_INTFRAW_STATUSFBATON_LV,
	PMIC_RG_INT_RAW_STATUSFBATON_BATFIN,
	PMIC_RG_INT_RAW_STATUSFBATON_BATFOUT,
	PMIC_RG_INT_RAW_STATUSFBIF,
	PMIC_POLARITY,
	PMIC_RG_BM_ ONBFLAGFSEL,
	PMIC_RG_BM_ ONBGRPFSEL,
	PMIC_RG_BMFTOP_RSV0,
	PMIC_BMFFGADCFKEY,
	PMIC_BMFBATON_KEY,
	PMIC_BMFBIF_KEY,
	PMIC_FGADCFANA_ANA_ID,
	PMIC_FGADCFANA_DIG_ID,
	PMIC_FGADCFANA_ANA_MINORFREV,
	PMIC_FGADCFANA_ANA_MAJORFREV,
	PMIC_FGADCFANA_DIG_MINORFREV,
	PMIC_FGADCFANA_DIG_MAJORFREV,
	PMIC_FGADCFANA_DSNFCBS,
	PMIC_FGADCFANA_DSNFBIX,
	PMIC_FGADCFANA_DSNFESP,
	PMIC_FGADCFANA_DSNFFPI,
	PMIC_RG_FGANALOGTEST,
	PMIC_RG_FGINTMODE,
	PMIC_RG_SPARE,
	PMIC_RG_CHOP_EN,
	PMIC_FG_RNG_BITF ODE,
	PMIC_FG_RNG_BITFSW,
	PMIC_FG_RNG_ENFMODE,
	PMIC_FG_RNG_ENFSW,
	PMIC_DA_FG_RNG_EN,
	PMIC_DA_FG_RNG_BIT,
	PMIC_DA_FGCAL_EN,
	PMIC_DA_FGADCFEN,
	PMIC_FG_DWA_T0,
	PMIC_FG_DWA_T1,
	PMIC_FG_DWA_RST_ ODE,
	PMIC_FG_DWA_RST_SW,
	PMIC_DA_DWA_RST,
	PMIC_DA_FG_RST,
	PMIC_FGADCFANA_ELRFLEN,
	PMIC_RG_FGADCFGAINERR_CAL,
	PMIC_RG_FG_OFFSET_SWAP,
	PMIC_FGADC0_ANA_ID,
	PMIC_FGADC0_DIG_ID,
	PMIC_FGADC0_ANA_MINORFREV,
	PMIC_FGADC0_ANA_MAJORFREV,
	PMIC_FGADC0_DIG_MINORFREV,
	PMIC_FGADC0_DIG_MAJORFREV,
	PMIC_FGADC0_DSNFCBS,
	PMIC_FGADC0_DSNFBIX,
	PMIC_FGADC0_DSNFESP,
	PMIC_FGADC0_DSNFFPI,
	PMIC_FG_ON,
	PMIC_FG_CAL,
	PMIC_FG_AUTOCALRATE,
	PMIC_FG_SON_SLP_EN,
	PMIC_FG_SOFF_SLP_EN,
	PMIC_FG_ZCV_DETFEN,
	PMIC_FG_AUXADCFR,
	PMIC_FG_IAVG_ ODE,
	PMIC_FG_SW_READ_PRE,
	PMIC_FG_SW_RSTCLR,
	PMIC_FG_SW_CR,
	PMIC_FG_SW_CLEAR,
	PMIC_FG_SON_FP_EN,
	PMIC_FG_SON_SLP_HS,
	PMIC_FG_OFFSET_RST,
	PMIC_FG_TIME_RST,
	PMIC_FG_CHARGE_RST,
	PMIC_FG_N_CHARGE_RST,
	PMIC_FG_SOFF_RST,
	PMIC_FG_VA_ERR_RST,
	PMIC_FG_LATCHDATA_ST,
	PMIC_EVENT_FG_BAT_H,
	PMIC_EVENT_FG_BAT_L,
	PMIC_EVENT_FG_CUR_H,
	PMIC_EVENT_FG_CUR_L,
	PMIC_EVENT_FG_ZCV,
	PMIC_EVENT_FG_NBCHARGE_L,
	PMIC_EVENT_FG_IAVG_H,
	PMIC_EVENT_FG_IAVG_L,
	PMIC_EVENT_FG_DISCHARGE,
	PMIC_EVENT_FG_CHARGE,
	PMIC_FG_OSR1,
	PMIC_FG_OSR2,
	PMIC_FG_FP_RECAL_EN,
	PMIC_FG_CUR_OV_MULT,
	PMIC_FG_ADJ_OFFSET_EN,
	PMIC_FG_ADCFAUTORST,
	PMIC_FG_ADCFRSTDETECT,
	PMIC_FG_VA_ERR,
	PMIC_FG_VA_AON,
	PMIC_FG_VA_AOFF,
	PMIC_FG_SON_SW,
	PMIC_FG_SON_SW_MODE,
	PMIC_PWR_FG_VA_ACK,
	PMIC_PWR_FG_VA_REQ,
	PMIC_FG_VA_ACK_SW,
	PMIC_FG_VA_ACK_SW_ ODE,
	PMIC_FG_VA_REQ_SW,
	PMIC_FG_VA_REQ_SW_ ODE,
	PMIC_FGADCFCON5FRSV,
	PMIC_FG_RSTB_STATUS,
	PMIC_FG_CAR_15_00,
	PMIC_FG_CAR_31_16,
	PMIC_FG_BAT_LTH_15_00,
	PMIC_FG_BAT_LTH_31_16,
	PMIC_FG_BAT_HTH_15_00,
	PMIC_FG_BAT_HTH_31_16,
	PMIC_FG_NCAR_15_00,
	PMIC_FG_NCAR_31_16,
	PMIC_FG_NBCHARGE_LTH_15_00,
	PMIC_FG_NBCHARGE_LTH_31_16,
	PMIC_FG_IAVG_15_00,
	PMIC_FG_IAVG_27_16,
	PMIC_FG_IAVG_VLD,
	PMIC_FG_IAVG_LTH_15_00,
	PMIC_FG_IAVG_LTH_28_16,
	PMIC_FG_IAVG_HTH_15_00,
	PMIC_FG_IAVG_HTH_28_16,
	PMIC_FG_NTERF15_00,
	PMIC_FG_NTERF29_16,
	PMIC_FG_SON_SLP_CUR_TH,
	PMIC_FG_SON_SLP_TIME,
	PMIC_FG_SON_DETFTIME,
	PMIC_FG_SOFF_SLP_CUR_TH,
	PMIC_FG_SOFF_SLP_TIME,
	PMIC_FG_SOFF_DETFTIME,
	PMIC_FG_SOFF_TIME_15_00,
	PMIC_FG_SOFF_TIME_29_16,
	PMIC_FG_SOFF,
	PMIC_FG_ZCV_DETFIV,
	PMIC_FGADCFZCV_CON0FRSV,
	PMIC_FG_ZCV_CURR,
	PMIC_FG_ZCV_CAR_15_00,
	PMIC_FG_ZCV_CAR_31_16,
	PMIC_FG_ZCV_CAR_TH_15_00,
	PMIC_FG_ZCV_CAR_TH_30_16,
	PMIC_FGADC1_ANA_ID,
	PMIC_FGADC1_DIG_ID,
	PMIC_FGADC1_ANA_MINORFREV,
	PMIC_FGADC1_ANA_MAJORFREV,
	PMIC_FGADC1_DIG_MINORFREV,
	PMIC_FGADC1_DIG_MAJORFREV,
	PMIC_FGADC1_DSNFCBS,
	PMIC_FGADC1_DSNFBIX,
	PMIC_FGADC1_DSNFESP,
	PMIC_FGADC1_DSNFFPI,
	PMIC_FG_R_CURR,
	PMIC_FG_CURRENT_OUT,
	PMIC_FG_CUR_LTH,
	PMIC_FG_CUR_HTH,
	PMIC_FG_CIC2,
	PMIC_FG_OFFSET,
	PMIC_FG_ADJUSTFOFFSET_VALUE,
	PMIC_FG_GAIN,
	PMIC_FG_MODE,
	PMIC_FG_RSTFSW,
	PMIC_FG_FGCAL_ENFSW,
	PMIC_FG_FGADCFENBSW,
	PMIC_RG_SYSTEM_INFO_CON0,
	PMIC_RG_SYSTEM_INFO_CON1,
	PMIC_RG_SYSTEM_INFO_CON2,
	PMIC_BATON_ANA_ANA_ID,
	PMIC_BATON_ANA_DIG_ID,
	PMIC_BATON_ANA_ANA_MINORFREV,
	PMIC_BATON_ANA_ANA_MAJORFREV,
	PMIC_BATON_ANA_DIG_MINORFREV,
	PMIC_BATON_ANA_DIG_MAJORFREV,
	PMIC_BATON_ANA_DSNFCBS,
	PMIC_BATON_ANA_DSNFBIX,
	PMIC_BATON_ANA_DSNFESP,
	PMIC_BATON_ANA_DSNFFPI,
	PMIC_RG_BATON_EN,
	PMIC_RG_BIF_BATID_SW_EN,
	PMIC_RG_QI_BATON_LTFEN,
	PMIC_RG_BATON_HT_EN,
	PMIC_DA_BATON_HT_EN,
	PMIC_AD_BATON_UNDET,
	PMIC_ADFBATON_UNDET_RAW,
	PMIC_DA_BIF_TX_EN,
	PMIC_DA_BIF_TX_DATA,
	PMIC_DA_BIF_RX_EN,
	PMIC_AD_BIF_RX_DATA,
	PMIC_BATON_ANA_ID,
	PMIC_BATON_DIG_ID,
	PMIC_BATON_ANA_MINORFREV,
	PMIC_BATON_ANA_MAJORFREV,
	PMIC_BATON_DIG_MINORFREV,
	PMIC_BATON_DIG_MAJORFREV,
	PMIC_BATON_DSNFCBS,
	PMIC_BATON_DSNFBIX,
	PMIC_BATON_DSNFESP,
	PMIC_BATON_DSNFFPI,
	PMIC_RG_BATON_DEBOUNCE_WND,
	PMIC_RG_BATON_DEBOUNCE_THD,
	PMIC_RG_BATON_CHRDETFTESTMODE,
	PMIC_RG_BATON_UNDET_TESTMODE,
	PMIC_RG_BATON_AUXADCFTESTMODE,
	PMIC_RG_BATON_FGADCFTESTMODE,
	PMIC_RG_BATON_RTC_TESTMODE,
	PMIC_RG_BATON_BIF_TESTMODE,
	PMIC_RG_BATON_VBIF28_REQ_TESTMODE,
	PMIC_RG_BATON_VBIF28_ACK_TESTMODE,
	PMIC_RG_BATON_CHRDETFSW,
	PMIC_RG_BATON_UNDET_SW,
	PMIC_RG_BATON_AUXADCFSW,
	PMIC_RG_BATON_FGADCFSW,
	PMIC_RG_BATON_RTC_SW,
	PMIC_RG_BATON_BIF_SW,
	PMIC_RG_BATON_VBIF28_REQ_SW,
	PMIC_RG_BATON_VBIF28_ACK_SW,
	PMIC_BATON_DEB,
	PMIC_BATON_AUXADCFSET,
	PMIC_BATON_DEB_VLD,
	PMIC_BATON_BIF_STATUS,
	PMIC_BATON_RTC_STATUS,
	PMIC_BATON_FGADCFSTATUS,
	PMIC_BATON_AUXADCFTRIG,
	PMIC_BATON_CHRDETFDEB,
	PMIC_PWR_BATON_VBIF28_ACK,
	PMIC_PWR_BATON_VBIF28_REQ,
	PMIC_BATON_RSV_0,
	PMIC_BIF_ANA_ID,
	PMIC_BIF_DIG_ID,
	PMIC_BIF_ANA_MINORFREV,
	PMIC_BIF_ANA_MAJORFREV,
	PMIC_BIF_DIG_MINORFREV,
	PMIC_BIF_DIG_MAJORFREV,
	PMIC_BIF_DSNFCBS,
	PMIC_BIF_DSNFBIX,
	PMIC_BIF_ESP,
	PMIC_BIF_DSNFFPI,
	PMIC_BIFFCOMMAND_0,
	PMIC_BIF_COMMAND_1,
	PMIC_BIF_COMMAND_2,
	PMIC_BIF_COMMAND_3,
	PMIC_BIF_COMMAND_4,
	PMIC_BIF_COMMAND_5,
	PMIC_BIF_COMMAND_6,
	PMIC_BIF_COMMAND_7,
	PMIC_BIF_COMMAND_8,
	PMIC_BIF_COMMAND_9,
	PMIC_BIF_COMMAND_10,
	PMIC_BIF_COMMAND_11,
	PMIC_BIF_COMMAND_12,
	PMIC_BIF_COMMAND_13,
	PMIC_BIF_COMMAND_14,
	PMIC_BIF_RSV,
	PMIC_BIF_COMMAND_TYPE,
	PMIC_BIF_LOGIC_0FSET,
	PMIC_BIF_LOGIC_1FSET,
	PMIC_BIF_STOP_SET,
	PMIC_BIF_DEBOUNCE_EN,
	PMIC_BIF_READ_EXPECT_NUM,
	PMIC_BIF_TRASACT_TRIGGER,
	PMIC_BIF_DATA_NUM,
	PMIC_BIF_RESPONSE,
	PMIC_BIF_DATA_0,
	PMIC_BIF_ACK_0,
	PMIC_BIF_ERR_0,
	PMIC_BIF_DATA_1,
	PMIC_BIF_ACK_1,
	PMIC_BIF_ERR_1,
	PMIC_BIF_DATA_2,
	PMIC_BIF_ACK_2,
	PMIC_BIF_ERR_2,
	PMIC_BIF_DATA_3,
	PMIC_BIF_ACK_3,
	PMIC_BIF_ERR_3,
	PMIC_BIF_DATA_4,
	PMIC_BIF_ACK_4,
	PMIC_BIF_ERR_4,
	PMIC_BIF_DATA_5,
	PMIC_BIF_ACK_5,
	PMIC_BIF_ERR_5,
	PMIC_BIF_DATA_6,
	PMIC_BIF_ACK_6,
	PMIC_BIF_ERR_6,
	PMIC_BIF_DATA_7,
	PMIC_BIF_ACK_7,
	PMIC_BIF_ERR_7,
	PMIC_BIF_DATA_8,
	PMIC_BIF_ACK_8,
	PMIC_BIF_ERR_8,
	PMIC_BIF_DATA_9,
	PMIC_BIF_ACK_9,
	PMIC_BIF_ERR_9,
	PMIC_BIF_TESTF ODE0,
	PMIC_BIF_TESTF ODE1,
	PMIC_BIF_TESTF ODE2,
	PMIC_BIF_TESTF ODE3,
	PMIC_BIF_TESTF ODE4,
	PMIC_BIF_TESTF ODE5,
	PMIC_BIF_TESTF ODE6,
	PMIC_BIF_TESTF ODE7,
	PMIC_BIF_TESTF ODE8,
	PMIC_BIF_BAT_LOSTFSW,
	PMIC_BIF_RX_DATAFSW,
	PMIC_BIF_TX_DATAFSW,
	PMIC_BIF_RX_ENFSW,
	PMIC_BIF_TX_ENFSW,
	PMIC_BIF_BACK_NORMAL,
	PMIC_BIF_IRQFCLR,
	PMIC_BIF_IRQ,
	PMIC_BIF_TIMEOUT,
	PMIC_BIF_BAT_UNDET,
	PMIC_BIF_TOTAL_VALID,
	PMIC_BIF_BUSFSTATUS,
	PMIC_BIF_POWERFUP_COUNT,
	PMIC_BIF_POWERFUP,
	PMIC_BIF_RX_ERRBUNKNOWN,
	PMIC_BIF_RX_ERRBINSUFF,
	PMIC_BIF_RX_ERRBLOWPHASE,
	PMIC_BIF_RXFSTATE,
	PMIC_BIF_FLOW_CTL_STATE,
	PMIC_BIF_TXFSTATE,
	PMIC_BIF_TX_DATAFFIANL,
	PMIC_BIF_RX_DATAFSAMPLING,
	PMIC_BIF_RX_DATAFRECOVERY,
	PMIC_RG_BATON_HT_EN_PRE,
	PMIC_RG_BATON_HT_EN_DLY_TIME,
	PMIC_BIF_TIMEOUT_SET,
	PMIC_BIF_RX_DEG_WND,
	PMIC_BIF_RX_DEG_EN,
	PMIC_BIF_RSV1,
	PMIC_BIF_RSV0,
	PMIC_HK_TOP_ANA_ID,
	PMIC_HK_TOP_DIG_ID,
	PMIC_HK_TOP_ANA_MINORFREV,
	PMIC_HK_TOP_ANA_MAJORFREV,
	PMIC_HK_TOP_DIG_MINORFREV,
	PMIC_HK_TOP_DIG_MAJORFREV,
	PMIC_HK_TOP_CBS,
	PMIC_HK_TOP_BIX,
	PMIC_HK_TOP_ESP,
	PMIC_HK_TOP_FPI,
	PMIC_HK_CLKBOFFSET,
	PMIC_HK_RSTFOFFSET,
	PMIC_HK_INTFOFFSET,
	PMIC_HK_INTFLEN,
	PMIC_RG_AUXADCF26M_CK_PDN_HWEN,
	PMIC_RG_AUXADCF26M_CK_PDN,
	PMIC_RG_AUXADCFCK_PDN_HWEN,
	PMIC_RG_AUXADCFCK_PDN,
	PMIC_RG_AUXADCFRNG_CK_PDN_HWEN,
	PMIC_RG_AUXADCFRNG_CK_PDN,
	PMIC_RG_AUXADCF1M_CK_PDN,
	PMIC_RG_AUXADCF32K_CK_PDN,
	PMIC_RG_HK_INTRP_CK_PDN_HWEN,
	PMIC_RG_HK_INTRP_CK_PDN,
	PMIC_RG_AUXADCF26M_CK_TSTSEL,
	PMIC_RG_AUXADCFCK_TSTSEL,
	PMIC_RG_AUXADCFRNG_CK_TSTSEL,
	PMIC_RG_AUXADCF1M_CK_TSTSEL,
	PMIC_RG_AUXADCF32K_CK_TSTSEL,
	PMIC_RG_HK_INTRP_CK_TSTSEL,
	PMIC_RG_AUXADCFRST,
	PMIC_RG_AUXADCFREG_RST,
	PMIC_BANK_HK_TOP_SWRST,
	PMIC_BANK_AUXADCFSWRST,
	PMIC_BANK_AUXADCFDIG_1FSWRST,
	PMIC_BANK_AUXADCFDIG_2FSWRST,
	PMIC_BANK_AUXADCFDIG_3FSWRST,
	PMIC_BANK_AUXADCFDIG_4_SWRST,
	PMIC_RG_INT_ENBBAT_H,
	PMIC_RG_INTFENBBAT_L,
	PMIC_RG_INTFENBBAT2_H,
	PMIC_RG_INTFENBBAT2_L,
	PMIC_RG_INTFENBBAT_TEMP_H,
	PMIC_RG_INTFENBBAT_TEMP_L,
	PMIC_RG_INTFENBTHRBH,
	PMIC_RG_INTFENBTHRFL,
	PMIC_RG_INTFENBAUXADCFIMP,
	PMIC_RG_INTFENBNAG_C_DLTV,
	PMIC_HK_INTFCON0FSET,
	PMIC_HK_INTFCON0FCLR,
	PMIC_RG_INT_    BBAT_H,
	PMIC_RG_INTF    BBAT_L,
	PMIC_RG_INTF    BBAT2_H,
	PMIC_RG_INTF    BBAT2_L,
	PMIC_RG_INTF    BBAT_TEMP_H,
	PMIC_RG_INTF    BBAT_TEMP_L,
	PMIC_RG_INTF    BTHRBH,
	PMIC_RG_INTF    BTHRBL,
	PMIC_RG_INTF    BAUXADCFIMP,
	PMIC_RG_INTF    BNAG_C_DLTV,
	PMIC_HK_INTF    BCON0FSET,
	PMIC_HK_INTF    BCON0FCLR,
	PMIC_RG_INT_STATUSFBAT_H,
	PMIC_RG_INTFSTATUSFBAT_L,
	PMIC_RG_INTFSTATUSFBAT2_H,
	PMIC_RG_INTFSTATUSFBAT2_L,
	PMIC_RG_INTFSTATUSFBAT_TEMP_H,
	PMIC_RG_INTFSTATUSFBAT_TEMP_L,
	PMIC_RG_INTFSTATUSFTHRBH,
	PMIC_RG_INTFSTATUSFTHRBL,
	PMIC_RG_INTFSTATUSFAUXADCFIMP,
	PMIC_RG_INTFSTATUSFNAG_C_DLTV,
	PMIC_RG_INT_RAW_STATUSFBAT_H,
	PMIC_RG_INTFRAW_STATUSFBAT_L,
	PMIC_RG_INTFRAW_STATUSFBAT2_H,
	PMIC_RG_INTFRAW_STATUSFBAT2_L,
	PMIC_RG_INTFRAW_STATUSFBAT_TEMP_H,
	PMIC_RG_INTFRAW_STATUSFBAT_TEMP_L,
	PMIC_RG_INTFRAW_STATUSFTHRBH,
	PMIC_RG_INTFRAW_STATUSFTHRBL,
	PMIC_RG_INTFRAW_STATUSFAUXADCFIMP,
	PMIC_RG_INTFRAW_STATUSFNAG_C_DLTV,
	PMIC_RG_CLKB ONBFLAGFEN,
	PMIC_RG_CLKB ONBFLAGFSEL,
	PMIC_RG_INTF ONBFLAGFEN,
	PMIC_RG_INTF ONBFLAGFSEL,
	PMIC_RG_HK_ ONBFLAGFSEL,
	PMIC_RG_ ONBFLAGFSELFAUXADC,
	PMIC_RG_ADCINBVSEN_MUXFEN,
	PMIC_RG_BATON_TDETFEN,
	PMIC_RG_ADCINBVSEN_EXT_BATON_EN,
	PMIC_RG_ADCINBVBATFEN,
	PMIC_RG_ADCINBVSEN_EN,
	PMIC_RG_ADCINBCHRBEN,
	PMIC_RG_AUXADCFDIFFBUFFSWEN,
	PMIC_RG_AUXADCFDIFFBUFFEN,
	PMIC_DA_ADCINBVBATFEN,
	PMIC_DA_AUXADCFVBATFEN,
	PMIC_DA_ADCINBVSEN_MUXFEN,
	PMIC_DA_ADCINBVSEN_EN,
	PMIC_DA_ADCINBCHRBEN,
	PMIC_DA_BATON_TDETFEN,
	PMIC_DA_ADCINBBATID_SW_EN,
	PMIC_DA_AUXADCFDIFFBUFFEN,
	PMIC_RG_HK_STRUP_AUXADCFSTART_SW,
	PMIC_RG_HK_STRUP_AUXADCFRSTB_SW,
	PMIC_RG_HK_STRUP_AUXADCFSTART_SEL,
	PMIC_RG_HK_STRUP_AUXADCFRSTB_SEL,
	PMIC_RG_HK_STRUP_AUXADCFRPCNTF  X,
	PMIC_RG_VAUX18_AUXADCFSTBFSWEN,
	PMIC_RG_VAUX18_AUXADCFSTBFEN,
	PMIC_RG_VAUX18_AUXADCFACK_SWEN,
	PMIC_RG_VAUX18_AUXADCFACK_EN,
	PMIC_RG_VBIF28_AUXADCFSTBFSWEN,
	PMIC_RG_VBIF28_AUXADCFSTBFEN,
	PMIC_RG_VBIF28_AUXADCFACK_SWEN,
	PMIC_RG_VBIF28_AUXADCFACK_EN,
	PMIC_DD_AUXADCFVAUX18_REQ,
	PMIC_DD_VAUX18_AUXADCFSTB,
	PMIC_DD_AUXADCFVAUX18_PWDB,
	PMIC_DD_VAUX18_AUXADCFACK,
	PMIC_DD_AUXADCFVBIF28_REQ,
	PMIC_DD_VBIF28_AUXADCFSTB,
	PMIC_DD_AUXADCFVBIF28_PWDB,
	PMIC_DD_VBIF28_AUXADCFACK,
	PMIC_HK_AUXADCFKEY,
	PMIC_AUXADCFANA_ID,
	PMIC_AUXADCFDIG_ID,
	PMIC_AUXADCFANA_MINORFREV,
	PMIC_AUXADCFANA_MAJORFREV,
	PMIC_AUXADCFDIG_MINORFREV,
	PMIC_AUXADCFDIG_MAJORFREV,
	PMIC_AUXADCFDSNFCBS,
	PMIC_AUXADCFDSNFBIX,
	PMIC_AUXADCFDSNFESP,
	PMIC_AUXADCFDSNFFPI,
	PMIC_RG_AUXFRSV,
	PMIC_RG_AUXADCFCALI,
	PMIC_RG_VBUFFBYP,
	PMIC_RG_VBUFFCALEN,
	PMIC_RG_VBUFFEXTEN,
	PMIC_RG_AUXADCFRNG_EN,
	PMIC_RG_AUXADCFNOISE_RES,
	PMIC_RG_AUXADCFPULLH_EN,
	PMIC_AUXADCFELRFLEN,
	PMIC_RG_EFUSE_AUXADCFNDIF_EN,
	PMIC_AUXADCFDIG_1FANA_ID,
	PMIC_AUXADCFDIG_1_DIG_ID,
	PMIC_AUXADCFDIG_1FANA_MINORFREV,
	PMIC_AUXADCFDIG_1_ANA_MAJORFREV,
	PMIC_AUXADCFDIG_1_DIG_MINORFREV,
	PMIC_AUXADCFDIG_1_DIG_MAJORFREV,
	PMIC_AUXADCFDIG_1_DSNFCBS,
	PMIC_AUXADCFDIG_1_DSNFBIX,
	PMIC_AUXADCFDIG_1_DSNFESP,
	PMIC_AUXADCFDIG_1_DSNFFPI,
	PMIC_AUXADCFADCFOUT_CH0,
	PMIC_AUXADCFADCFRDY_CH0,
	PMIC_AUXADCFADCFOUT_CH1,
	PMIC_AUXADCFADCFRDY_CH1,
	PMIC_AUXADCFADCFOUT_CH2,
	PMIC_AUXADCFADCFRDY_CH2,
	PMIC_AUXADCFADCFOUT_CH3,
	PMIC_AUXADCFADCFRDY_CH3,
	PMIC_AUXADCFADCFOUT_CH4,
	PMIC_AUXADCFADCFRDY_CH4,
	PMIC_AUXADCFADCFOUT_CH5,
	PMIC_AUXADCFADCFRDY_CH5,
	PMIC_AUXADCFADCFOUT_CH6,
	PMIC_AUXADCFADCFRDY_CH6,
	PMIC_AUXADCFADCFOUT_CH7,
	PMIC_AUXADCFADCFRDY_CH7,
	PMIC_AUXADCFADCFOUT_CH8,
	PMIC_AUXADCFADCFRDY_CH8,
	PMIC_AUXADCFADCFOUT_CH9,
	PMIC_AUXADCFADCFRDY_CH9,
	PMIC_AUXADCFADCFOUT_CH10,
	PMIC_AUXADCFADCFRDY_CH10,
	PMIC_AUXADCFADCFOUT_CH11,
	PMIC_AUXADCFADCFRDY_CH11,
	PMIC_AUXADCFADCFOUT_CH12_15,
	PMIC_AUXADCFADCFRDY_CH12_15,
	PMIC_AUXADCFADCFOUT_CH7FBY_GPS,
	PMIC_AUXADCFADCFRDY_CH7FBY_GPS,
	PMIC_AUXADCFADCFOUT_CH7FBY_MD,
	PMIC_AUXADCFADCFRDY_CH7FBY_MD,
	PMIC_AUXADCFADCFOUT_CH7FBY_AP,
	PMIC_AUXADCFADCFRDY_CH7FBY_AP,
	PMIC_AUXADCFADCFOUT_CH4FBY_MD,
	PMIC_AUXADCFADCFRDY_CH4FBY_MD,
	PMIC_AUXADCFADCFOUT_PWRON_PCHR,
	PMIC_AUXADCFADCFRDY_PWRON_PCHR,
	PMIC_AUXADCFADCFOUT_WAKEUP_PCHR,
	PMIC_AUXADCFADCFRDY_WAKEUP_PCHR,
	PMIC_AUXADCFADCFOUT_CH0FBY_MD,
	PMIC_AUXADCFADCFRDY_CH0FBY_MD,
	PMIC_AUXADCFADCFOUT_CH0FBY_AP,
	PMIC_AUXADCFADCFRDY_CH0FBY_AP,
	PMIC_AUXADCFADCFOUT_CH1FBY_MD,
	PMIC_AUXADCFADCFRDY_CH1FBY_MD,
	PMIC_AUXADCFADCFOUT_CH1FBY_AP,
	PMIC_AUXADCFADCFRDY_CH1FBY_AP,
	PMIC_AUXADCFADCFOUT_FGADCFPCHR,
	PMIC_AUXADCFADCFRDY_FGADCFPCHR,
	PMIC_AUXADCFADCFOUT_BATFPLUGIN_PCHR,
	PMIC_AUXADCFADCFRDY_BATFPLUGIN_PCHR,
	PMIC_AUXADCFADCFOUT_RAW,
	PMIC_AUXADCFADCFOUT_DCXO_BY_GPS,
	PMIC_AUXADCFADCFRDY_DCXO_BY_GPS,
	PMIC_AUXADCFADCFOUT_DCXO_BY_MD,
	PMIC_AUXADCFADCFRDY_DCXO_BY_MD,
	PMIC_AUXADCFADCFOUT_DCXO_BY_AP,
	PMIC_AUXADCFADCFRDY_DCXO_BY_AP,
	PMIC_AUXADCFADCFOUT_BATID,
	PMIC_AUXADCFADCFRDY_BATID,
	PMIC_AUXADCFADCFOUT_CH4FBY_THR1,
	PMIC_AUXADCFADCFRDY_CH4FBY_THR1,
	PMIC_AUXADCFADCFOUT_CH4FBY_THR2,
	PMIC_AUXADCFADCFRDY_CH4FBY_THR2,
	PMIC_AUXADCFADCFOUT_CH4FBY_THR3,
	PMIC_AUXADCFADCFRDY_CH4FBY_THR3,
	PMIC_AUXADCFADCFBUSYFIN,
	PMIC_AUXADCFADCFBUSYFIN_WAKEUP,
	PMIC_AUXADCFADCFBUSYFIN_DCXO_GPS_AP,
	PMIC_AUXADCFADCFBUSYFIN_DCXO_GPS_MD,
	PMIC_AUXADCFADCFBUSYFIN_DCXO_GPS,
	PMIC_AUXADCFADCFBUSYFIN_SHARE,
	PMIC_AUXADCFADCFBUSYFIN_FGADCFPCHR,
	PMIC_AUXADCFADCFBUSYFIN_GPS_AP,
	PMIC_AUXADCFADCFBUSYFIN_GPS_MD,
	PMIC_AUXADCFADCFBUSYFIN_GPS,
	PMIC_AUXADCFADCFBUSYFIN_THRBMD,
	PMIC_AUXADCFADCFBUSYFIN_BATFPLUGIN_PCHR,
	PMIC_AUXADCFADCFBUSYFIN_BATID,
	PMIC_AUXADCFADCFBUSYFIN_PWRON,
	PMIC_AUXADCFADCFBUSYFIN_THR1,
	PMIC_AUXADCFADCFBUSYFIN_THR2,
	PMIC_AUXADCFADCFBUSYFIN_THR3,
	PMIC_AUXADCFDIG_2FANA_ID,
	PMIC_AUXADCFDIG_2_DIG_ID,
	PMIC_AUXADCFDIG_2FANA_MINORFREV,
	PMIC_AUXADCFDIG_2_ANA_MAJORFREV,
	PMIC_AUXADCFDIG_2_DIG_MINORFREV,
	PMIC_AUXADCFDIG_2_DIG_MAJORFREV,
	PMIC_AUXADCFDIG_2_DSNFCBS,
	PMIC_AUXADCFDIG_2_DSNFBIX,
	PMIC_AUXADCFDIG_2_DSNFESP,
	PMIC_AUXADCFDIG_2_DSNFFPI,
	PMIC_AUXADCFRQST_CH0,
	PMIC_AUXADCFRQST_CH1,
	PMIC_AUXADCFRQST_CH2,
	PMIC_AUXADCFRQST_CH3,
	PMIC_AUXADCFRQST_CH4,
	PMIC_AUXADCFRQST_CH5,
	PMIC_AUXADCFRQST_CH6,
	PMIC_AUXADCFRQST_CH7,
	PMIC_AUXADCFRQST_CH8,
	PMIC_AUXADCFRQST_CH9,
	PMIC_AUXADCFRQST_CH10,
	PMIC_AUXADCFRQST_CH11,
	PMIC_AUXADCFRQST_CH12,
	PMIC_AUXADCFRQST_CH13,
	PMIC_AUXADCFRQST_CH14,
	PMIC_AUXADCFRQST_CH15,
	PMIC_AUXADCFRQST_CH0_BY_MD,
	PMIC_AUXADCFRQST_CH1_BY_MD,
	PMIC_AUXADCFRQST_CH4FBY_MD,
	PMIC_AUXADCFRQST_CH7FBY_MD,
	PMIC_AUXADCFRQST_CH7FBY_GPS,
	PMIC_AUXADCFRQST_DCXO_BY_MD,
	PMIC_AUXADCFRQST_DCXO_BY_GPS,
	PMIC_AUXADCFRQST_BATID,
	PMIC_AUXADCFRQST_CH4FBY_THR1,
	PMIC_AUXADCFRQST_CH4FBY_THR2,
	PMIC_AUXADCFRQST_CH4FBY_THR3,
	PMIC_AUXADCFRQST_RSV1,
	PMIC_AUXADCFDIG_3FANA_ID,
	PMIC_AUXADCFDIG_3_DIG_ID,
	PMIC_AUXADCFDIG_3FANA_MINORFREV,
	PMIC_AUXADCFDIG_3_ANA_MAJORFREV,
	PMIC_AUXADCFDIG_3_DIG_MINORFREV,
	PMIC_AUXADCFDIG_3_DIG_MAJORFREV,
	PMIC_AUXADCFDIG_3_DSNFCBS,
	PMIC_AUXADCFDIG_3_DSNFBIX,
	PMIC_AUXADCFDIG_3_DSNFESP,
	PMIC_AUXADCFDIG_3_DSNFFPI,
	PMIC_AUXADCFCK_ON_EXTD,
	PMIC_AUXADCFSRCLKENFSRC_SEL,
	PMIC_AUXADCFADCFPWDB,
	PMIC_AUXADCFADCFPWDB_SWCTRL,
	PMIC_AUXADCFSTRUP_CK_ON_ENB,
	PMIC_AUXADCFSRCLKENFCK_EN,
	PMIC_AUXADCFCK_AON_GPS,
	PMIC_AUXADCFCK_AON_MD,
	PMIC_AUXADCFCK_AON,
	PMIC_AUXADCFCON0FSET,
	PMIC_AUXADCFCON0FCLR,
	PMIC_AUXADCFAVG_NUM_SMALL,
	PMIC_AUXADCFAVG_NUM_LARGE,
	PMIC_AUXADCFSPL_NUM,
	PMIC_AUXADCFAVG_NUM_SEL,
	PMIC_AUXADCFAVG_NUM_SEL_SHARE,
	PMIC_AUXADCFAVG_NUM_SEL_LBAT,
	PMIC_AUXADCFAVG_NUM_SEL_BAT_TEMP,
	PMIC_AUXADCFAVG_NUM_SEL_WAKEUP,
	PMIC_AUXADCFSPL_NUM_LARGE,
	PMIC_AUXADCFSPL_NUM_SLEEP,
	PMIC_AUXADCFSPL_NUM_SLEEP_SEL,
	PMIC_AUXADCFSPL_NUM_SEL,
	PMIC_AUXADCFSPL_NUM_SEL_SHARE,
	PMIC_AUXADCFSPL_NUM_SEL_LBAT,
	PMIC_AUXADCFSPL_NUM_SEL_BAT_TEMP,
	PMIC_AUXADCFSPL_NUM_SEL_WAKEUP,
	PMIC_AUXADCFSPL_NUM_CH0,
	PMIC_AUXADCFSPL_NUM_CH3,
	PMIC_AUXADCFSPL_NUM_CH7,
	PMIC_AUXADCFAVG_NUM_LBAT,
	PMIC_AUXADCFAVG_NUM_CH7,
	PMIC_AUXADCFAVG_NUM_CH3,
	PMIC_AUXADCFAVG_NUM_CH0,
	PMIC_AUXADCFAVG_NUM_HPC,
	PMIC_AUXADCFAVG_NUM_DCXO,
	PMIC_AUXADCFAVG_NUM_CH7_WAKEUP,
	PMIC_AUXADCFAVG_NUM_BTMP,
	PMIC_AUXADCFTRIMFCH0_SEL,
	PMIC_AUXADCFTRIMFCH1_SEL,
	PMIC_AUXADCFTRIMFCH2_SEL,
	PMIC_AUXADCFTRIMFCH3_SEL,
	PMIC_AUXADCFTRIMFCH4_SEL,
	PMIC_AUXADCFTRIMFCH5_SEL,
	PMIC_AUXADCFTRIMFCH6_SEL,
	PMIC_AUXADCFTRIMFCH7_SEL,
	PMIC_AUXADCFTRIMFCH8_SEL,
	PMIC_AUXADCFTRIMFCH9_SEL,
	PMIC_AUXADCFTRIMFCH10_SEL,
	PMIC_AUXADCFTRIMFCH11_SEL,
	PMIC_AUXADCFADCF2S_COMP_ENB,
	PMIC_AUXADCFADCFTRIMFCOMP,
	PMIC_AUXADCFRNG_EN,
	PMIC_AUXADCFTESTF ODE,
	PMIC_AUXADCFBITFSEL,
	PMIC_AUXADCFSTART_SW,
	PMIC_AUXADCFSTART_SWCTRL,
	PMIC_AUXADCFTS_VBE_SEL,
	PMIC_AUXADCFTS_VBE_SEL_SWCTRL,
	PMIC_AUXADCFVBUFFEN,
	PMIC_AUXADCFVBUFFEN_SWCTRL,
	PMIC_AUXADCFOUT_AEL,
	PMIC_AUXADCFDAFDAC,
	PMIC_AUXADCFDAFDAC_SWCTRL,
	PMIC_AD_AUXADCFCOMP,
	PMIC_AUXADCFADCINBVSEN_EN,
	PMIC_AUXADCFADCINBVBATFEN,
	PMIC_AUXADCFADCINBVSEN_MUXFEN,
	PMIC_AUXADCFADCINBVSEN_EXT_BATON_EN,
	PMIC_AUXADCFADCINBCHRBEN,
	PMIC_AUXADCFADCINBBATON_TDETFEN,
	PMIC_AUXADCFACCDETFANASWCTRLFEN,
	PMIC_AUXADCFXO_THADCFEN,
	PMIC_AUXADCFADCINBBATID_SW_EN,
	PMIC_AUXADCFVXO22_EN,
	PMIC_AUXADCFDIG0_RSV0,
	PMIC_AUXADCFCHSEL,
	PMIC_AUXADCFSWCTRLFEN,
	PMIC_AUXADCFSOURCE_LBAT_SEL,
	PMIC_AUXADCFSOURCE_LBAT2_SEL,
	PMIC_AUXADCFSTART_EXTD,
	PMIC_AUXADCFDAC_EXTD,
	PMIC_AUXADCFDAC_EXTD_EN,
	PMIC_AUXADCFDIG0_RSV1,
	PMIC_AUXADCFSTART_SHADE_NUM,
	PMIC_AUXADCFSTART_SHADE_EN,
	PMIC_AUXADCFSTART_SHADE_SEL,
	PMIC_AUXADCFADCFRDY_WAKEUP_CLR,
	PMIC_AUXADCFADCFRDY_FGADCFCLR,
	PMIC_AUXADCFADCFRDY_BATFPLUGIN_CLR,
	PMIC_AUXADCFADCFRDY_PWRON_CLR,
	PMIC_AUXADCFDATAFREUSE_SEL,
	PMIC_AUXADCFCH0_DATAFREUSE_SEL,
	PMIC_AUXADCFCH1_DATAFREUSE_SEL,
	PMIC_AUXADCFDCXO_DATAFREUSE_SEL,
	PMIC_AUXADCFDATAFREUSE_EN,
	PMIC_AUXADCFCH0_DATAFREUSE_EN,
	PMIC_AUXADCFCH1_DATAFREUSE_EN,
	PMIC_AUXADCFDCXO_DATAFREUSE_EN,
	PMIC_AUXADCFSTATE_CS_S,
	PMIC_AUXADCFAUTORPTFPRD,
	PMIC_AUXADCFAUTORPTFEN,
	PMIC_AUXADCFACCDETFAUTOFSPL,
	PMIC_AUXADCFACCDETFAUTOFRQST_CLR,
	PMIC_AUXADCFACCDETFDIG1_RSV0,
	PMIC_AUXADCFACCDETFDIG0_RSV0,
	PMIC_AUXADCFFGADCFSTART_SW,
	PMIC_AUXADCFFGADCFSTART_SEL,
	PMIC_AUXADCFIMP_FGADCFR_SW,
	PMIC_AUXADCFIMP_FGADCFR_SEL,
	PMIC_AUXADCFBATFPLUGIN_START_SW,
	PMIC_AUXADCFBATFPLUGIN_START_SEL,
	PMIC_AUXADCFDBGFDIG0_RSV2,
	PMIC_AUXADCFDBGFDIG1_RSV2,
	PMIC_AUXADCFNAG_EN,
	PMIC_AUXADCFNAG_CLR,
	PMIC_AUXADCFNAG_VBAT1_SEL,
	PMIC_AUXADCFNAG_PRD_SEL,
	PMIC_AUXADCFNAG_IRQFEN,
	PMIC_AUXADCFNAG_C_DLTV_IRQ,
	PMIC_AUXADCFNAG_ZCV,
	PMIC_AUXADCFNAG_C_DLTV_TH_15_0,
	PMIC_AUXADCFNAG_C_DLTV_TH_26_16,
	PMIC_AUXADCFNAG_CNT_15_0,
	PMIC_AUXADCFNAG_CNT_25_16,
	PMIC_AUXADCFNAG_DLTV,
	PMIC_AUXADCFNAG_C_DLTV_15_0,
	PMIC_AUXADCFNAG_C_DLTV_26_16,
	PMIC_AUXADCFNAG_AUXADCFSTART,
	PMIC_AUXADCFNAG_STATE,
	PMIC_AUXADCFADCFOUT_NAG,
	PMIC_AUXADCFADCFRDY_NAG,
	PMIC_AUXADCFNAG_CK_SW_EN,
	PMIC_AUXADCFNAG_CK_SW_ ODE,
	PMIC_AUXADCFADCFBUSYFIN_NAG,
	PMIC_AUXADCFDIG_3_ELRFLEN,
	PMIC_EFUSE_GAINFCH7_TRIM,
	PMIC_EFUSE_OFFSET_CH7_TRIM,
	PMIC_EFUSE_GAINFCH4_TRIM,
	PMIC_EFUSE_OFFSET_CH4_TRIM,
	PMIC_EFUSE_GAINFCH0_TRIM,
	PMIC_EFUSE_OFFSET_CH0_TRIM,
	PMIC_AUXADCFSW_GAINFTRIM,
	PMIC_AUXADCFSW_OFFSET_TRIM,
	PMIC_AUXADCFEFUSE_ID,
	PMIC_AUXADCFEFUSE_O_SLOPE,
	PMIC_AUXADCFEFUSE_O_SLOPE_SIGN,
	PMIC_AUXADCFEFUSE_DEGCFCALI,
	PMIC_AUXADCFEFUSE_ADCFCALI_EN,
	PMIC_AUXADCFEFUSE_RSV0,
	PMIC_AUXADCFEFUSE_O_VTS,
	PMIC_AUXADCFEFUSE_RSV1,
	PMIC_AUXADCFEFUSE_O_VTS_2,
	PMIC_AUXADCFEFUSE_RSV2,
	PMIC_AUXADCFEFUSE_O_VTS_3,
	PMIC_AUXADCFEFUSE_RSV3,
	PMIC_AUXADCFEFUSE_O_VTS_4,
	PMIC_AUXADCFEFUSE_RSV4,
	PMIC_AUXADCFEFUSE_GAINFAUX,
	PMIC_AUXADCFEFUSE_RSV5,
	PMIC_AUXADCFEFUSE_GAINFBGRL,
	PMIC_AUXADCFEFUSE_GAINFBGRH,
	PMIC_AUXADCFEFUSE_RSV6,
	PMIC_AUXADCFEFUSE_CALI_FROMFEFUSE_EN,
	PMIC_AUXADCFEFUSE_ADCFBGRCALI_EN,
	PMIC_AUXADCFEFUSE_ADCFAUXCALI_EN,
	PMIC_AUXADCFEFUSE_TRMPL_CALI,
	PMIC_AUXADCFEFUSE_TRMPH_CALI,
	PMIC_AUXADCFEFUSE_SIGNFBGRL,
	PMIC_AUXADCFEFUSE_SIGNFBGRH,
	PMIC_AUXADCFEFUSE_SIGNFAUX,
	PMIC_AUXADCFEFUSE_RSV7,
	PMIC_AUXADCFEFUSE_VBG12,
	PMIC_AUXADCFEFUSE_VAUX18,
	PMIC_AUXADCFDIG_4FANA_ID,
	PMIC_AUXADCFDIG_4_DIG_ID,
	PMIC_AUXADCFDIG_4FANA_MINORFREV,
	PMIC_AUXADCFDIG_4_ANA_MAJORFREV,
	PMIC_AUXADCFDIG_4_DIG_MINORFREV,
	PMIC_AUXADCFDIG_4_DIG_MAJORFREV,
	PMIC_AUXADCFDIG_4_DSNFCBS,
	PMIC_AUXADCFDIG_4_DSNFBIX,
	PMIC_AUXADCFDIG_4_DSNFESP,
	PMIC_AUXADCFDIG_4_DSNFFPI,
	PMIC_AUXADCFIMP_EN,
	PMIC_AUXADCFIMP_PRD_SEL,
	PMIC_AUXADCFIMP_CNT_SEL,
	PMIC_AUXADCFIMPEDANCE_CHSEL,
	PMIC_AUXADCFIMPEDANCE_IRQFSTATUS,
	PMIC_AUXADCFIMP_START,
	PMIC_AUXADCFIMP_STATE,
	PMIC_AUXADCFIMP_COUNT,
	PMIC_AUXADCFIMP_FGADCFR_S,
	PMIC_FGADCFAUXADCFIMP_R_DONE_S,
	PMIC_AUXADCFADCFOUT_IMP,
	PMIC_AUXADCFADCFRDY_IMP,
	PMIC_AUXADCFADCFOUT_IMPFAVG,
	PMIC_AUXADCFADCFRDY_IMPFAVG,
	PMIC_AUXADCFIMP_CK_SW_EN,
	PMIC_AUXADCFIMP_CK_SW_ ODE,
	PMIC_AUXADCFADCFBUSYFIN_IMP,
	PMIC_AUXADCFLBATFEN,
	PMIC_AUXADCFLBATFDETFPRD_SEL,
	PMIC_AUXADCFLBATFDEBTF  X_SEL,
	PMIC_AUXADCFLBATFDEBTF IN_SEL,
	PMIC_AUXADCFLBATFVOLTF  X,
	PMIC_AUXADCFLBATFIRQFENF  X,
	PMIC_AUXADCFLBATFDETF  X,
	PMIC_AUXADCFLBATF  X_IRQFB,
	PMIC_AUXADCFLBATFVOLTF IN,
	PMIC_AUXADCFLBATFIRQFENF IN,
	PMIC_AUXADCFLBATFDETF IN,
	PMIC_AUXADCFLBATF IN_IRQFB,
	PMIC_AUXADCFLBATFDEBOUNCE_COUNT_  X,
	PMIC_AUXADCFLBATFDEBOUNCE_COUNT_ IN,
	PMIC_AUXADCFLBATFSTATE,
	PMIC_AUXADCFLBATFAUXADCFSTART,
	PMIC_AUXADCFADCFOUT_LBAT,
	PMIC_AUXADCFADCFRDY_LBAT,
	PMIC_AUXADCFLBATFCK_SW_EN,
	PMIC_AUXADCFLBATFCK_SW_ ODE,
	PMIC_AUXADCFADCFBUSYFIN_LBAT,
	PMIC_AUXADCFBAT_TEMP_EN,
	PMIC_AUXADCFBAT_TEMP_FROZE_EN,
	PMIC_AUXADCFBAT_TEMP_DETFPRD_SEL,
	PMIC_AUXADCFBAT_TEMP_DEBTF  X_SEL,
	PMIC_AUXADCFBAT_TEMP_DEBTF IN_SEL,
	PMIC_AUXADCFBAT_TEMP_VOLTF  X,
	PMIC_AUXADCFBAT_TEMP_IRQFENF  X,
	PMIC_AUXADCFBAT_TEMP_DETF  X,
	PMIC_AUXADCFBAT_TEMP_  X_IRQFB,
	PMIC_AUXADCFBAT_TEMP_VOLTF IN,
	PMIC_AUXADCFBAT_TEMP_IRQFENF IN,
	PMIC_AUXADCFBAT_TEMP_DETF IN,
	PMIC_AUXADCFBAT_TEMP_ IN_IRQFB,
	PMIC_AUXADCFBAT_TEMP_DEBOUNCE_COUNT_  X,
	PMIC_AUXADCFBAT_TEMP_DEBOUNCE_COUNT_ IN,
	PMIC_AUXADCFBAT_TEMP_STATE,
	PMIC_AUXADCFBAT_TEMP_AUXADCFSTART,
	PMIC_AUXADCFADCFOUT_BAT_TEMP,
	PMIC_AUXADCFADCFRDY_BATFTEMP,
	PMIC_AUXADCFBAT_TEMP_CK_SW_EN,
	PMIC_AUXADCFBAT_TEMP_CK_SW_ ODE,
	PMIC_AUXADCFADCFBUSYFIN_BATFTEMP,
	PMIC_AUXADCFLBAT2_EN,
	PMIC_AUXADCFLBAT2FDETFPRD_SEL,
	PMIC_AUXADCFLBAT2FDEBTF  X_SEL,
	PMIC_AUXADCFLBAT2FDEBTF IN_SEL,
	PMIC_AUXADCFLBAT2FVOLTF  X,
	PMIC_AUXADCFLBAT2FIRQFENF  X,
	PMIC_AUXADCFLBAT2FDETF  X,
	PMIC_AUXADCFLBAT2F  X_IRQFB,
	PMIC_AUXADCFLBAT2FVOLTF IN,
	PMIC_AUXADCFLBAT2FIRQFENF IN,
	PMIC_AUXADCFLBAT2FDETF IN,
	PMIC_AUXADCFLBAT2F IN_IRQFB,
	PMIC_AUXADCFLBAT2FDEBOUNCE_COUNT_  X,
	PMIC_AUXADCFLBAT2FDEBOUNCE_COUNT_ IN,
	PMIC_AUXADCFLBAT2FSTATE,
	PMIC_AUXADCFLBAT2FAUXADCFSTART,
	PMIC_AUXADCFADCFOUT_LBAT2,
	PMIC_AUXADCFADCFRDY_LBAT2,
	PMIC_AUXADCFLBAT2FCK_SW_EN,
	PMIC_AUXADCFLBAT2FCK_SW_ ODE,
	PMIC_AUXADCFADCFBUSYFIN_LBAT2,
	PMIC_AUXADCFTHRBEN,
	PMIC_AUXADCFTHRBDETFPRD_SEL,
	PMIC_AUXADCFTHRBDEBTF  X_SEL,
	PMIC_AUXADCFTHRBDEBTF IN_SEL,
	PMIC_AUXADCFTHRBVOLTF  X,
	PMIC_AUXADCFTHRBIRQFENF  X,
	PMIC_AUXADCFTHRBDETF  X,
	PMIC_AUXADCFTHRB  X_IRQFB,
	PMIC_AUXADCFTHRBVOLTF IN,
	PMIC_AUXADCFTHRBIRQFENF IN,
	PMIC_AUXADCFTHRBDETF IN,
	PMIC_AUXADCFTHRB IN_IRQFB,
	PMIC_AUXADCFTHRBDEBOUNCE_COUNT_  X,
	PMIC_AUXADCFTHRBDEBOUNCE_COUNT_ IN,
	PMIC_AUXADCFTHRBSTATE,
	PMIC_AUXADCFTHRBAUXADCFSTART,
	PMIC_AUXADCFADCFOUT_THRBHW,
	PMIC_AUXADCFADCFRDY_THRBHW,
	PMIC_AUXADCFTHRBCK_SW_EN,
	PMIC_AUXADCFTHRBCK_SW_ ODE,
	PMIC_AUXADCFADCFBUSYFIN_THRBHW,
	PMIC_AUXADCFMDRTFDETFPRD_SEL,
	PMIC_AUXADCFMDRTFDETFEN,
	PMIC_AUXADCFMDRTFDETFWKUP_START_CNT,
	PMIC_AUXADCFMDRTFDETFWKUP_START_CLR,
	PMIC_AUXADCFMDRTFDETFWKUP_START,
	PMIC_AUXADCFMDRTFDETFWKUP_START_SEL,
	PMIC_AUXADCFMDRTFDETFWKUP_EN,
	PMIC_AUXADCFMDRTFDETFSRCLKENFIND,
	PMIC_AUXADCFMDRTFSTATE,
	PMIC_AUXADCFMDRTFSTART,
	PMIC_AUXADCFADCFOUT_MDRT,
	PMIC_AUXADCFADCFRDY_MDRT,
	PMIC_AUXADCFMDRTFCK_SW_EN,
	PMIC_AUXADCFMDRTFCK_SW_ ODE,
	PMIC_AUXADCFADCFBUSYFIN_MDRT,
	PMIC_AUXADCFDCXO_MDRTFDETFWKUP_START_CNT,
	PMIC_AUXADCFDCXO_MDRTFDETFWKUP_START_CLR,
	PMIC_AUXADCFDCXO_MDRTFDETFWKUP_EN,
	PMIC_AUXADCFDCXO_MDRTFDETFWKUP_START_SEL,
	PMIC_AUXADCFDCXO_MDRTFDETFWKUP_START,
	PMIC_AUXADCFADCFOUT_DCXO_MDRT,
	PMIC_AUXADCFADCFRDY_DCXO_MDRT,
	PMIC_AUXADCFADCFBUSYFIN_DCXO_MDRT,
	PMIC_AUXADCFRSV_1RSV0,
	PMIC_AUXADCFNEWFPRIORITY_LIST_SEL,
	PMIC_AUXADCFSAMPLE_LIST_15_0,
	PMIC_AUXADCFSAMPLE_LIST_31_16,
	PMIC_AUXADCFSAMPLE_LIST_33_32,
	PMIC_BUCK_TOPFANA_ID,
	PMIC_BUCK_TOPFDIG_ID,
	PMIC_BUCK_TOPFANA_MINORFREV,
	PMIC_BUCK_TOPFANA_MAJORFREV,
	PMIC_BUCK_TOPFDIG_MINORFREV,
	PMIC_BUCK_TOPFDIG_MAJORFREV,
	PMIC_BUCK_TOPFCBS,
	PMIC_BUCK_TOPFBIX,
	PMIC_BUCK_TOPFESP,
	PMIC_BUCK_TOPFFPI,
	PMIC_BUCK_TOPFCLKBOFFSET,
	PMIC_BUCK_TOPFRSTFOFFSET,
	PMIC_BUCK_TOPFINTFOFFSET,
	PMIC_BUCK_TOPFINTFLEN,
	PMIC_RG_BUCK32K_CK_PDN,
	PMIC_RG_BUCK1M_CK_PDN,
	PMIC_RG_BUCK26M_CK_PDN,
	PMIC_RG_BUCK_VPA_ANA_2M_CK_PDN,
	PMIC_RG_BUCK_TOPFCLKBCON0FSET,
	PMIC_RG_BUCK_TOPFCLKBCON0FCLR,
	PMIC_RG_BUCK32K_CK_PDN_HWEN,
	PMIC_RG_BUCK1M_CK_PDN_HWEN,
	PMIC_RG_BUCK26M_CK_PDN_HWEN,
	PMIC_RG_BUCK_SLEEP_CTRLFMODE,
	PMIC_RG_BUCK_TOPFCLKBHWEN_CON0FSET,
	PMIC_RG_BUCK_TOPFCLKBHWEN_CON0FCLR,
	PMIC_RG_INTFENBVPU_OC,
	PMIC_RG_INTFENBVCORE_OC,
	PMIC_RG_INTFENBVGPU11_OC,
	PMIC_RG_INTFENBVGPU12_OC,
	PMIC_RG_INTFENBVMODEM_OC,
	PMIC_RG_INTFENBVPROC1_OC,
	PMIC_RG_INTFENBVPROC2_OC,
	PMIC_RG_INTFENBVS1_OC,
	PMIC_RG_INTFENBVS2_OC,
	PMIC_RG_INTFENBVPA_OC,
	PMIC_RG_BUCK_TOPFINTFEN_CON0FSET,
	PMIC_RG_BUCK_TOPFINTFEN_CON0FCLR,
	PMIC_RG_INT_    BVPU_OC,
	PMIC_RG_INTF    BVCORE_OC,
	PMIC_RG_INTF    BVGPU11_OC,
	PMIC_RG_INTF    BVGPU12_OC,
	PMIC_RG_INTF    BVMODEM_OC,
	PMIC_RG_INTF    BVPROC1_OC,
	PMIC_RG_INTF    BVPROC2_OC,
	PMIC_RG_INTF    BVS1_OC,
	PMIC_RG_INTF    BVS2_OC,
	PMIC_RG_INTF    BVPA_OC,
	PMIC_RG_BUCK_TOPFINTF    BCON0FSET,
	PMIC_RG_BUCK_TOPFINTF    BCON0FCLR,
	PMIC_RG_INT_STATUSFVPU_OC,
	PMIC_RG_INTFSTATUSFVCORE_OC,
	PMIC_RG_INTFSTATUSFVGPU11_OC,
	PMIC_RG_INTFSTATUSFVGPU12_OC,
	PMIC_RG_INTFSTATUSFVMODEM_OC,
	PMIC_RG_INTFSTATUSFVPROC1_OC,
	PMIC_RG_INTFSTATUSFVPROC2_OC,
	PMIC_RG_INTFSTATUSFVS1_OC,
	PMIC_RG_INTFSTATUSFVS2_OC,
	PMIC_RG_INTFSTATUSFVPA_OC,
	PMIC_RG_INTFRAW_STATUSFVPU_OC,
	PMIC_RG_INTFRAW_STATUSFVCORE_OC,
	PMIC_RG_INTFRAW_STATUSFVGPU11_OC,
	PMIC_RG_INTFRAW_STATUSFVGPU12_OC,
	PMIC_RG_INTFRAW_STATUSFVMODEM_OC,
	PMIC_RG_INTFRAW_STATUSFVPROC1_OC,
	PMIC_RG_INTFRAW_STATUSFVPROC2_OC,
	PMIC_RG_INTFRAW_STATUSFVS1_OC,
	PMIC_RG_INTFRAW_STATUSFVS2_OC,
	PMIC_RG_INTFRAW_STATUSFVPA_OC,
	PMIC_RG_VOW_BUCK_VCORE_DVS_DONE,
	PMIC_RG_VOW_BUCK_VCORE_DVS_SW_ ODE,
	PMIC_RG_BUCK_STB_M X,
	PMIC_RG_BUCK_VGP2F INFREQ_LATENCY_M X,
	PMIC_RG_BUCK_VGP2F INFREQ_DURATION_M X,
	PMIC_RG_BUCK_VPAF INFREQ_LATENCY_M X,
	PMIC_RG_BUCK_VPAF INFREQ_DURATION_M X,
	PMIC_RG_BUCK_VPU_OC_SDN_STATUS,
	PMIC_RG_BUCK_VCORE_OC_SDN_STATUS,
	PMIC_RG_BUCK_VGPU11_OC_SDN_STATUS,
	PMIC_RG_BUCK_VGPU12_OC_SDN_STATUS,
	PMIC_RG_BUCK_VMODEM_OC_SDN_STATUS,
	PMIC_RG_BUCK_VPROC1_OC_SDN_STATUS,
	PMIC_RG_BUCK_VPROC2_OC_SDN_STATUS,
	PMIC_RG_BUCK_VS1_OC_SDN_STATUS,
	PMIC_RG_BUCK_VS2_OC_SDN_STATUS,
	PMIC_RG_BUCK_VPA_OC_SDN_STATUS,
	PMIC_BUCK_TOPFWRITE_KEY,
	PMIC_BUCK_VPU_WDTDBGFVOSEL,
	PMIC_BUCK_VCORE_WDTDBGFVOSEL,
	PMIC_BUCK_VGPU11_WDTDBGFVOSEL,
	PMIC_BUCK_VGPU12_WDTDBGFVOSEL,
	PMIC_BUCK_VMODEM_WDTDBGFVOSEL,
	PMIC_BUCK_VPROC1_WDTDBGFVOSEL,
	PMIC_BUCK_VPROC2_WDTDBGFVOSEL,
	PMIC_BUCK_VS1_WDTDBGFVOSEL,
	PMIC_BUCK_VS2_WDTDBGFVOSEL,
	PMIC_BUCK_VPA_WDTDBGFVOSEL,
	PMIC_BUCK_TOPFELRFLEN,
	PMIC_RG_BUCK_VPU_OC_SDN_EN,
	PMIC_RG_BUCK_VCORE_OC_SDN_EN,
	PMIC_RG_BUCK_VGPU11_OC_SDN_EN,
	PMIC_RG_BUCK_VGPU12_OC_SDN_EN,
	PMIC_RG_BUCK_VMODEM_OC_SDN_EN,
	PMIC_RG_BUCK_VPROC1_OC_SDN_EN,
	PMIC_RG_BUCK_VPROC2_OC_SDN_EN,
	PMIC_RG_BUCK_VS1_OC_SDN_EN,
	PMIC_RG_BUCK_VS2_OC_SDN_EN,
	PMIC_RG_BUCK_VPA_OC_SDN_EN,
	PMIC_RG_BUCK_DCM_ ODE,
	PMIC_RG_BUCK_VPU_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VCORE_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VGPU11_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VGPU12_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VMODEM_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VPROC1_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VPROC2_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VS1_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VS2_VOSEL_LIMIT_SEL,
	PMIC_RG_BUCK_VPA_VOSEL_LIMIT_SEL,
	PMIC_BUCK_VPU_ANA_ID,
	PMIC_BUCK_VPU_DIG_ID,
	PMIC_BUCK_VPU_ANA_MINORFREV,
	PMIC_BUCK_VPU_ANA_MAJORFREV,
	PMIC_BUCK_VPU_DIG_MINORFREV,
	PMIC_BUCK_VPU_DIG_MAJORFREV,
	PMIC_BUCK_VPU_DSNFCBS,
	PMIC_BUCK_VPU_DSNFBIX,
	PMIC_BUCK_VPU_DSNFESP,
	PMIC_BUCK_VPU_DSNFFPI_SSHUB,
	PMIC_BUCK_VPU_DSNFFPI_TRACKING,
	PMIC_BUCK_VPU_DSNFFPI_PREOC,
	PMIC_BUCK_VPU_DSNFFPI_VOTER,
	PMIC_BUCK_VPU_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VPU_DSNFFPI_DLC,
	PMIC_BUCK_VPU_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VPU_EN,
	PMIC_RG_BUCK_VPU_LP,
	PMIC_RG_BUCK_VPU_CON0FSET,
	PMIC_RG_BUCK_VPU_CON0FCLR,
	PMIC_RG_BUCK_VPU_VOSEL_SLEEP,
	PMIC_RG_BUCK_VPU_SELR2R_CTRL,
	PMIC_RG_BUCK_VPU_SFCHG_FRATE,
	PMIC_RG_BUCK_VPU_SFCHG_FEN,
	PMIC_RG_BUCK_VPU_SFCHG_RRATE,
	PMIC_RG_BUCK_VPU_SFCHG_REN,
	PMIC_RG_BUCK_VPU_HW0_OP_EN,
	PMIC_RG_BUCK_VPU_HW1_OP_EN,
	PMIC_RG_BUCK_VPU_HW2_OP_EN,
	PMIC_RG_BUCK_VPU_HW3_OP_EN,
	PMIC_RG_BUCK_VPU_HW4_OP_EN,
	PMIC_RG_BUCK_VPU_HW5_OP_EN,
	PMIC_RG_BUCK_VPU_HW6_OP_EN,
	PMIC_RG_BUCK_VPU_HW7_OP_EN,
	PMIC_RG_BUCK_VPU_HW8_OP_EN,
	PMIC_RG_BUCK_VPU_HW9_OP_EN,
	PMIC_RG_BUCK_VPU_HW10_OP_EN,
	PMIC_RG_BUCK_VPU_HW11_OP_EN,
	PMIC_RG_BUCK_VPU_HW12_OP_EN,
	PMIC_RG_BUCK_VPU_HW13_OP_EN,
	PMIC_RG_BUCK_VPU_HW14_OP_EN,
	PMIC_RG_BUCK_VPU_SW_OP_EN,
	PMIC_RG_BUCK_VPU_OP_ENFSET,
	PMIC_RG_BUCK_VPU_OP_ENFCLR,
	PMIC_RG_BUCK_VPU_HW0_OP_CFG,
	PMIC_RG_BUCK_VPU_HW1_OP_CFG,
	PMIC_RG_BUCK_VPU_HW2_OP_CFG,
	PMIC_RG_BUCK_VPU_HW3_OP_CFG,
	PMIC_RG_BUCK_VPU_HW4_OP_CFG,
	PMIC_RG_BUCK_VPU_HW5_OP_CFG,
	PMIC_RG_BUCK_VPU_HW6_OP_CFG,
	PMIC_RG_BUCK_VPU_HW7_OP_CFG,
	PMIC_RG_BUCK_VPU_HW8_OP_CFG,
	PMIC_RG_BUCK_VPU_HW9_OP_CFG,
	PMIC_RG_BUCK_VPU_HW10_OP_CFG,
	PMIC_RG_BUCK_VPU_HW11_OP_CFG,
	PMIC_RG_BUCK_VPU_HW12_OP_CFG,
	PMIC_RG_BUCK_VPU_HW13_OP_CFG,
	PMIC_RG_BUCK_VPU_HW14_OP_CFG,
	PMIC_RG_BUCK_VPU_OP_CFGFSET,
	PMIC_RG_BUCK_VPU_OP_CFGFCLR,
	PMIC_RG_BUCK_VPU_HW0_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW1_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW2_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW3_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW4_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW5_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW6_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW7_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW8_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW9_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW10_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW11_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW12_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW13_OP_ ODE,
	PMIC_RG_BUCK_VPU_HW14_OP_ ODE,
	PMIC_RG_BUCK_VPU_OP_ ODEFSET,
	PMIC_RG_BUCK_VPU_OP_ ODEFCLR,
	PMIC_DA_VPU_VOSEL,
	PMIC_DA_VPU_VOSEL_GRAY,
	PMIC_DA_VPU_EN,
	PMIC_DA_VPU_STB,
	PMIC_DA_VPU_LOOP_SEL,
	PMIC_DA_VPU_R2R_PDN,
	PMIC_DA_VPU_DVS_EN,
	PMIC_DA_VPU_DVS_DOWN,
	PMIC_DA_VPU_SSH,
	PMIC_DA_VPU_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VPU_CK_SW_ ODE,
	PMIC_RG_BUCK_VPU_CK_SW_EN,
	PMIC_BUCK_VPU_ELRFLEN,
	PMIC_RG_BUCK_VPU_VOSEL,
	PMIC_BUCK_VCORE_ANA_ID,
	PMIC_BUCK_VCORE_DIG_ID,
	PMIC_BUCK_VCORE_ANA_MINORFREV,
	PMIC_BUCK_VCORE_ANA_MAJORFREV,
	PMIC_BUCK_VCORE_DIG_MINORFREV,
	PMIC_BUCK_VCORE_DIG_MAJORFREV,
	PMIC_BUCK_VCORE_DSNFCBS,
	PMIC_BUCK_VCORE_DSNFBIX,
	PMIC_BUCK_VCORE_DSNFESP,
	PMIC_BUCK_VCORE_DSNFFPI_SSHUB,
	PMIC_BUCK_VCORE_DSNFFPI_TRACKING,
	PMIC_BUCK_VCORE_DSNFFPI_PREOC,
	PMIC_BUCK_VCORE_DSNFFPI_VOTER,
	PMIC_BUCK_VCORE_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VCORE_DSNFFPI_DLC,
	PMIC_BUCK_VCORE_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VCORE_EN,
	PMIC_RG_BUCK_VCORE_LP,
	PMIC_RG_BUCK_VCORE_CON0FSET,
	PMIC_RG_BUCK_VCORE_CON0FCLR,
	PMIC_RG_BUCK_VCORE_VOSEL_SLEEP,
	PMIC_RG_BUCK_VCORE_SELR2R_CTRL,
	PMIC_RG_BUCK_VCORE_SFCHG_FRATE,
	PMIC_RG_BUCK_VCORE_SFCHG_FEN,
	PMIC_RG_BUCK_VCORE_SFCHG_RRATE,
	PMIC_RG_BUCK_VCORE_SFCHG_REN,
	PMIC_RG_BUCK_VCORE_HW0_OP_EN,
	PMIC_RG_BUCK_VCORE_HW1_OP_EN,
	PMIC_RG_BUCK_VCORE_HW2_OP_EN,
	PMIC_RG_BUCK_VCORE_HW3_OP_EN,
	PMIC_RG_BUCK_VCORE_HW4_OP_EN,
	PMIC_RG_BUCK_VCORE_HW5_OP_EN,
	PMIC_RG_BUCK_VCORE_HW6_OP_EN,
	PMIC_RG_BUCK_VCORE_HW7_OP_EN,
	PMIC_RG_BUCK_VCORE_HW8_OP_EN,
	PMIC_RG_BUCK_VCORE_HW9_OP_EN,
	PMIC_RG_BUCK_VCORE_HW10_OP_EN,
	PMIC_RG_BUCK_VCORE_HW11_OP_EN,
	PMIC_RG_BUCK_VCORE_HW12_OP_EN,
	PMIC_RG_BUCK_VCORE_HW13_OP_EN,
	PMIC_RG_BUCK_VCORE_HW14_OP_EN,
	PMIC_RG_BUCK_VCORE_SW_OP_EN,
	PMIC_RG_BUCK_VCORE_OP_ENFSET,
	PMIC_RG_BUCK_VCORE_OP_ENFCLR,
	PMIC_RG_BUCK_VCORE_HW0_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW1_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW2_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW3_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW4_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW5_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW6_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW7_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW8_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW9_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW10_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW11_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW12_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW13_OP_CFG,
	PMIC_RG_BUCK_VCORE_HW14_OP_CFG,
	PMIC_RG_BUCK_VCORE_OP_CFGFSET,
	PMIC_RG_BUCK_VCORE_OP_CFGFCLR,
	PMIC_RG_BUCK_VCORE_HW0_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW1_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW2_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW3_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW4_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW5_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW6_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW7_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW8_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW9_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW10_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW11_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW12_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW13_OP_ ODE,
	PMIC_RG_BUCK_VCORE_HW14_OP_ ODE,
	PMIC_RG_BUCK_VCORE_OP_ ODEFSET,
	PMIC_RG_BUCK_VCORE_OP_ ODEFCLR,
	PMIC_DA_VCORE_VOSEL,
	PMIC_DA_VCORE_VOSEL_GRAY,
	PMIC_DA_VCORE_EN,
	PMIC_DA_VCORE_STB,
	PMIC_DA_VCORE_LOOP_SEL,
	PMIC_DA_VCORE_R2R_PDN,
	PMIC_DA_VCORE_DVS_EN,
	PMIC_DA_VCORE_DVS_DOWN,
	PMIC_DA_VCORE_SSH,
	PMIC_DA_VCORE_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VCORE_CK_SW_ ODE,
	PMIC_RG_BUCK_VCORE_CK_SW_EN,
	PMIC_BUCK_VCORE_ELRFLEN,
	PMIC_RG_BUCK_VCORE_VOSEL,
	PMIC_BUCK_VGPU11_ANA_ID,
	PMIC_BUCK_VGPU11_DIG_ID,
	PMIC_BUCK_VGPU11_ANA_MINORFREV,
	PMIC_BUCK_VGPU11_ANA_MAJORFREV,
	PMIC_BUCK_VGPU11_DIG_MINORFREV,
	PMIC_BUCK_VGPU11_DIG_MAJORFREV,
	PMIC_BUCK_VGPU11_DSNFCBS,
	PMIC_BUCK_VGPU11_DSNFBIX,
	PMIC_BUCK_VGPU11_DSNFESP,
	PMIC_BUCK_VGPU11_DSNFFPI_SSHUB,
	PMIC_BUCK_VGPU11_DSNFFPI_TRACKING,
	PMIC_BUCK_VGPU11_DSNFFPI_PREOC,
	PMIC_BUCK_VGPU11_DSNFFPI_VOTER,
	PMIC_BUCK_VGPU11_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VGPU11_DSNFFPI_DLC,
	PMIC_BUCK_VGPU11_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VGPU11_EN,
	PMIC_RG_BUCK_VGPU11_LP,
	PMIC_RG_BUCK_VGPU11_CON0FSET,
	PMIC_RG_BUCK_VGPU11_CON0FCLR,
	PMIC_RG_BUCK_VGPU11_VOSEL_SLEEP,
	PMIC_RG_BUCK_VGPU11_SELR2R_CTRL,
	PMIC_RG_BUCK_VGPU11_SFCHG_FRATE,
	PMIC_RG_BUCK_VGPU11_SFCHG_FEN,
	PMIC_RG_BUCK_VGPU11_SFCHG_RRATE,
	PMIC_RG_BUCK_VGPU11_SFCHG_REN,
	PMIC_RG_BUCK_VGPU11_HW0_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW1_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW2_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW3_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW4_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW5_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW6_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW7_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW8_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW9_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW10_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW11_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW12_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW13_OP_EN,
	PMIC_RG_BUCK_VGPU11_HW14_OP_EN,
	PMIC_RG_BUCK_VGPU11_SW_OP_EN,
	PMIC_RG_BUCK_VGPU11_OP_ENFSET,
	PMIC_RG_BUCK_VGPU11_OP_ENFCLR,
	PMIC_RG_BUCK_VGPU11_HW0_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW1_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW2_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW3_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW4_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW5_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW6_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW7_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW8_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW9_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW10_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW11_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW12_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW13_OP_CFG,
	PMIC_RG_BUCK_VGPU11_HW14_OP_CFG,
	PMIC_RG_BUCK_VGPU11_OP_CFGFSET,
	PMIC_RG_BUCK_VGPU11_OP_CFGFCLR,
	PMIC_RG_BUCK_VGPU11_HW0_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW1_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW2_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW3_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW4_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW5_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW6_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW7_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW8_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW9_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW10_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW11_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW12_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW13_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_HW14_OP_ ODE,
	PMIC_RG_BUCK_VGPU11_OP_ ODEFSET,
	PMIC_RG_BUCK_VGPU11_OP_ ODEFCLR,
	PMIC_DA_VGPU11_VOSEL,
	PMIC_DA_VGPU11_VOSEL_GRAY,
	PMIC_DA_VGPU11_EN,
	PMIC_DA_VGPU11_STB,
	PMIC_DA_VGPU11_LOOP_SEL,
	PMIC_DA_VGPU11_R2R_PDN,
	PMIC_DA_VGPU11_DVS_EN,
	PMIC_DA_VGPU11_DVS_DOWN,
	PMIC_DA_VGPU11_SSH,
	PMIC_DA_VGPU11_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VGPU11_CK_SW_ ODE,
	PMIC_RG_BUCK_VGPU11_CK_SW_EN,
	PMIC_RG_BUCK_VGPU11_SSHUB_EN,
	PMIC_RG_BUCK_VGPU11_SSHUB_VOSEL,
	PMIC_RG_BUCK_VGPU11_SPI_EN,
	PMIC_RG_BUCK_VGPU11_SPI_VOSEL,
	PMIC_RG_BUCK_VGPU11_BT_LP_EN,
	PMIC_RG_BUCK_VGPU11_BT_LP_VOSEL,
	PMIC_RG_BUCK_VGPU11_TRACK_STALLFBYPASS,
	PMIC_BUCK_VGPU11_ELRFLEN,
	PMIC_RG_BUCK_VGPU11_VOSEL,
	PMIC_BUCK_VGPU12FANA_ID,
	PMIC_BUCK_VGPU12FDIG_ID,
	PMIC_BUCK_VGPU12FANA_MINORFREV,
	PMIC_BUCK_VGPU12FANA_MAJORFREV,
	PMIC_BUCK_VGPU12_DIG_MINORFREV,
	PMIC_BUCK_VGPU12_DIG_MAJORFREV,
	PMIC_BUCK_VGPU12_DSNFCBS,
	PMIC_BUCK_VGPU12_DSNFBIX,
	PMIC_BUCK_VGPU12_DSNFESP,
	PMIC_BUCK_VGPU12_DSNFFPI_SSHUB,
	PMIC_BUCK_VGPU12_DSNFFPI_TRACKING,
	PMIC_BUCK_VGPU12_DSNFFPI_PREOC,
	PMIC_BUCK_VGPU12_DSNFFPI_VOTER,
	PMIC_BUCK_VGPU12_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VGPU12_DSNFFPI_DLC,
	PMIC_BUCK_VGPU12_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VGPU12_EN,
	PMIC_RG_BUCK_VGPU12_LP,
	PMIC_RG_BUCK_VGPU12_CON0FSET,
	PMIC_RG_BUCK_VGPU12_CON0FCLR,
	PMIC_RG_BUCK_VGPU12_VOSEL_SLEEP,
	PMIC_RG_BUCK_VGPU12_SELR2R_CTRL,
	PMIC_RG_BUCK_VGPU12_SFCHG_FRATE,
	PMIC_RG_BUCK_VGPU12_SFCHG_FEN,
	PMIC_RG_BUCK_VGPU12_SFCHG_RRATE,
	PMIC_RG_BUCK_VGPU12_SFCHG_REN,
	PMIC_RG_BUCK_VGPU12_HW0_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW1_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW2_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW3_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW4_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW5_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW6_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW7_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW8_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW9_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW10_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW11_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW12_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW13_OP_EN,
	PMIC_RG_BUCK_VGPU12_HW14_OP_EN,
	PMIC_RG_BUCK_VGPU12_SW_OP_EN,
	PMIC_RG_BUCK_VGPU12_OP_ENFSET,
	PMIC_RG_BUCK_VGPU12_OP_ENFCLR,
	PMIC_RG_BUCK_VGPU12_HW0_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW1_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW2_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW3_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW4_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW5_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW6_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW7_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW8_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW9_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW10_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW11_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW12_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW13_OP_CFG,
	PMIC_RG_BUCK_VGPU12_HW14_OP_CFG,
	PMIC_RG_BUCK_VGPU12_OP_CFGFSET,
	PMIC_RG_BUCK_VGPU12_OP_CFGFCLR,
	PMIC_RG_BUCK_VGPU12_HW0_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW1_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW2_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW3_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW4_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW5_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW6_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW7_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW8_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW9_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW10_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW11_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW12_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW13_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_HW14_OP_ ODE,
	PMIC_RG_BUCK_VGPU12_OP_ ODEFSET,
	PMIC_RG_BUCK_VGPU12_OP_ ODEFCLR,
	PMIC_DA_VGPU12_VOSEL,
	PMIC_DA_VGPU12_VOSEL_GRAY,
	PMIC_DA_VGPU12_EN,
	PMIC_DA_VGPU12_STB,
	PMIC_DA_VGPU12_LOOP_SEL,
	PMIC_DA_VGPU12_R2R_PDN,
	PMIC_DA_VGPU12_DVS_EN,
	PMIC_DA_VGPU12_DVS_DOWN,
	PMIC_DA_VGPU12_SSH,
	PMIC_DA_VGPU12_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VGPU12FCK_SW_ ODE,
	PMIC_RG_BUCK_VGPU12FCK_SW_EN,
	PMIC_BUCK_VGPU12_ELRFLEN,
	PMIC_RG_BUCK_VGPU12_VOSEL,
	PMIC_BUCK_VMODEM_ANA_ID,
	PMIC_BUCK_VMODEM_DIG_ID,
	PMIC_BUCK_VMODEM_ANA_MINORFREV,
	PMIC_BUCK_VMODEM_ANA_MAJORFREV,
	PMIC_BUCK_VMODEM_DIG_MINORFREV,
	PMIC_BUCK_VMODEM_DIG_MAJORFREV,
	PMIC_BUCK_VMODEM_DSNFCBS,
	PMIC_BUCK_VMODEM_DSNFBIX,
	PMIC_BUCK_VMODEM_DSNFESP,
	PMIC_BUCK_VMODEM_DSNFFPI_SSHUB,
	PMIC_BUCK_VMODEM_DSNFFPI_TRACKING,
	PMIC_BUCK_VMODEM_DSNFFPI_PREOC,
	PMIC_BUCK_VMODEM_DSNFFPI_VOTER,
	PMIC_BUCK_VMODEM_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VMODEM_DSNFFPI_DLC,
	PMIC_BUCK_VMODEM_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VMODEM_EN,
	PMIC_RG_BUCK_VMODEM_LP,
	PMIC_RG_BUCK_VMODEM_CON0FSET,
	PMIC_RG_BUCK_VMODEM_CON0FCLR,
	PMIC_RG_BUCK_VMODEM_VOSEL_SLEEP,
	PMIC_RG_BUCK_VMODEM_SELR2R_CTRL,
	PMIC_RG_BUCK_VMODEM_SFCHG_FRATE,
	PMIC_RG_BUCK_VMODEM_SFCHG_FEN,
	PMIC_RG_BUCK_VMODEM_SFCHG_RRATE,
	PMIC_RG_BUCK_VMODEM_SFCHG_REN,
	PMIC_RG_BUCK_VMODEM_HW0_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW1_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW2_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW3_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW4_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW5_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW6_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW7_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW8_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW9_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW10_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW11_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW12_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW13_OP_EN,
	PMIC_RG_BUCK_VMODEM_HW14_OP_EN,
	PMIC_RG_BUCK_VMODEM_SW_OP_EN,
	PMIC_RG_BUCK_VMODEM_OP_ENFSET,
	PMIC_RG_BUCK_VMODEM_OP_ENFCLR,
	PMIC_RG_BUCK_VMODEM_HW0_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW1_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW2_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW3_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW4_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW5_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW6_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW7_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW8_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW9_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW10_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW11_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW12_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW13_OP_CFG,
	PMIC_RG_BUCK_VMODEM_HW14_OP_CFG,
	PMIC_RG_BUCK_VMODEM_OP_CFGFSET,
	PMIC_RG_BUCK_VMODEM_OP_CFGFCLR,
	PMIC_RG_BUCK_VMODEM_HW0_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW1_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW2_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW3_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW4_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW5_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW6_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW7_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW8_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW9_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW10_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW11_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW12_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW13_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_HW14_OP_ ODE,
	PMIC_RG_BUCK_VMODEM_OP_ ODEFSET,
	PMIC_RG_BUCK_VMODEM_OP_ ODEFCLR,
	PMIC_DA_VMODEM_VOSEL,
	PMIC_DA_VMODEM_VOSEL_GRAY,
	PMIC_DA_VMODEM_EN,
	PMIC_DA_VMODEM_STB,
	PMIC_DA_VMODEM_LOOP_SEL,
	PMIC_DA_VMODEM_R2R_PDN,
	PMIC_DA_VMODEM_DVS_EN,
	PMIC_DA_VMODEM_DVS_DOWN,
	PMIC_DA_VMODEM_SSH,
	PMIC_DA_VMODEM_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VMODEM_CK_SW_ ODE,
	PMIC_RG_BUCK_VMODEM_CK_SW_EN,
	PMIC_RG_BUCK_VMODEM_TRACK_STALLFBYPASS,
	PMIC_BUCK_VMODEM_ELRFLEN,
	PMIC_RG_BUCK_VMODEM_VOSEL,
	PMIC_BUCK_VPROC1_ANA_ID,
	PMIC_BUCK_VPROC1_DIG_ID,
	PMIC_BUCK_VPROC1_ANA_MINORFREV,
	PMIC_BUCK_VPROC1_ANA_MAJORFREV,
	PMIC_BUCK_VPROC1_DIG_MINORFREV,
	PMIC_BUCK_VPROC1_DIG_MAJORFREV,
	PMIC_BUCK_VPROC1_DSNFCBS,
	PMIC_BUCK_VPROC1_DSNFBIX,
	PMIC_BUCK_VPROC1_DSNFESP,
	PMIC_BUCK_VPROC1_DSNFFPI_SSHUB,
	PMIC_BUCK_VPROC1_DSNFFPI_TRACKING,
	PMIC_BUCK_VPROC1_DSNFFPI_PREOC,
	PMIC_BUCK_VPROC1_DSNFFPI_VOTER,
	PMIC_BUCK_VPROC1_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VPROC1_DSNFFPI_DLC,
	PMIC_BUCK_VPROC1_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VPROC1_EN,
	PMIC_RG_BUCK_VPROC1_LP,
	PMIC_RG_BUCK_VPROC1_CON0FSET,
	PMIC_RG_BUCK_VPROC1_CON0FCLR,
	PMIC_RG_BUCK_VPROC1_VOSEL_SLEEP,
	PMIC_RG_BUCK_VPROC1_SELR2R_CTRL,
	PMIC_RG_BUCK_VPROC1_SFCHG_FRATE,
	PMIC_RG_BUCK_VPROC1_SFCHG_FEN,
	PMIC_RG_BUCK_VPROC1_SFCHG_RRATE,
	PMIC_RG_BUCK_VPROC1_SFCHG_REN,
	PMIC_RG_BUCK_VPROC1_HW0_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW1_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW2_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW3_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW4_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW5_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW6_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW7_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW8_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW9_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW10_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW11_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW12_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW13_OP_EN,
	PMIC_RG_BUCK_VPROC1_HW14_OP_EN,
	PMIC_RG_BUCK_VPROC1_SW_OP_EN,
	PMIC_RG_BUCK_VPROC1_OP_ENFSET,
	PMIC_RG_BUCK_VPROC1_OP_ENFCLR,
	PMIC_RG_BUCK_VPROC1_HW0_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW1_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW2_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW3_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW4_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW5_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW6_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW7_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW8_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW9_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW10_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW11_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW12_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW13_OP_CFG,
	PMIC_RG_BUCK_VPROC1_HW14_OP_CFG,
	PMIC_RG_BUCK_VPROC1_OP_CFGFSET,
	PMIC_RG_BUCK_VPROC1_OP_CFGFCLR,
	PMIC_RG_BUCK_VPROC1_HW0_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW1_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW2_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW3_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW4_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW5_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW6_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW7_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW8_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW9_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW10_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW11_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW12_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW13_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_HW14_OP_ ODE,
	PMIC_RG_BUCK_VPROC1_OP_ ODEFSET,
	PMIC_RG_BUCK_VPROC1_OP_ ODEFCLR,
	PMIC_DA_VPROC1_VOSEL,
	PMIC_DA_VPROC1_VOSEL_GRAY,
	PMIC_DA_VPROC1_EN,
	PMIC_DA_VPROC1_STB,
	PMIC_DA_VPROC1_LOOP_SEL,
	PMIC_DA_VPROC1_R2R_PDN,
	PMIC_DA_VPROC1_DVS_EN,
	PMIC_DA_VPROC1_DVS_DOWN,
	PMIC_DA_VPROC1_SSH,
	PMIC_DA_VPROC1_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VPROC1_CK_SW_ ODE,
	PMIC_RG_BUCK_VPROC1_CK_SW_EN,
	PMIC_RG_BUCK_VPROC1_TRACK_STALLFBYPASS,
	PMIC_BUCK_VPROC1_ELRFLEN,
	PMIC_RG_BUCK_VPROC1_VOSEL,
	PMIC_BUCK_VPROC2FANA_ID,
	PMIC_BUCK_VPROC2FDIG_ID,
	PMIC_BUCK_VPROC2FANA_MINORFREV,
	PMIC_BUCK_VPROC2FANA_MAJORFREV,
	PMIC_BUCK_VPROC2_DIG_MINORFREV,
	PMIC_BUCK_VPROC2_DIG_MAJORFREV,
	PMIC_BUCK_VPROC2_DSNFCBS,
	PMIC_BUCK_VPROC2_DSNFBIX,
	PMIC_BUCK_VPROC2_DSNFESP,
	PMIC_BUCK_VPROC2_DSNFFPI_SSHUB,
	PMIC_BUCK_VPROC2_DSNFFPI_TRACKING,
	PMIC_BUCK_VPROC2_DSNFFPI_PREOC,
	PMIC_BUCK_VPROC2_DSNFFPI_VOTER,
	PMIC_BUCK_VPROC2_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VPROC2_DSNFFPI_DLC,
	PMIC_BUCK_VPROC2_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VPROC2_EN,
	PMIC_RG_BUCK_VPROC2_LP,
	PMIC_RG_BUCK_VPROC2_CON0FSET,
	PMIC_RG_BUCK_VPROC2_CON0FCLR,
	PMIC_RG_BUCK_VPROC2_VOSEL_SLEEP,
	PMIC_RG_BUCK_VPROC2_SELR2R_CTRL,
	PMIC_RG_BUCK_VPROC2_SFCHG_FRATE,
	PMIC_RG_BUCK_VPROC2_SFCHG_FEN,
	PMIC_RG_BUCK_VPROC2_SFCHG_RRATE,
	PMIC_RG_BUCK_VPROC2_SFCHG_REN,
	PMIC_RG_BUCK_VPROC2_HW0_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW1_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW2_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW3_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW4_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW5_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW6_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW7_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW8_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW9_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW10_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW11_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW12_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW13_OP_EN,
	PMIC_RG_BUCK_VPROC2_HW14_OP_EN,
	PMIC_RG_BUCK_VPROC2_SW_OP_EN,
	PMIC_RG_BUCK_VPROC2_OP_ENFSET,
	PMIC_RG_BUCK_VPROC2_OP_ENFCLR,
	PMIC_RG_BUCK_VPROC2_HW0_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW1_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW2_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW3_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW4_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW5_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW6_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW7_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW8_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW9_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW10_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW11_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW12_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW13_OP_CFG,
	PMIC_RG_BUCK_VPROC2_HW14_OP_CFG,
	PMIC_RG_BUCK_VPROC2_OP_CFGFSET,
	PMIC_RG_BUCK_VPROC2_OP_CFGFCLR,
	PMIC_RG_BUCK_VPROC2_HW0_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW1_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW2_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW3_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW4_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW5_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW6_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW7_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW8_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW9_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW10_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW11_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW12_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW13_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_HW14_OP_ ODE,
	PMIC_RG_BUCK_VPROC2_OP_ ODEFSET,
	PMIC_RG_BUCK_VPROC2_OP_ ODEFCLR,
	PMIC_DA_VPROC2_VOSEL,
	PMIC_DA_VPROC2_VOSEL_GRAY,
	PMIC_DA_VPROC2_EN,
	PMIC_DA_VPROC2_STB,
	PMIC_DA_VPROC2_LOOP_SEL,
	PMIC_DA_VPROC2_R2R_PDN,
	PMIC_DA_VPROC2_DVS_EN,
	PMIC_DA_VPROC2_DVS_DOWN,
	PMIC_DA_VPROC2_SSH,
	PMIC_DA_VPROC2_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VPROC2FCK_SW_ ODE,
	PMIC_RG_BUCK_VPROC2FCK_SW_EN,
	PMIC_RG_BUCK_VPROC2_TRACK_EN,
	PMIC_RG_BUCK_VPROC2_TRACK_ ODE,
	PMIC_RG_BUCK_VPROC2FVOSEL_DELTA,
	PMIC_RG_BUCK_VPROC2FVOSEL_OFFSET,
	PMIC_RG_BUCK_VPROC2FVOSEL_LB,
	PMIC_RG_BUCK_VPROC2FVOSEL_HB,
	PMIC_RG_BUCK_VPROC2FTRACK_STALLFBYPASS,
	PMIC_BUCK_VPROC2_ELRFLEN,
	PMIC_RG_BUCK_VPROC2_VOSEL,
	PMIC_BUCK_VS1_ANA_ID,
	PMIC_BUCK_VS1_DIG_ID,
	PMIC_BUCK_VS1_ANA_MINORFREV,
	PMIC_BUCK_VS1_ANA_MAJORFREV,
	PMIC_BUCK_VS1_DIG_MINORFREV,
	PMIC_BUCK_VS1_DIG_MAJORFREV,
	PMIC_BUCK_VS1_DSNFCBS,
	PMIC_BUCK_VS1_DSNFBIX,
	PMIC_BUCK_VS1_DSNFESP,
	PMIC_BUCK_VS1_DSNFFPI_SSHUB,
	PMIC_BUCK_VS1_DSNFFPI_TRACKING,
	PMIC_BUCK_VS1_DSNFFPI_PREOC,
	PMIC_BUCK_VS1_DSNFFPI_VOTER,
	PMIC_BUCK_VS1_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VS1_DSNFFPI_DLC,
	PMIC_BUCK_VS1_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VS1_EN,
	PMIC_RG_BUCK_VS1_LP,
	PMIC_RG_BUCK_VS1_CON0FSET,
	PMIC_RG_BUCK_VS1_CON0FCLR,
	PMIC_RG_BUCK_VS1_VOSEL_SLEEP,
	PMIC_RG_BUCK_VS1_SELR2R_CTRL,
	PMIC_RG_BUCK_VS1_SFCHG_FRATE,
	PMIC_RG_BUCK_VS1_SFCHG_FEN,
	PMIC_RG_BUCK_VS1_SFCHG_RRATE,
	PMIC_RG_BUCK_VS1_SFCHG_REN,
	PMIC_RG_BUCK_VS1_HW0_OP_EN,
	PMIC_RG_BUCK_VS1_HW1_OP_EN,
	PMIC_RG_BUCK_VS1_HW2_OP_EN,
	PMIC_RG_BUCK_VS1_HW3_OP_EN,
	PMIC_RG_BUCK_VS1_HW4_OP_EN,
	PMIC_RG_BUCK_VS1_HW5_OP_EN,
	PMIC_RG_BUCK_VS1_HW6_OP_EN,
	PMIC_RG_BUCK_VS1_HW7_OP_EN,
	PMIC_RG_BUCK_VS1_HW8_OP_EN,
	PMIC_RG_BUCK_VS1_HW9_OP_EN,
	PMIC_RG_BUCK_VS1_HW10_OP_EN,
	PMIC_RG_BUCK_VS1_HW11_OP_EN,
	PMIC_RG_BUCK_VS1_HW12_OP_EN,
	PMIC_RG_BUCK_VS1_HW13_OP_EN,
	PMIC_RG_BUCK_VS1_HW14_OP_EN,
	PMIC_RG_BUCK_VS1_SW_OP_EN,
	PMIC_RG_BUCK_VS1_OP_ENFSET,
	PMIC_RG_BUCK_VS1_OP_ENFCLR,
	PMIC_RG_BUCK_VS1_HW0_OP_CFG,
	PMIC_RG_BUCK_VS1_HW1_OP_CFG,
	PMIC_RG_BUCK_VS1_HW2_OP_CFG,
	PMIC_RG_BUCK_VS1_HW3_OP_CFG,
	PMIC_RG_BUCK_VS1_HW4_OP_CFG,
	PMIC_RG_BUCK_VS1_HW5_OP_CFG,
	PMIC_RG_BUCK_VS1_HW6_OP_CFG,
	PMIC_RG_BUCK_VS1_HW7_OP_CFG,
	PMIC_RG_BUCK_VS1_HW8_OP_CFG,
	PMIC_RG_BUCK_VS1_HW9_OP_CFG,
	PMIC_RG_BUCK_VS1_HW10_OP_CFG,
	PMIC_RG_BUCK_VS1_HW11_OP_CFG,
	PMIC_RG_BUCK_VS1_HW12_OP_CFG,
	PMIC_RG_BUCK_VS1_HW13_OP_CFG,
	PMIC_RG_BUCK_VS1_HW14_OP_CFG,
	PMIC_RG_BUCK_VS1_OP_CFGFSET,
	PMIC_RG_BUCK_VS1_OP_CFGFCLR,
	PMIC_RG_BUCK_VS1_HW0_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW1_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW2_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW3_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW4_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW5_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW6_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW7_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW8_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW9_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW10_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW11_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW12_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW13_OP_ ODE,
	PMIC_RG_BUCK_VS1_HW14_OP_ ODE,
	PMIC_RG_BUCK_VS1_OP_ ODEFSET,
	PMIC_RG_BUCK_VS1_OP_ ODEFCLR,
	PMIC_DA_VS1_VOSEL,
	PMIC_DA_VS1_VOSEL_GRAY,
	PMIC_DA_VS1_EN,
	PMIC_DA_VS1_STB,
	PMIC_DA_VS1_LOOP_SEL,
	PMIC_DA_VS1_R2R_PDN,
	PMIC_DA_VS1_DVS_EN,
	PMIC_DA_VS1_DVS_DOWN,
	PMIC_DA_VS1_SSH,
	PMIC_DA_VS1_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VS1_CK_SW_ ODE,
	PMIC_RG_BUCK_VS1_CK_SW_EN,
	PMIC_RG_BUCK_VS1_VOTER_EN,
	PMIC_RG_BUCK_VS1_VOTER_ENFSET,
	PMIC_RG_BUCK_VS1_VOTER_ENFCLR,
	PMIC_RG_BUCK_VS1_VOTER_VOSEL,
	PMIC_BUCK_VS1_ELRFLEN,
	PMIC_RG_BUCK_VS1_VOSEL,
	PMIC_BUCK_VS2FANA_ID,
	PMIC_BUCK_VS2FDIG_ID,
	PMIC_BUCK_VS2FANA_MINORFREV,
	PMIC_BUCK_VS2FANA_MAJORFREV,
	PMIC_BUCK_VS2_DIG_MINORFREV,
	PMIC_BUCK_VS2_DIG_MAJORFREV,
	PMIC_BUCK_VS2_DSNFCBS,
	PMIC_BUCK_VS2_DSNFBIX,
	PMIC_BUCK_VS2_DSNFESP,
	PMIC_BUCK_VS2_DSNFFPI_SSHUB,
	PMIC_BUCK_VS2_DSNFFPI_TRACKING,
	PMIC_BUCK_VS2_DSNFFPI_PREOC,
	PMIC_BUCK_VS2_DSNFFPI_VOTER,
	PMIC_BUCK_VS2_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VS2_DSNFFPI_DLC,
	PMIC_BUCK_VS2_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VS2_EN,
	PMIC_RG_BUCK_VS2_LP,
	PMIC_RG_BUCK_VS2_CON0FSET,
	PMIC_RG_BUCK_VS2_CON0FCLR,
	PMIC_RG_BUCK_VS2_VOSEL_SLEEP,
	PMIC_RG_BUCK_VS2_SELR2R_CTRL,
	PMIC_RG_BUCK_VS2_SFCHG_FRATE,
	PMIC_RG_BUCK_VS2_SFCHG_FEN,
	PMIC_RG_BUCK_VS2_SFCHG_RRATE,
	PMIC_RG_BUCK_VS2_SFCHG_REN,
	PMIC_RG_BUCK_VS2_HW0_OP_EN,
	PMIC_RG_BUCK_VS2_HW1_OP_EN,
	PMIC_RG_BUCK_VS2_HW2_OP_EN,
	PMIC_RG_BUCK_VS2_HW3_OP_EN,
	PMIC_RG_BUCK_VS2_HW4_OP_EN,
	PMIC_RG_BUCK_VS2_HW5_OP_EN,
	PMIC_RG_BUCK_VS2_HW6_OP_EN,
	PMIC_RG_BUCK_VS2_HW7_OP_EN,
	PMIC_RG_BUCK_VS2_HW8_OP_EN,
	PMIC_RG_BUCK_VS2_HW9_OP_EN,
	PMIC_RG_BUCK_VS2_HW10_OP_EN,
	PMIC_RG_BUCK_VS2_HW11_OP_EN,
	PMIC_RG_BUCK_VS2_HW12_OP_EN,
	PMIC_RG_BUCK_VS2_HW13_OP_EN,
	PMIC_RG_BUCK_VS2_HW14_OP_EN,
	PMIC_RG_BUCK_VS2_SW_OP_EN,
	PMIC_RG_BUCK_VS2_OP_ENFSET,
	PMIC_RG_BUCK_VS2_OP_ENFCLR,
	PMIC_RG_BUCK_VS2_HW0_OP_CFG,
	PMIC_RG_BUCK_VS2_HW1_OP_CFG,
	PMIC_RG_BUCK_VS2_HW2_OP_CFG,
	PMIC_RG_BUCK_VS2_HW3_OP_CFG,
	PMIC_RG_BUCK_VS2_HW4_OP_CFG,
	PMIC_RG_BUCK_VS2_HW5_OP_CFG,
	PMIC_RG_BUCK_VS2_HW6_OP_CFG,
	PMIC_RG_BUCK_VS2_HW7_OP_CFG,
	PMIC_RG_BUCK_VS2_HW8_OP_CFG,
	PMIC_RG_BUCK_VS2_HW9_OP_CFG,
	PMIC_RG_BUCK_VS2_HW10_OP_CFG,
	PMIC_RG_BUCK_VS2_HW11_OP_CFG,
	PMIC_RG_BUCK_VS2_HW12_OP_CFG,
	PMIC_RG_BUCK_VS2_HW13_OP_CFG,
	PMIC_RG_BUCK_VS2_HW14_OP_CFG,
	PMIC_RG_BUCK_VS2_OP_CFGFSET,
	PMIC_RG_BUCK_VS2_OP_CFGFCLR,
	PMIC_RG_BUCK_VS2_HW0_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW1_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW2_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW3_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW4_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW5_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW6_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW7_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW8_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW9_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW10_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW11_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW12_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW13_OP_ ODE,
	PMIC_RG_BUCK_VS2_HW14_OP_ ODE,
	PMIC_RG_BUCK_VS2_OP_ ODEFSET,
	PMIC_RG_BUCK_VS2_OP_ ODEFCLR,
	PMIC_DA_VS2_VOSEL,
	PMIC_DA_VS2_VOSEL_GRAY,
	PMIC_DA_VS2_EN,
	PMIC_DA_VS2_STB,
	PMIC_DA_VS2_LOOP_SEL,
	PMIC_DA_VS2_R2R_PDN,
	PMIC_DA_VS2_DVS_EN,
	PMIC_DA_VS2_DVS_DOWN,
	PMIC_DA_VS2_SSH,
	PMIC_DA_VS2_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VS2FCK_SW_ ODE,
	PMIC_RG_BUCK_VS2FCK_SW_EN,
	PMIC_RG_BUCK_VS2_VOTER_EN,
	PMIC_RG_BUCK_VS2_VOTER_ENFSET,
	PMIC_RG_BUCK_VS2_VOTER_ENFCLR,
	PMIC_RG_BUCK_VS2_VOTER_VOSEL,
	PMIC_BUCK_VS2_ELRFLEN,
	PMIC_RG_BUCK_VS2_VOSEL,
	PMIC_BUCK_VPA_ANA_ID,
	PMIC_BUCK_VPAFDIG_ID,
	PMIC_BUCK_VPAFANA_MINORFREV,
	PMIC_BUCK_VPAFANA_MAJORFREV,
	PMIC_BUCK_VPA_DIG_MINORFREV,
	PMIC_BUCK_VPA_DIG_MAJORFREV,
	PMIC_BUCK_VPA_DSNFCBS,
	PMIC_BUCK_VPA_DSNFBIX,
	PMIC_BUCK_VPA_DSNFESP,
	PMIC_BUCK_VPA_DSNFFPI_SSHUB,
	PMIC_BUCK_VPA_DSNFFPI_TRACKING,
	PMIC_BUCK_VPA_DSNFFPI_PREOC,
	PMIC_BUCK_VPA_DSNFFPI_VOTER,
	PMIC_BUCK_VPA_DSNFFPI_ULTRASONIC,
	PMIC_BUCK_VPA_DSNFFPI_DLC,
	PMIC_BUCK_VPA_DSNFFPI_TRAP,
	PMIC_RG_BUCK_VPA_EN,
	PMIC_RG_BUCK_VPA_LP,
	PMIC_RG_BUCK_VPA_CON0FSET,
	PMIC_RG_BUCK_VPA_CON0FCLR,
	PMIC_RG_BUCK_VPA_VOSEL,
	PMIC_RG_BUCK_VPA_SFCHG_FRATE,
	PMIC_RG_BUCK_VPA_SFCHG_FEN,
	PMIC_RG_BUCK_VPA_SFCHG_RRATE,
	PMIC_RG_BUCK_VPA_SFCHG_REN,
	PMIC_RG_BUCK_VPA_DVS_DOWN_CTRL,
	PMIC_DA_VPA_VOSEL,
	PMIC_DA_VPA_VOSEL_GRAY,
	PMIC_DA_VPA_EN,
	PMIC_DA_VPA_STB,
	PMIC_DA_VPA_DVS_TRANST,
	PMIC_DA_VPA_DVS_BW,
	PMIC_DA_VPA_DVS_DOWN,
	PMIC_DA_VPA_ INFREQ_DISCHARGE,
	PMIC_RG_BUCK_VPAFCK_SW_ ODE,
	PMIC_RG_BUCK_VPAFCK_SW_EN,
	PMIC_RG_BUCK_VPA_VOSEL_DLC011,
	PMIC_RG_BUCK_VPA_VOSEL_DLC111,
	PMIC_RG_BUCK_VPA_VOSEL_DLC001,
	PMIC_RG_BUCK_VPA_DLC_MAP_EN,
	PMIC_RG_BUCK_VPA_DLC,
	PMIC_DA_VPA_DLC,
	PMIC_RG_BUCK_VPA_MSFGFEN,
	PMIC_RG_BUCK_VPA_MSFGFRDELTA2GO,
	PMIC_RG_BUCK_VPA_MSFGFFDELTA2GO,
	PMIC_RG_BUCK_VPA_MSFGFRRATE0,
	PMIC_RG_BUCK_VPA_MSFGFRRATE1,
	PMIC_RG_BUCK_VPA_MSFGFRRATE2,
	PMIC_RG_BUCK_VPA_MSFGFRRATE3,
	PMIC_RG_BUCK_VPA_MSFGFRRATE4,
	PMIC_RG_BUCK_VPA_MSFGFRRATE5,
	PMIC_RG_BUCK_VPA_MSFGFRTHD0,
	PMIC_RG_BUCK_VPA_MSFGFRTHD1,
	PMIC_RG_BUCK_VPA_MSFGFRTHD2,
	PMIC_RG_BUCK_VPA_MSFGFRTHD3,
	PMIC_RG_BUCK_VPA_MSFGFRTHD4,
	PMIC_RG_BUCK_VPA_MSFGFFRATE0,
	PMIC_RG_BUCK_VPA_MSFGFFRATE1,
	PMIC_RG_BUCK_VPA_MSFGFFRATE2,
	PMIC_RG_BUCK_VPA_MSFGFFRATE3,
	PMIC_RG_BUCK_VPA_MSFGFFRATE4,
	PMIC_RG_BUCK_VPA_MSFGFFRATE5,
	PMIC_RG_BUCK_VPA_MSFGFFTHD0,
	PMIC_RG_BUCK_VPA_MSFGFFTHD1,
	PMIC_RG_BUCK_VPA_MSFGFFTHD2,
	PMIC_RG_BUCK_VPA_MSFGFFTHD3,
	PMIC_RG_BUCK_VPA_MSFGFFTHD4,
	PMIC_BUCK_ANA0_ANA_ID,
	PMIC_BUCK_ANA0_DIG_ID,
	PMIC_BUCK_ANA0_ANA_MINORFREV,
	PMIC_BUCK_ANA0_ANA_MAJORFREV,
	PMIC_BUCK_ANA0_DIG_MINORFREV,
	PMIC_BUCK_ANA0_DIG_MAJORFREV,
	PMIC_BUCK_ANA0_DSNFCBS,
	PMIC_BUCK_ANA0_DSNFBIX,
	PMIC_BUCK_ANA0_DSNFESP,
	PMIC_BUCK_ANA0_DSNFFPI,
	PMIC_RG_SMPS_TEST ODEFB,
	PMIC_RG_AUTOKFRST,
	PMIC_RG_SMPS_DISAUTOK,
	PMIC_RG_VGPU11_NDISFEN,
	PMIC_RG_VGPU11_PWMFRSTRAMPFEN,
	PMIC_RG_VGPU11_SLEEP_TIME,
	PMIC_RG_VGPU11_LOOPSEL_DIS,
	PMIC_RG_VGPU11_TB_DIS,
	PMIC_RG_VGPU11_TB_PFM_OFF,
	PMIC_RG_VGPU11_DUMMY_LOADFEN,
	PMIC_RG_VGPU11_TB_VREFSEL,
	PMIC_RG_VGPU11_TONFEXTENDFEN,
	PMIC_RG_VGPU11_URTFEN,
	PMIC_RG_VGPU11_OVPFEN,
	PMIC_RG_VGPU11_OVPFVREFSEL,
	PMIC_RG_VGPU11_RAMPFAC,
	PMIC_RG_VGPU11_OCP,
	PMIC_RG_VGPU11_OCN,
	PMIC_RG_VGPU11_FUGON,
	PMIC_RG_VGPU11_FLGON,
	PMIC_RG_VGPU11_PFM_PEAK,
	PMIC_RG_VGPU11_SONIC_PFM_PEAK,
	PMIC_RG_VGPU11_VDIFF_GROUNDSEL,
	PMIC_RG_VGPU11_UG_SR,
	PMIC_RG_VGPU11_LG_SR,
	PMIC_RG_VGPU11_FCCM,
	PMIC_RG_VGPU11_RETENTION_EN,
	PMIC_RG_VGPU11_NONAUDIBLE_EN,
	PMIC_RG_VGPU11_RSVH,
	PMIC_RG_VGPU11_RSVL,
	PMIC_RGSFVGPU11_OC_STATUS,
	PMIC_RGSFVGPU11_DIG_MON,
	PMIC_RG_VGPU11_DIGMON_SEL,
	PMIC_RG_VGPU11_VBAT_LOW_DIS,
	PMIC_RG_VGPU11_VBAT_HI_DIS,
	PMIC_RG_VGPU11_VOUT_HI_DIS,
	PMIC_RG_VGPU11_RCB,
	PMIC_RG_VGPU11_VDIFF_OFF,
	PMIC_RG_VGPU11_VDIFFCAP_EN,
	PMIC_RG_VGPU11_DACFVREF_1P1V_EN,
	PMIC_RG_VGPU11_DACFVREF_1P2V_EN,
	PMIC_RG_VGPU12_NDISFEN,
	PMIC_RG_VGPU12_PWMFRSTRAMPFEN,
	PMIC_RG_VGPU12_SLEEP_TIME,
	PMIC_RG_VGPU12_LOOPSEL_DIS,
	PMIC_RG_VGPU12_TB_DIS,
	PMIC_RG_VGPU12_TB_PFM_OFF,
	PMIC_RG_VGPU12_TB_VREFSEL,
	PMIC_RG_VGPU12_TONFEXTENDFEN,
	PMIC_RG_VGPU12_URTFEN,
	PMIC_RG_VGPU12_DUMMY_LOADFEN,
	PMIC_RG_VGPU12_OVPFEN,
	PMIC_RG_VGPU12_OVPFVREFSEL,
	PMIC_RG_VGPU12_RAMPFAC,
	PMIC_RG_VGPU12_OCP,
	PMIC_RG_VGPU12_OCN,
	PMIC_RG_VGPU12_PFM_PEAK,
	PMIC_RG_VGPU12_SONIC_PFM_PEAK,
	PMIC_RG_VGPU12_FLGON,
	PMIC_RG_VGPU12_FUGON,
	PMIC_RG_VGPU12_VDIFF_GROUNDSEL,
	PMIC_RG_VGPU12_UG_SR,
	PMIC_RG_VGPU12_LG_SR,
	PMIC_RG_VGPU12_FCCM,
	PMIC_RG_VGPU12_RSVH,
	PMIC_RG_VGPU12_RSVL,
	PMIC_RG_VGPU12_NONAUDIBLE_EN,
	PMIC_RG_VGPU12_RETENTION_EN,
	PMIC_RGSFVGPU12_OC_STATUS,
	PMIC_RGSFVGPU12_DIG_MON,
	PMIC_RG_VGPU12_DIGMON_SEL,
	PMIC_RG_VGPU12_RCB,
	PMIC_RG_VGPU12_VBAT_HI_DIS,
	PMIC_RG_VGPU12_VBAT_LOW_DIS,
	PMIC_RG_VGPU12_VOUT_HI_DIS,
	PMIC_RG_VGPU12_VDIFF_OFF,
	PMIC_RG_VGPU12_VDIFFCAP_EN,
	PMIC_RG_VGPU12_DACFVREF_1P1V_EN,
	PMIC_RG_VGPU12_DACFVREF_1P2V_EN,
	PMIC_RG_VCORE_TB_DIS,
	PMIC_RG_VCORE_NDISFEN,
	PMIC_RG_VCORE_LOOPSEL_DIS,
	PMIC_RG_VCORE_PWMFRSTRAMPFEN,
	PMIC_RG_VCORE_SLEEP_TIME,
	PMIC_RG_VCORE_TB_VREFSEL,
	PMIC_RG_VCORE_TB_PFM_OFF,
	PMIC_RG_VCORE_TONFEXTENDFEN,
	PMIC_RG_VCORE_URTFEN,
	PMIC_RG_VCORE_DUMMY_LOADFEN,
	PMIC_RG_VCORE_OVPFEN,
	PMIC_RG_VCORE_OVPFVREFSEL,
	PMIC_RG_VCORE_RAMPFAC,
	PMIC_RG_VCORE_OCP,
	PMIC_RG_VCORE_OCN,
	PMIC_RG_VCORE_FUGON,
	PMIC_RG_VCORE_FLGON,
	PMIC_RG_VCORE_PFM_PEAK,
	PMIC_RG_VCORE_SONIC_PFM_PEAK,
	PMIC_RG_VCORE_UG_SR,
	PMIC_RG_VCORE_LG_SR,
	PMIC_RG_VCORE_VDIFF_GROUNDSEL,
	PMIC_RG_VCORE_FCCM,
	PMIC_RG_VCORE_NONAUDIBLE_EN,
	PMIC_RG_VCORE_RETENTION_EN,
	PMIC_RG_VCORE_RSVH,
	PMIC_RG_VCORE_RSVL,
	PMIC_RGSFVCORE_OC_STATUS,
	PMIC_RGSFVCORE_DIG_MON,
	PMIC_RG_VCORE_DIGMON_SEL,
	PMIC_RG_VGPUVCORE_TMDL,
	PMIC_RG_VCORE_RCB,
	PMIC_RG_VCORE_VBAT_LOW_DIS,
	PMIC_RG_VCORE_VBAT_HI_DIS,
	PMIC_RG_VCORE_VOUT_HI_DIS,
	PMIC_RG_VCORE_VDIFF_OFF,
	PMIC_RG_VCORE_VDIFFCAP_EN,
	PMIC_RG_VCORE_DACFVREF_1P1V_EN,
	PMIC_RG_VCORE_DACFVREF_1P2V_EN,
	PMIC_RG_VGPUVCORE_DIFF_L,
	PMIC_RG_VGPUVCORE_SR_VBAT,
	PMIC_RG_VGPUVCORE_CONFIG_LAT_RSVH,
	PMIC_RG_VGPUVCORE_RECONFIG_RSVH,
	PMIC_RG_VGPUVCORE_RECONFIG_EN,
	PMIC_RGSF3PH1_VGPU11_DIGCFG_EN,
	PMIC_RGSF3PH2_VCORE_DIGCFG_EN,
	PMIC_RGSF3PH3_VGPU12_DIGCFG_EN,
	PMIC_RG_VPROC1_SR_VBAT,
	PMIC_RG_VPROC1_NDISFEN,
	PMIC_RG_VPROC1_PWMFRSTRAMPFEN,
	PMIC_RG_VPROC1_SLEEP_TIME,
	PMIC_RG_VPROC1_LOOPSEL_DIS,
	PMIC_RG_VPROC1_RAMPFAC,
	PMIC_RG_VPROC1_TB_DIS,
	PMIC_RG_VPROC1_TB_PFM_OFF,
	PMIC_RG_VPROC1_TB_VREFSEL,
	PMIC_RG_VPROC1_TONFEXTENDFEN,
	PMIC_RG_VPROC1_URTFEN,
	PMIC_RG_VPROC1_DUMMY_LOADFEN,
	PMIC_RG_VPROC1_OVPFEN,
	PMIC_RG_VPROC1_OVPFVREFSEL,
	PMIC_RG_VPROC1_OCN,
	PMIC_RG_VPROC1_OCP,
	PMIC_RG_VPROC1_PFM_PEAK,
	PMIC_RG_VPROC1_SONIC_PFM_PEAK,
	PMIC_RGS_VPROC1_OC_STATUS,
	PMIC_RGSFVPROC1_DIG_MON,
	PMIC_RG_VPROC1_UG_SR,
	PMIC_RG_VPROC1_LG_SR,
	PMIC_RG_VPROC1_TMDL,
	PMIC_RG_VPROC1_FUGON,
	PMIC_RG_VPROC1_FLGON,
	PMIC_RG_VPROC1_FCCM,
	PMIC_RG_VPROC1_NONAUDIBLE_EN,
	PMIC_RG_VPROC1_RETENTION_EN,
	PMIC_RG_VPROC1_VDIFF_GROUNDSEL,
	PMIC_RG_VPROC1_DIGMON_SEL,
	PMIC_RG_VPROC1_RSVH,
	PMIC_RG_VPROC1_RSVL,
	PMIC_RG_VPROC1_RCB,
	PMIC_RG_VPROC1_VDIFFCAP_EN,
	PMIC_RG_VPROC1_VBAT_HI_DIS,
	PMIC_RG_VPROC1_VBAT_LOW_DIS,
	PMIC_RG_VPROC1_VOUT_HI_DIS,
	PMIC_RG_VPROC1_DACFVREF_1P1V_EN,
	PMIC_RG_VPROC1_DACFVREF_1P2V_EN,
	PMIC_RG_VPROC1_VDIFF_OFF,
	PMIC_BUCK_ANA0_ELRFLEN,
	PMIC_RG_VGPU11_DRIVER_SR_TRIM,
	PMIC_RG_VGPU11_CCOMP,
	PMIC_RG_VGPU11_RCOMP,
	PMIC_RG_VGPU11_RAMPFSLP,
	PMIC_RG_VGPU11_NLIM_TRIM,
	PMIC_RG_VGPU12_DRIVER_SR_TRIM,
	PMIC_RG_VGPU12_CCOMP,
	PMIC_RG_VGPU12_RCOMP,
	PMIC_RG_VGPU12_RAMPFSLP,
	PMIC_RG_VGPU12_NLIM_TRIM,
	PMIC_RG_VCORE_DRIVER_SR_TRIM,
	PMIC_RG_VCORE_CCOMP,
	PMIC_RG_VCORE_RCOMP,
	PMIC_RG_VCORE_RAMPFSLP,
	PMIC_RG_VCORE_NLIM_TRIM,
	PMIC_RG_VGPU11_CSNSLP_TRIM,
	PMIC_RG_VGPU11_ZC_TRIM,
	PMIC_RG_VGPU12_CSNSLP_TRIM,
	PMIC_RG_VGPU12_ZC_TRIM,
	PMIC_RG_VCORE_CSNSLP_TRIM,
	PMIC_RG_VCORE_ZC_TRIM,
	PMIC_RG_VGPU11_CSPSLP_TRIM,
	PMIC_RG_VGPU12_CSPSLP_TRIM,
	PMIC_RG_VCORE_CSPSLP_TRIM,
	PMIC_RG_VGPUVCORE_PHIN_TRIM,
	PMIC_RG_VPROC1_DRIVER_SR_TRIM,
	PMIC_RG_VPROC1_CCOMP,
	PMIC_RG_VPROC1_RCOMP,
	PMIC_RG_VPROC1_RAMPFSLP,
	PMIC_RG_VPROC1_NLIM_TRIM,
	PMIC_RG_VPROC1_CSNSLP_TRIM,
	PMIC_RG_VPROC1_ZC_TRIM,
	PMIC_RG_VPROC1_CSPSLP_TRIM,
	PMIC_RG_VS1_TRIMH,
	PMIC_RG_VS2_TRIMH,
	PMIC_RG_VGPU11_TRIMH,
	PMIC_RG_VGPU12_TRIMH,
	PMIC_RG_VPROC2FTRIMH,
	PMIC_RG_VPROC1_TRIMH,
	PMIC_RG_VCORE_TRIMH,
	PMIC_RG_VMODEM_TRIMH,
	PMIC_RG_VPA_TRIMH,
	PMIC_RG_VPU_TRIMH,
	PMIC_RG_VSRAM_PROC1_TRIMH,
	PMIC_RG_VSRAM_PROC2FTRIMH,
	PMIC_RG_VSRAM_MDFTRIMH,
	PMIC_RG_VSRAM_OTHERS_TRIMH,
	PMIC_RG_VGPU11_TON_TRIM,
	PMIC_RG_VGPU12_TONFTRIM,
	PMIC_RG_VCORE_TON_TRIM,
	PMIC_RG_VGPUVCORE_PH2_OFF,
	PMIC_RG_VGPUVCORE_PH3_OFF,
	PMIC_RG_VGPUVCORE_PG_FB3,
	PMIC_RG_VGPUVCORE_DACFSEL,
	PMIC_RG_VPROC1_TONFTRIM,
	PMIC_BUCK_ANA1_ANA_ID,
	PMIC_BUCK_ANA1_DIG_ID,
	PMIC_BUCK_ANA1_ANA_MINORFREV,
	PMIC_BUCK_ANA1_ANA_MAJORFREV,
	PMIC_BUCK_ANA1_DIG_MINORFREV,
	PMIC_BUCK_ANA1_DIG_MAJORFREV,
	PMIC_BUCK_ANA1_DSNFCBS,
	PMIC_BUCK_ANA1_DSNFBIX,
	PMIC_BUCK_ANA1_DSNFESP,
	PMIC_BUCK_ANA1_DSNFFPI,
	PMIC_RG_VPROC2FSR_VBAT,
	PMIC_RG_VPROC2_NDISFEN,
	PMIC_RG_VPROC2_PWMFRSTRAMPFEN,
	PMIC_RG_VPROC2_SLEEP_TIME,
	PMIC_RG_VPROC2_LOOPSEL_DIS,
	PMIC_RG_VPROC2_RAMPFAC,
	PMIC_RG_VPROC2FTB_DIS,
	PMIC_RG_VPROC2_TB_PFM_OFF,
	PMIC_RG_VPROC2_TB_VREFSEL,
	PMIC_RG_VPROC2_TONFEXTENDFEN,
	PMIC_RG_VPROC2_URTFEN,
	PMIC_RG_VPROC2_DUMMY_LOADFEN,
	PMIC_RG_VPROC2_OVPFEN,
	PMIC_RG_VPROC2_OVPFVREFSEL,
	PMIC_RG_VPROC2_OCN,
	PMIC_RG_VPROC2_OCP,
	PMIC_RG_VPROC2_PFM_PEAK,
	PMIC_RG_VPROC2_SONIC_PFM_PEAK,
	PMIC_RGS_VPROC2_OC_STATUS,
	PMIC_RGSFVPROC2_DIG_MON,
	PMIC_RG_VPROC2_UG_SR,
	PMIC_RG_VPROC2_LG_SR,
	PMIC_RG_VPROC2_TMDL,
	PMIC_RG_VPROC2_FUGON,
	PMIC_RG_VPROC2_FLGON,
	PMIC_RG_VPROC2_FCCM,
	PMIC_RG_VPROC2_NONAUDIBLE_EN,
	PMIC_RG_VPROC2_RETENTION_EN,
	PMIC_RG_VPROC2_VDIFF_GROUNDSEL,
	PMIC_RG_VPROC2_DIGMON_SEL,
	PMIC_RG_VPROC2_RSVH,
	PMIC_RG_VPROC2_RSVL,
	PMIC_RG_VPROC2_RCB,
	PMIC_RG_VPROC2_VDIFFCAP_EN,
	PMIC_RG_VPROC2_VBAT_HI_DIS,
	PMIC_RG_VPROC2_VBAT_LOW_DIS,
	PMIC_RG_VPROC2_VOUT_HI_DIS,
	PMIC_RG_VPROC2_DACFVREF_1P1V_EN,
	PMIC_RG_VPROC2_DACFVREF_1P2V_EN,
	PMIC_RG_VPROC2_VDIFF_OFF,
	PMIC_RG_VMODEM_SR_VBAT,
	PMIC_RG_VMODEM_NDISFEN,
	PMIC_RG_VMODEM_PWMFRSTRAMPFEN,
	PMIC_RG_VMODEM_SLEEP_TIME,
	PMIC_RG_VMODEM_LOOPSEL_DIS,
	PMIC_RG_VMODEM_RAMPFAC,
	PMIC_RG_VMODEM_TB_DIS,
	PMIC_RG_VMODEM_TB_PFM_OFF,
	PMIC_RG_VMODEM_TB_VREFSEL,
	PMIC_RG_VMODEM_TONFEXTENDFEN,
	PMIC_RG_VMODEM_URTFEN,
	PMIC_RG_VMODEM_DUMMY_LOADFEN,
	PMIC_RG_VMODEM_OVPFEN,
	PMIC_RG_VMODEM_OVPFVREFSEL,
	PMIC_RG_VMODEM_OCN,
	PMIC_RG_VMODEM_OCP,
	PMIC_RG_VMODEM_PFM_PEAK,
	PMIC_RG_VMODEM_SONIC_PFM_PEAK,
	PMIC_RGS_VMODEM_OC_STATUS,
	PMIC_RGSFVMODEM_DIG_MON,
	PMIC_RG_VMODEM_UG_SR,
	PMIC_RG_VMODEM_LG_SR,
	PMIC_RG_VMODEM_TMDL,
	PMIC_RG_VMODEM_FUGON,
	PMIC_RG_VMODEM_FLGON,
	PMIC_RG_VMODEM_FCCM,
	PMIC_RG_VMODEM_NONAUDIBLE_EN,
	PMIC_RG_VMODEM_RETENTION_EN,
	PMIC_RG_VMODEM_VDIFF_GROUNDSEL,
	PMIC_RG_VMODEM_DIGMON_SEL,
	PMIC_RG_VMODEM_RSVH,
	PMIC_RG_VMODEM_RSVL,
	PMIC_RG_VMODEM_RCB,
	PMIC_RG_VMODEM_VDIFFCAP_EN,
	PMIC_RG_VMODEM_VBAT_HI_DIS,
	PMIC_RG_VMODEM_VBAT_LOW_DIS,
	PMIC_RG_VMODEM_VOUT_HI_DIS,
	PMIC_RG_VMODEM_DACFVREF_1P1V_EN,
	PMIC_RG_VMODEM_DACFVREF_1P2V_EN,
	PMIC_RG_VMODEM_VDIFF_OFF,
	PMIC_RG_VPUFSR_VBAT,
	PMIC_RG_VPU_NDISFEN,
	PMIC_RG_VPU_PWMFRSTRAMPFEN,
	PMIC_RG_VPU_SLEEP_TIME,
	PMIC_RG_VPU_LOOPSEL_DIS,
	PMIC_RG_VPU_RAMPFAC,
	PMIC_RG_VPUFTB_DIS,
	PMIC_RG_VPU_TB_PFM_OFF,
	PMIC_RG_VPU_TB_VREFSEL,
	PMIC_RG_VPU_TONFEXTENDFEN,
	PMIC_RG_VPU_URTFEN,
	PMIC_RG_VPU_DUMMY_LOADFEN,
	PMIC_RG_VPU_OVPFEN,
	PMIC_RG_VPU_OVPFVREFSEL,
	PMIC_RG_VPU_OCN,
	PMIC_RG_VPU_OCP,
	PMIC_RG_VPU_PFM_PEAK,
	PMIC_RG_VPU_SONIC_PFM_PEAK,
	PMIC_RGS_VPU_OC_STATUS,
	PMIC_RGSFVPU_DIG_MON,
	PMIC_RG_VPU_UG_SR,
	PMIC_RG_VPU_LG_SR,
	PMIC_RG_VPU_TMDL,
	PMIC_RG_VPU_FUGON,
	PMIC_RG_VPU_FLGON,
	PMIC_RG_VPU_FCCM,
	PMIC_RG_VPU_NONAUDIBLE_EN,
	PMIC_RG_VPU_RETENTION_EN,
	PMIC_RG_VPU_VDIFF_GROUNDSEL,
	PMIC_RG_VPU_DIGMON_SEL,
	PMIC_RG_VPU_RSVH,
	PMIC_RG_VPU_RSVL,
	PMIC_RG_VPU_RCB,
	PMIC_RG_VPU_VDIFFCAP_EN,
	PMIC_RG_VPU_VBAT_HI_DIS,
	PMIC_RG_VPU_VBAT_LOW_DIS,
	PMIC_RG_VPU_VOUT_HI_DIS,
	PMIC_RG_VPU_DACFVREF_1P1V_EN,
	PMIC_RG_VPU_DACFVREF_1P2V_EN,
	PMIC_RG_VPU_VDIFF_OFF,
	PMIC_RG_VS1_TONFTRIM_EN,
	PMIC_RG_VS1_TB_DIS,
	PMIC_RG_VS1_FPWM,
	PMIC_RG_VS1_PFM_TON,
	PMIC_RG_VS1_VREF_TRIM_EN,
	PMIC_RG_VS1_SLEEP_TIME,
	PMIC_RG_VS1_NLIM_GATING,
	PMIC_RG_VS1_VREFUP,
	PMIC_RG_VS1_TB_WIDTH,
	PMIC_RG_VS1_VDIFFPFMOFF,
	PMIC_RG_VS1_VDIFF_OFF,
	PMIC_RG_VS1_UG_SR,
	PMIC_RG_VS1_LG_SR,
	PMIC_RG_VS1_NDISFEN,
	PMIC_RG_VS1_TMDL,
	PMIC_RG_VS1_CMPV_FCOT,
	PMIC_RG_VS1_RSV1,
	PMIC_RG_VS1_RSV2,
	PMIC_RG_VS1_FUGON,
	PMIC_RG_VS1_FLGON,
	PMIC_RGS_VS1_OC_STATUS,
	PMIC_RGSFVS1_DIG_MON,
	PMIC_RG_VS1_NONAUDIBLE_EN,
	PMIC_RG_VS1_OCP,
	PMIC_RG_VS1_OCN,
	PMIC_RG_VS1_SONIC_PFM_TON,
	PMIC_RG_VS1_RETENTION_EN,
	PMIC_RG_VS1_DIGMON_SEL,
	PMIC_RG_VS2_TONFTRIM_EN,
	PMIC_RG_VS2FTB_DIS,
	PMIC_RG_VS2FFPWM,
	PMIC_RG_VS2_PFM_TON,
	PMIC_RG_VS2_VREF_TRIM_EN,
	PMIC_RG_VS2_SLEEP_TIME,
	PMIC_RG_VS2_NLIM_GATING,
	PMIC_RG_VS2_VREFUP,
	PMIC_RG_VS2_TB_WIDTH,
	PMIC_RG_VS2_VDIFFPFMOFF,
	PMIC_RG_VS2_VDIFF_OFF,
	PMIC_RG_VS2_UG_SR,
	PMIC_RG_VS2_LG_SR,
	PMIC_RG_VS2_NDISFEN,
	PMIC_RG_VS2_TMDL,
	PMIC_RG_VS2FCMPV_FCOT,
	PMIC_RG_VS2_RSV1,
	PMIC_RG_VS2_RSV2,
	PMIC_RG_VS2_FUGON,
	PMIC_RG_VS2_FLGON,
	PMIC_RGS_VS2_OC_STATUS,
	PMIC_RGSFVS2_DIG_MON,
	PMIC_RG_VS2_NONAUDIBLE_EN,
	PMIC_RG_VS2_OCP,
	PMIC_RG_VS2_OCN,
	PMIC_RG_VS2_SONIC_PFM_TON,
	PMIC_RG_VS2_RETENTION_EN,
	PMIC_RG_VS2_DIGMON_SEL,
	PMIC_RG_VPA_NDISFEN,
	PMIC_RG_VPA_ ODESET,
	PMIC_RG_VPAFCC,
	PMIC_RG_VPAFCSR,
	PMIC_RG_VPAFCSMIR,
	PMIC_RG_VPAFCSL,
	PMIC_RG_VPA_SLP,
	PMIC_RG_VPA_ZXFT_L,
	PMIC_RG_VPA_CP_FWUPOFF,
	PMIC_RG_VPA_NONAUDIBLE_EN,
	PMIC_RG_VPA_RZSEL,
	PMIC_RG_VPA_SLEW,
	PMIC_RG_VPA_SLEW_NMOS,
	PMIC_RG_VPA_ IN_ON,
	PMIC_RG_VPA_BURST_SEL,
	PMIC_RG_VPA_ZC,
	PMIC_RG_VPAFRSV1,
	PMIC_RG_VPAFRSV2,
	PMIC_RGSFVPAFOC_STATUS,
	PMIC_RGSFVPA_AZC_ZX,
	PMIC_RGSFVPA_DIG_MON,
	PMIC_RG_VPA_PFM_DLC1_VTH,
	PMIC_RG_VPA_PFM_DLC2_VTH,
	PMIC_RG_VPA_PFM_DLC3_VTH,
	PMIC_RG_VPA_PFM_DLC4_VTH,
	PMIC_RG_VPA_ZXFT_H,
	PMIC_RG_VPA_DECODEFTMB,
	PMIC_RG_VPAFRSV3,
	PMIC_BUCK_ANA1_ELRFLEN,
	PMIC_RG_VPROC2_DRIVER_SR_TRIM,
	PMIC_RG_VPROC2_CCOMP,
	PMIC_RG_VPROC2_RCOMP,
	PMIC_RG_VPROC2_RAMPFSLP,
	PMIC_RG_VPROC2_NLIM_TRIM,
	PMIC_RG_VPROC2_CSNSLP_TRIM,
	PMIC_RG_VPROC2_ZC_TRIM,
	PMIC_RG_VPROC2_CSPSLP_TRIM,
	PMIC_RG_VMODEM_DRIVER_SR_TRIM,
	PMIC_RG_VMODEM_CCOMP,
	PMIC_RG_VMODEM_RCOMP,
	PMIC_RG_VMODEM_RAMPFSLP,
	PMIC_RG_VMODEM_NLIM_TRIM,
	PMIC_RG_VMODEM_CSNSLP_TRIM,
	PMIC_RG_VMODEM_ZC_TRIM,
	PMIC_RG_VMODEM_CSPSLP_TRIM,
	PMIC_RG_VPU_DRIVER_SR_TRIM,
	PMIC_RG_VPU_CCOMP,
	PMIC_RG_VPU_RCOMP,
	PMIC_RG_VPU_RAMPFSLP,
	PMIC_RG_VPU_NLIM_TRIM,
	PMIC_RG_VPU_CSNSLP_TRIM,
	PMIC_RG_VPU_ZC_TRIM,
	PMIC_RG_VPU_CSPSLP_TRIM,
	PMIC_RG_VS1_CSNSLP_TRIM,
	PMIC_RG_VS1_CCOMP,
	PMIC_RG_VS1_RCOMP,
	PMIC_RG_VS1_COTRAMPFSLP,
	PMIC_RG_VS1_ZC_TRIM,
	PMIC_RG_VS1_LDO_SENSE,
	PMIC_RG_VS1_CSPSLP_TRIM,
	PMIC_RG_VS1_NLIM_TRIM,
	PMIC_RG_VS2_CSNSLP_TRIM,
	PMIC_RG_VS2_CCOMP,
	PMIC_RG_VS2_RCOMP,
	PMIC_RG_VS2_COTRAMPFSLP,
	PMIC_RG_VS2_ZC_TRIM,
	PMIC_RG_VS2_LDO_SENSE,
	PMIC_RG_VS2_CSPSLP_TRIM,
	PMIC_RG_VS2_NLIM_TRIM,
	PMIC_RG_VPROC2_TON_TRIM,
	PMIC_RG_VMODEM_TONFTRIM,
	PMIC_RG_VPU_TONFTRIM,
	PMIC_RG_VS1_TON_TRIM,
	PMIC_RG_VS2_TON_TRIM,
	PMIC_RG_VPA_NLIM_SEL,
	PMIC_LDO_TOP_ANA_ID,
	PMIC_LDO_TOP_DIG_ID,
	PMIC_LDO_TOP_ANA_MINORFREV,
	PMIC_LDO_TOP_ANA_MAJORFREV,
	PMIC_LDO_TOP_DIG_MINORFREV,
	PMIC_LDO_TOP_DIG_MAJORFREV,
	PMIC_LDO_TOP_CBS,
	PMIC_LDO_TOP_BIX,
	PMIC_LDO_TOP_ESP,
	PMIC_LDO_TOP_FPI,
	PMIC_LDO_TOP_CLK_OFFSET,
	PMIC_LDO_TOP_RST_OFFSET,
	PMIC_LDO_TOP_INT_OFFSET,
	PMIC_LDO_TOP_INT_LEN,
	PMIC_RG_LDO_32KFCK_PDN,
	PMIC_RG_LDO_INTRPFCK_PDN,
	PMIC_RG_LDO_1MFCK_PDN,
	PMIC_RG_LDO_26MFCK_PDN,
	PMIC_RG_LDO_32KFCK_PDN_HWEN,
	PMIC_RG_LDO_INTRPFCK_PDN_HWEN,
	PMIC_RG_LDO_1MFCK_PDN_HWEN,
	PMIC_RG_LDO_26MFCK_PDN_HWEN,
	PMIC_RG_LDO_DCM_ ODE,
	PMIC_RG_LDO_VSRAM_PROC1_OSCFSEL_DIS,
	PMIC_RG_LDO_VSRAM_PROC2_OSCFSEL_DIS,
	PMIC_RG_LDO_VSRAM_OTHERS_OSCFSEL_DIS,
	PMIC_RG_LDO_VSRAM_MD_OSCFSEL_DIS,
	PMIC_RG_INT_EN_VFE28_OC,
	PMIC_RG_INT_EN_VXO22_OC,
	PMIC_RG_INT_EN_VRF18_OC,
	PMIC_RG_INT_EN_VRF12_OC,
	PMIC_RG_INT_EN_VEFUSE_OC,
	PMIC_RG_INT_EN_VCN33_1_OC,
	PMIC_RG_INT_EN_VCN33_2_OC,
	PMIC_RG_INT_EN_VCN13_OC,
	PMIC_RG_INT_EN_VCN18_OC,
	PMIC_RG_INT_EN_VA09_OC,
	PMIC_RG_INT_EN_VCAMIO_OC,
	PMIC_RG_INT_EN_VA12_OC,
	PMIC_RG_INT_EN_VAUX18_OC,
	PMIC_RG_INT_EN_VAUD18_OC,
	PMIC_RG_INT_EN_VIO18_OC,
	PMIC_RG_INT_EN_VSRAM_PROC1_OC,
	PMIC_LDO_INT_CON0FSET,
	PMIC_LDO_INT_CON0FCLR,
	PMIC_RG_INT_EN_VSRAM_PROC2_OC,
	PMIC_RG_INT_EN_VSRAM_OTHERS_OC,
	PMIC_RG_INT_EN_VSRAM_MD_OC,
	PMIC_RG_INT_EN_VEMC_OC,
	PMIC_RG_INT_EN_VSIM1_OC,
	PMIC_RG_INT_EN_VSIM2_OC,
	PMIC_RG_INT_EN_VUSB_OC,
	PMIC_RG_INT_EN_VRFCK_OC,
	PMIC_RG_INT_EN_VBBCK_OC,
	PMIC_RG_INT_EN_VBIF28_OC,
	PMIC_RG_INT_EN_VIBR_OC,
	PMIC_RG_INT_EN_VIO28_OC,
	PMIC_RG_INT_EN_VM18_OC,
	PMIC_RG_INT_EN_VUFS_OC,
	PMIC_RG_INT_MASK_VFE28_OC,
	PMIC_RG_INT_MASK_VXO22_OC,
	PMIC_RG_INT_MASK_VRF18_OC,
	PMIC_RG_INT_MASK_VRF12_OC,
	PMIC_RG_INT_MASK_VEFUSE_OC,
	PMIC_RG_INT_MASK_VCN33_1_OC,
	PMIC_RG_INT_MASK_VCN33_2_OC,
	PMIC_RG_INT_MASK_VCN13_OC,
	PMIC_RG_INT_MASK_VCN18_OC,
	PMIC_RG_INT_MASK_VA09_OC,
	PMIC_RG_INT_MASK_VCAMIO_OC,
	PMIC_RG_INT_MASK_VA12_OC,
	PMIC_RG_INT_MASK_VAUX18_OC,
	PMIC_RG_INT_MASK_VAUD18_OC,
	PMIC_RG_INT_MASK_VIO18_OC,
	PMIC_RG_INT_MASK_VSRAM_PROC1_OC,
	PMIC_LDO_INT_MASK_CON0FSET,
	PMIC_LDO_INT_MASK_CON0FCLR,
	PMIC_RG_INT_MASK_VSRAM_PROC2_OC,
	PMIC_RG_INT_MASK_VSRAM_OTHERS_OC,
	PMIC_RG_INT_MASK_VSRAM_MD_OC,
	PMIC_RG_INT_MASK_VEMC_OC,
	PMIC_RG_INT_MASK_VSIM1_OC,
	PMIC_RG_INT_MASK_VSIM2_OC,
	PMIC_RG_INT_MASK_VUSB_OC,
	PMIC_RG_INT_MASK_VRFCK_OC,
	PMIC_RG_INT_MASK_VBBCK_OC,
	PMIC_RG_INT_MASK_VBIF28_OC,
	PMIC_RG_INT_MASK_VIBR_OC,
	PMIC_RG_INT_MASK_VIO28_OC,
	PMIC_RG_INT_MASK_VM18_OC,
	PMIC_RG_INT_MASK_VUFS_OC,
	PMIC_LDO_INT_MASK_CON1FSET,
	PMIC_LDO_INT_MASK_CON1FCLR,
	PMIC_RG_INT_STATUS_VFE28_OC,
	PMIC_RG_INT_STATUS_VXO22_OC,
	PMIC_RG_INT_STATUS_VRF18_OC,
	PMIC_RG_INT_STATUS_VRF12_OC,
	PMIC_RG_INT_STATUS_VEFUSE_OC,
	PMIC_RG_INT_STATUS_VCN33_1_OC,
	PMIC_RG_INT_STATUS_VCN33_2_OC,
	PMIC_RG_INT_STATUS_VCN13_OC,
	PMIC_RG_INT_STATUS_VCN18_OC,
	PMIC_RG_INT_STATUS_VA09_OC,
	PMIC_RG_INT_STATUS_VCAMIO_OC,
	PMIC_RG_INT_STATUS_VA12_OC,
	PMIC_RG_INT_STATUS_VAUX18_OC,
	PMIC_RG_INT_STATUS_VAUD18_OC,
	PMIC_RG_INT_STATUS_VIO18_OC,
	PMIC_RG_INT_STATUS_VSRAM_PROC1_OC,
	PMIC_RG_INT_STATUS_VSRAM_PROC2_OC,
	PMIC_RG_INT_STATUS_VSRAM_OTHERS_OC,
	PMIC_RG_INT_STATUS_VSRAM_MD_OC,
	PMIC_RG_INT_STATUS_VEMC_OC,
	PMIC_RG_INT_STATUS_VSIM1_OC,
	PMIC_RG_INT_STATUS_VSIM2_OC,
	PMIC_RG_INT_STATUS_VUSB_OC,
	PMIC_RG_INT_STATUS_VRFCK_OC,
	PMIC_RG_INT_STATUS_VBBCK_OC,
	PMIC_RG_INT_STATUS_VBIF28_OC,
	PMIC_RG_INT_STATUS_VIBR_OC,
	PMIC_RG_INT_STATUS_VIO28_OC,
	PMIC_RG_INT_STATUS_VM18_OC,
	PMIC_RG_INT_STATUS_VUFS_OC,
	PMIC_RG_INT_RAW_STATUS_VFE28_OC,
	PMIC_RG_INT_RAW_STATUS_VXO22_OC,
	PMIC_RG_INT_RAW_STATUS_VRF18_OC,
	PMIC_RG_INT_RAW_STATUS_VRF12_OC,
	PMIC_RG_INT_RAW_STATUS_VEFUSE_OC,
	PMIC_RG_INT_RAW_STATUS_VCN33_1_OC,
	PMIC_RG_INT_RAW_STATUS_VCN33_2_OC,
	PMIC_RG_INT_RAW_STATUS_VCN13_OC,
	PMIC_RG_INT_RAW_STATUS_VCN18_OC,
	PMIC_RG_INT_RAW_STATUS_VA09_OC,
	PMIC_RG_INT_RAW_STATUS_VCAMIO_OC,
	PMIC_RG_INT_RAW_STATUS_VA12_OC,
	PMIC_RG_INT_RAW_STATUS_VAUX18_OC,
	PMIC_RG_INT_RAW_STATUS_VAUD18_OC,
	PMIC_RG_INT_RAW_STATUS_VIO18_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_PROC1_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_PROC2_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_OTHERS_OC,
	PMIC_RG_INT_RAW_STATUS_VSRAM_MD_OC,
	PMIC_RG_INT_RAW_STATUS_VEMC_OC,
	PMIC_RG_INT_RAW_STATUS_VSIM1_OC,
	PMIC_RG_INT_RAW_STATUS_VSIM2_OC,
	PMIC_RG_INT_RAW_STATUS_VUSB_OC,
	PMIC_RG_INT_RAW_STATUS_VRFCK_OC,
	PMIC_RG_INT_RAW_STATUS_VBBCK_OC,
	PMIC_RG_INT_RAW_STATUS_VBIF28_OC,
	PMIC_RG_INT_RAW_STATUS_VIBR_OC,
	PMIC_RG_INT_RAW_STATUS_VIO28_OC,
	PMIC_RG_INT_RAW_STATUS_VM18_OC,
	PMIC_RG_INT_RAW_STATUS_VUFS_OC,
	PMIC_RG_LDO_MON_FLAG_SEL,
	PMIC_RG_LDO_INT_FLAG_EN,
	PMIC_RG_LDO_MON_GRP_SEL,
	PMIC_RG_LDO_WDT_ ODE,
	PMIC_RG_LDO_DUMMY_LOADFGATED_DIS,
	PMIC_RG_LDO_LP_PROT_DISABLE,
	PMIC_RG_LDO_SLEEP_CTRL_ ODE,
	PMIC_RG_LDO_TOP_RSV1,
	PMIC_RG_LDO_TOP_RSV0,
	PMIC_RG_VRTC28_EN,
	PMIC_DA_VRTC28_EN,
	PMIC_RG_VAUX18_OFF_ACKTIME_SEL,
	PMIC_RG_VAUX18_LP_ACKTIME_SEL,
	PMIC_RG_VBIF28_OFF_ACKTIME_SEL,
	PMIC_RG_VBIF28_LP_ACKTIME_SEL,
	PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_DONE,
	PMIC_RG_VOW_LDO_VSRAM_CORE_DVS_SW_ ODE,
	PMIC_RG_LDO_VXO22_ENFSW_ ODE,
	PMIC_RG_LDO_VXO22_ENFTEST,
	PMIC_LDO_TOP_ELRFLEN,
	PMIC_RG_LDO_VRFCK_ANA_SEL,
	PMIC_RG_LDO_VSRAM_PROC1_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_PROC2_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_MD_VOSEL_LIMIT_SEL,
	PMIC_RG_LDO_VSRAM_PROC1_VOSEL,
	PMIC_RG_LDO_VSRAM_PROC2_VOSEL,
	PMIC_RG_LDO_VSRAM_OTHERS_VOSEL,
	PMIC_RG_LDO_VSRAM_MD_VOSEL,
	PMIC_RG_VEMC_VOSEL_0,
	PMIC_RG_VEMC_VOCAL_0,
	PMIC_RG_VEMC_VOTRIM_0,
	PMIC_RG_VEMC_VOSEL_1,
	PMIC_RG_VEMC_VOCAL_1,
	PMIC_RG_VEMC_VOTRIM_1,
	PMIC_LDO_GNR0_ANA_ID,
	PMIC_LDO_GNR0_DIG_ID,
	PMIC_LDO_GNR0_ANA_MINORFREV,
	PMIC_LDO_GNR0_ANA_MAJORFREV,
	PMIC_LDO_GNR0_DIG_MINORFREV,
	PMIC_LDO_GNR0_DIG_MAJORFREV,
	PMIC_LDO_GNR0_DSNFCBS,
	PMIC_LDO_GNR0_DSNFBIX,
	PMIC_LDO_GNR0_DSNFESP,
	PMIC_LDO_GNR0_DSNFFPI,
	PMIC_RG_LDO_VFE28_EN,
	PMIC_RG_LDO_VFE28_LP,
	PMIC_RG_LDO_VFE28_STBTD,
	PMIC_RG_LDO_VFE28_ULP,
	PMIC_RG_LDO_VFE28_OCFB_EN,
	PMIC_RG_LDO_VFE28_OC_ ODE,
	PMIC_RG_LDO_VFE28_OC_TSEL,
	PMIC_RG_LDO_VFE28_DUMMY_LOAD,
	PMIC_RG_LDO_VFE28_OP_ ODE,
	PMIC_RG_LDO_VFE28_CK_SW_ ODE,
	PMIC_DA_VFE28_B_EN,
	PMIC_DA_VFE28_B_STB,
	PMIC_DA_VFE28_B_LP,
	PMIC_DA_VFE28_L_EN,
	PMIC_DA_VFE28_L_STB,
	PMIC_DA_VFE28_OCFB_EN,
	PMIC_DA_VFE28_DUMMY_LOAD,
	PMIC_RG_LDO_VFE28_HW0_OP_EN,
	PMIC_RG_LDO_VFE28_HW1_OP_EN,
	PMIC_RG_LDO_VFE28_HW2_OP_EN,
	PMIC_RG_LDO_VFE28_HW3_OP_EN,
	PMIC_RG_LDO_VFE28_HW4_OP_EN,
	PMIC_RG_LDO_VFE28_HW5_OP_EN,
	PMIC_RG_LDO_VFE28_HW6_OP_EN,
	PMIC_RG_LDO_VFE28_HW7_OP_EN,
	PMIC_RG_LDO_VFE28_HW8_OP_EN,
	PMIC_RG_LDO_VFE28_HW9_OP_EN,
	PMIC_RG_LDO_VFE28_HW10_OP_EN,
	PMIC_RG_LDO_VFE28_HW11_OP_EN,
	PMIC_RG_LDO_VFE28_HW12_OP_EN,
	PMIC_RG_LDO_VFE28_HW13_OP_EN,
	PMIC_RG_LDO_VFE28_HW14_OP_EN,
	PMIC_RG_LDO_VFE28_SW_OP_EN,
	PMIC_RG_LDO_VFE28_OP_ENFSET,
	PMIC_RG_LDO_VFE28_OP_ENFCLR,
	PMIC_RG_LDO_VFE28_HW0_OP_CFG,
	PMIC_RG_LDO_VFE28_HW1_OP_CFG,
	PMIC_RG_LDO_VFE28_HW2_OP_CFG,
	PMIC_RG_LDO_VFE28_HW3_OP_CFG,
	PMIC_RG_LDO_VFE28_HW4_OP_CFG,
	PMIC_RG_LDO_VFE28_HW5_OP_CFG,
	PMIC_RG_LDO_VFE28_HW6_OP_CFG,
	PMIC_RG_LDO_VFE28_HW7_OP_CFG,
	PMIC_RG_LDO_VFE28_HW8_OP_CFG,
	PMIC_RG_LDO_VFE28_HW9_OP_CFG,
	PMIC_RG_LDO_VFE28_HW10_OP_CFG,
	PMIC_RG_LDO_VFE28_HW11_OP_CFG,
	PMIC_RG_LDO_VFE28_HW12_OP_CFG,
	PMIC_RG_LDO_VFE28_HW13_OP_CFG,
	PMIC_RG_LDO_VFE28_HW14_OP_CFG,
	PMIC_RG_LDO_VFE28_SW_OP_CFG,
	PMIC_RG_LDO_VFE28_OP_CFGFSET,
	PMIC_RG_LDO_VFE28_OP_CFGFCLR,
	PMIC_RG_LDO_VXO22_EN,
	PMIC_RG_LDO_VXO22_LP,
	PMIC_RG_LDO_VXO22_STBTD,
	PMIC_RG_LDO_VXO22_ULP,
	PMIC_RG_LDO_VXO22_OCFB_EN,
	PMIC_RG_LDO_VXO22_OC_ ODE,
	PMIC_RG_LDO_VXO22_OC_TSEL,
	PMIC_RG_LDO_VXO22_DUMMY_LOAD,
	PMIC_RG_LDO_VXO22_OP_ ODE,
	PMIC_RG_LDO_VXO22_CK_SW_ ODE,
	PMIC_DA_VXO22_B_EN,
	PMIC_DA_VXO22_B_STB,
	PMIC_DA_VXO22_B_LP,
	PMIC_DA_VXO22_L_EN,
	PMIC_DA_VXO22_L_STB,
	PMIC_DA_VXO22_OCFB_EN,
	PMIC_DA_VXO22_DUMMY_LOAD,
	PMIC_RG_LDO_VXO22_HW0_OP_EN,
	PMIC_RG_LDO_VXO22_HW1_OP_EN,
	PMIC_RG_LDO_VXO22_HW2_OP_EN,
	PMIC_RG_LDO_VXO22_HW3_OP_EN,
	PMIC_RG_LDO_VXO22_HW4_OP_EN,
	PMIC_RG_LDO_VXO22_HW5_OP_EN,
	PMIC_RG_LDO_VXO22_HW6_OP_EN,
	PMIC_RG_LDO_VXO22_HW7_OP_EN,
	PMIC_RG_LDO_VXO22_HW8_OP_EN,
	PMIC_RG_LDO_VXO22_HW9_OP_EN,
	PMIC_RG_LDO_VXO22_HW10_OP_EN,
	PMIC_RG_LDO_VXO22_HW11_OP_EN,
	PMIC_RG_LDO_VXO22_HW12_OP_EN,
	PMIC_RG_LDO_VXO22_HW13_OP_EN,
	PMIC_RG_LDO_VXO22_HW14_OP_EN,
	PMIC_RG_LDO_VXO22_SW_OP_EN,
	PMIC_RG_LDO_VXO22_OP_ENFSET,
	PMIC_RG_LDO_VXO22_OP_ENFCLR,
	PMIC_RG_LDO_VXO22_HW0_OP_CFG,
	PMIC_RG_LDO_VXO22_HW1_OP_CFG,
	PMIC_RG_LDO_VXO22_HW2_OP_CFG,
	PMIC_RG_LDO_VXO22_HW3_OP_CFG,
	PMIC_RG_LDO_VXO22_HW4_OP_CFG,
	PMIC_RG_LDO_VXO22_HW5_OP_CFG,
	PMIC_RG_LDO_VXO22_HW6_OP_CFG,
	PMIC_RG_LDO_VXO22_HW7_OP_CFG,
	PMIC_RG_LDO_VXO22_HW8_OP_CFG,
	PMIC_RG_LDO_VXO22_HW9_OP_CFG,
	PMIC_RG_LDO_VXO22_HW10_OP_CFG,
	PMIC_RG_LDO_VXO22_HW11_OP_CFG,
	PMIC_RG_LDO_VXO22_HW12_OP_CFG,
	PMIC_RG_LDO_VXO22_HW13_OP_CFG,
	PMIC_RG_LDO_VXO22_HW14_OP_CFG,
	PMIC_RG_LDO_VXO22_SW_OP_CFG,
	PMIC_RG_LDO_VXO22_OP_CFGFSET,
	PMIC_RG_LDO_VXO22_OP_CFGFCLR,
	PMIC_RG_LDO_VRF18_EN,
	PMIC_RG_LDO_VRF18_LP,
	PMIC_RG_LDO_VRF18_STBTD,
	PMIC_RG_LDO_VRF18_ULP,
	PMIC_RG_LDO_VRF18_OCFB_EN,
	PMIC_RG_LDO_VRF18_OC_ ODE,
	PMIC_RG_LDO_VRF18_OC_TSEL,
	PMIC_RG_LDO_VRF18_DUMMY_LOAD,
	PMIC_RG_LDO_VRF18_OP_ ODE,
	PMIC_RG_LDO_VRF18_CK_SW_ ODE,
	PMIC_DA_VRF18_B_EN,
	PMIC_DA_VRF18_B_STB,
	PMIC_DA_VRF18_B_LP,
	PMIC_DA_VRF18_L_EN,
	PMIC_DA_VRF18_L_STB,
	PMIC_DA_VRF18_OCFB_EN,
	PMIC_DA_VRF18_DUMMY_LOAD,
	PMIC_RG_LDO_VRF18_HW0_OP_EN,
	PMIC_RG_LDO_VRF18_HW1_OP_EN,
	PMIC_RG_LDO_VRF18_HW2_OP_EN,
	PMIC_RG_LDO_VRF18_HW3_OP_EN,
	PMIC_RG_LDO_VRF18_HW4_OP_EN,
	PMIC_RG_LDO_VRF18_HW5_OP_EN,
	PMIC_RG_LDO_VRF18_HW6_OP_EN,
	PMIC_RG_LDO_VRF18_HW7_OP_EN,
	PMIC_RG_LDO_VRF18_HW8_OP_EN,
	PMIC_RG_LDO_VRF18_HW9_OP_EN,
	PMIC_RG_LDO_VRF18_HW10_OP_EN,
	PMIC_RG_LDO_VRF18_HW11_OP_EN,
	PMIC_RG_LDO_VRF18_HW12_OP_EN,
	PMIC_RG_LDO_VRF18_HW13_OP_EN,
	PMIC_RG_LDO_VRF18_HW14_OP_EN,
	PMIC_RG_LDO_VRF18_SW_OP_EN,
	PMIC_RG_LDO_VRF18_OP_ENFSET,
	PMIC_RG_LDO_VRF18_OP_ENFCLR,
	PMIC_RG_LDO_VRF18_HW0_OP_CFG,
	PMIC_RG_LDO_VRF18_HW1_OP_CFG,
	PMIC_RG_LDO_VRF18_HW2_OP_CFG,
	PMIC_RG_LDO_VRF18_HW3_OP_CFG,
	PMIC_RG_LDO_VRF18_HW4_OP_CFG,
	PMIC_RG_LDO_VRF18_HW5_OP_CFG,
	PMIC_RG_LDO_VRF18_HW6_OP_CFG,
	PMIC_RG_LDO_VRF18_HW7_OP_CFG,
	PMIC_RG_LDO_VRF18_HW8_OP_CFG,
	PMIC_RG_LDO_VRF18_HW9_OP_CFG,
	PMIC_RG_LDO_VRF18_HW10_OP_CFG,
	PMIC_RG_LDO_VRF18_HW11_OP_CFG,
	PMIC_RG_LDO_VRF18_HW12_OP_CFG,
	PMIC_RG_LDO_VRF18_HW13_OP_CFG,
	PMIC_RG_LDO_VRF18_HW14_OP_CFG,
	PMIC_RG_LDO_VRF18_SW_OP_CFG,
	PMIC_RG_LDO_VRF18_OP_CFGFSET,
	PMIC_RG_LDO_VRF18_OP_CFGFCLR,
	PMIC_RG_LDO_VRF12_EN,
	PMIC_RG_LDO_VRF12_LP,
	PMIC_RG_LDO_VRF12_STBTD,
	PMIC_RG_LDO_VRF12_ULP,
	PMIC_RG_LDO_VRF12_OCFB_EN,
	PMIC_RG_LDO_VRF12_OC_ ODE,
	PMIC_RG_LDO_VRF12_OC_TSEL,
	PMIC_RG_LDO_VRF12_DUMMY_LOAD,
	PMIC_RG_LDO_VRF12_OP_ ODE,
	PMIC_RG_LDO_VRF12_CK_SW_ ODE,
	PMIC_DA_VRF12_B_EN,
	PMIC_DA_VRF12_B_STB,
	PMIC_DA_VRF12_B_LP,
	PMIC_DA_VRF12_L_EN,
	PMIC_DA_VRF12_L_STB,
	PMIC_DA_VRF12_OCFB_EN,
	PMIC_DA_VRF12_DUMMY_LOAD,
	PMIC_RG_LDO_VRF12_HW0_OP_EN,
	PMIC_RG_LDO_VRF12_HW1_OP_EN,
	PMIC_RG_LDO_VRF12_HW2_OP_EN,
	PMIC_RG_LDO_VRF12_HW3_OP_EN,
	PMIC_RG_LDO_VRF12_HW4_OP_EN,
	PMIC_RG_LDO_VRF12_HW5_OP_EN,
	PMIC_RG_LDO_VRF12_HW6_OP_EN,
	PMIC_RG_LDO_VRF12_HW7_OP_EN,
	PMIC_RG_LDO_VRF12_HW8_OP_EN,
	PMIC_RG_LDO_VRF12_HW9_OP_EN,
	PMIC_RG_LDO_VRF12_HW10_OP_EN,
	PMIC_RG_LDO_VRF12_HW11_OP_EN,
	PMIC_RG_LDO_VRF12_HW12_OP_EN,
	PMIC_RG_LDO_VRF12_HW13_OP_EN,
	PMIC_RG_LDO_VRF12_HW14_OP_EN,
	PMIC_RG_LDO_VRF12_SW_OP_EN,
	PMIC_RG_LDO_VRF12_OP_ENFSET,
	PMIC_RG_LDO_VRF12_OP_ENFCLR,
	PMIC_RG_LDO_VRF12_HW0_OP_CFG,
	PMIC_RG_LDO_VRF12_HW1_OP_CFG,
	PMIC_RG_LDO_VRF12_HW2_OP_CFG,
	PMIC_RG_LDO_VRF12_HW3_OP_CFG,
	PMIC_RG_LDO_VRF12_HW4_OP_CFG,
	PMIC_RG_LDO_VRF12_HW5_OP_CFG,
	PMIC_RG_LDO_VRF12_HW6_OP_CFG,
	PMIC_RG_LDO_VRF12_HW7_OP_CFG,
	PMIC_RG_LDO_VRF12_HW8_OP_CFG,
	PMIC_RG_LDO_VRF12_HW9_OP_CFG,
	PMIC_RG_LDO_VRF12_HW10_OP_CFG,
	PMIC_RG_LDO_VRF12_HW11_OP_CFG,
	PMIC_RG_LDO_VRF12_HW12_OP_CFG,
	PMIC_RG_LDO_VRF12_HW13_OP_CFG,
	PMIC_RG_LDO_VRF12_HW14_OP_CFG,
	PMIC_RG_LDO_VRF12_SW_OP_CFG,
	PMIC_RG_LDO_VRF12_OP_CFGFSET,
	PMIC_RG_LDO_VRF12_OP_CFGFCLR,
	PMIC_RG_LDO_VEFUSE_EN,
	PMIC_RG_LDO_VEFUSE_LP,
	PMIC_RG_LDO_VEFUSE_STBTD,
	PMIC_RG_LDO_VEFUSE_ULP,
	PMIC_RG_LDO_VEFUSE_OCFB_EN,
	PMIC_RG_LDO_VEFUSE_OC_ ODE,
	PMIC_RG_LDO_VEFUSE_OC_TSEL,
	PMIC_RG_LDO_VEFUSE_DUMMY_LOAD,
	PMIC_RG_LDO_VEFUSE_OP_ ODE,
	PMIC_RG_LDO_VEFUSE_CK_SW_ ODE,
	PMIC_DA_VEFUSE_B_EN,
	PMIC_DA_VEFUSE_B_STB,
	PMIC_DA_VEFUSE_B_LP,
	PMIC_DA_VEFUSE_L_EN,
	PMIC_DA_VEFUSE_L_STB,
	PMIC_DA_VEFUSE_OCFB_EN,
	PMIC_DA_VEFUSE_DUMMY_LOAD,
	PMIC_RG_LDO_VEFUSE_HW0_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW1_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW2_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW3_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW4_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW5_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW6_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW7_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW8_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW9_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW10_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW11_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW12_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW13_OP_EN,
	PMIC_RG_LDO_VEFUSE_HW14_OP_EN,
	PMIC_RG_LDO_VEFUSE_SW_OP_EN,
	PMIC_RG_LDO_VEFUSE_OP_ENFSET,
	PMIC_RG_LDO_VEFUSE_OP_ENFCLR,
	PMIC_RG_LDO_VEFUSE_HW0_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW1_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW2_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW3_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW4_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW5_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW6_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW7_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW8_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW9_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW10_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW11_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW12_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW13_OP_CFG,
	PMIC_RG_LDO_VEFUSE_HW14_OP_CFG,
	PMIC_RG_LDO_VEFUSE_SW_OP_CFG,
	PMIC_RG_LDO_VEFUSE_OP_CFGFSET,
	PMIC_RG_LDO_VEFUSE_OP_CFGFCLR,
	PMIC_RG_LDO_VCN33_1_ENF0,
	PMIC_RG_LDO_VCN33_1_LP,
	PMIC_RG_LDO_VCN33_1_STBTD,
	PMIC_RG_LDO_VCN33_1_ULP,
	PMIC_RG_LDO_VCN33_1_OCFB_EN,
	PMIC_RG_LDO_VCN33_1_OC_ ODE,
	PMIC_RG_LDO_VCN33_1_OC_TSEL,
	PMIC_RG_LDO_VCN33_1_DUMMY_LOAD,
	PMIC_RG_LDO_VCN33_1_OP_ ODE,
	PMIC_RG_LDO_VCN33_1_CK_SW_ ODE,
	PMIC_DA_VCN33_1_B_EN,
	PMIC_DA_VCN33_1_B_STB,
	PMIC_DA_VCN33_1_B_LP,
	PMIC_DA_VCN33_1_L_EN,
	PMIC_DA_VCN33_1_L_STB,
	PMIC_DA_VCN33_1_OCFB_EN,
	PMIC_DA_VCN33_1_DUMMY_LOAD,
	PMIC_RG_LDO_VCN33_1_HW0_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW1_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW2_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW3_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW4_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW5_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW6_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW7_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW8_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW9_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW10_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW11_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW12_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW13_OP_EN,
	PMIC_RG_LDO_VCN33_1_HW14_OP_EN,
	PMIC_RG_LDO_VCN33_1_SW_OP_EN,
	PMIC_RG_LDO_VCN33_1_OP_ENFSET,
	PMIC_RG_LDO_VCN33_1_OP_ENFCLR,
	PMIC_RG_LDO_VCN33_1_HW0_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW1_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW2_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW3_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW4_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW5_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW6_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW7_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW8_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW9_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW10_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW11_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW12_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW13_OP_CFG,
	PMIC_RG_LDO_VCN33_1_HW14_OP_CFG,
	PMIC_RG_LDO_VCN33_1_SW_OP_CFG,
	PMIC_RG_LDO_VCN33_1_OP_CFGFSET,
	PMIC_RG_LDO_VCN33_1_OP_CFGFCLR,
	PMIC_RG_LDO_VCN33_1_ENF1,
	PMIC_LDO_GNR1_ANA_ID,
	PMIC_LDO_GNR1_DIG_ID,
	PMIC_LDO_GNR1_ANA_MINORFREV,
	PMIC_LDO_GNR1_ANA_MAJORFREV,
	PMIC_LDO_GNR1_DIG_MINORFREV,
	PMIC_LDO_GNR1_DIG_MAJORFREV,
	PMIC_LDO_GNR1_DSNFCBS,
	PMIC_LDO_GNR1_DSNFBIX,
	PMIC_LDO_GNR1_DSNFESP,
	PMIC_LDO_GNR1_DSNFFPI,
	PMIC_RG_LDO_VCN33_2_ENF0,
	PMIC_RG_LDO_VCN33_2_LP,
	PMIC_RG_LDO_VCN33_2_STBTD,
	PMIC_RG_LDO_VCN33_2_ULP,
	PMIC_RG_LDO_VCN33_2_OCFB_EN,
	PMIC_RG_LDO_VCN33_2_OC_ ODE,
	PMIC_RG_LDO_VCN33_2_OC_TSEL,
	PMIC_RG_LDO_VCN33_2_DUMMY_LOAD,
	PMIC_RG_LDO_VCN33_2_OP_ ODE,
	PMIC_RG_LDO_VCN33_2_CK_SW_ ODE,
	PMIC_DA_VCN33_2_B_EN,
	PMIC_DA_VCN33_2_B_STB,
	PMIC_DA_VCN33_2_B_LP,
	PMIC_DA_VCN33_2_L_EN,
	PMIC_DA_VCN33_2_L_STB,
	PMIC_DA_VCN33_2_OCFB_EN,
	PMIC_DA_VCN33_2_DUMMY_LOAD,
	PMIC_RG_LDO_VCN33_2_HW0_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW1_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW2_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW3_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW4_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW5_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW6_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW7_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW8_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW9_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW10_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW11_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW12_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW13_OP_EN,
	PMIC_RG_LDO_VCN33_2_HW14_OP_EN,
	PMIC_RG_LDO_VCN33_2_SW_OP_EN,
	PMIC_RG_LDO_VCN33_2_OP_ENFSET,
	PMIC_RG_LDO_VCN33_2_OP_ENFCLR,
	PMIC_RG_LDO_VCN33_2_HW0_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW1_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW2_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW3_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW4_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW5_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW6_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW7_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW8_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW9_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW10_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW11_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW12_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW13_OP_CFG,
	PMIC_RG_LDO_VCN33_2_HW14_OP_CFG,
	PMIC_RG_LDO_VCN33_2_SW_OP_CFG,
	PMIC_RG_LDO_VCN33_2_OP_CFGFSET,
	PMIC_RG_LDO_VCN33_2_OP_CFGFCLR,
	PMIC_RG_LDO_VCN33_2_ENF1,
	PMIC_RG_LDO_VCN13_EN,
	PMIC_RG_LDO_VCN13_LP,
	PMIC_RG_LDO_VCN13_STBTD,
	PMIC_RG_LDO_VCN13_ULP,
	PMIC_RG_LDO_VCN13_OCFB_EN,
	PMIC_RG_LDO_VCN13_OC_ ODE,
	PMIC_RG_LDO_VCN13_OC_TSEL,
	PMIC_RG_LDO_VCN13_DUMMY_LOAD,
	PMIC_RG_LDO_VCN13_OP_ ODE,
	PMIC_RG_LDO_VCN13_CK_SW_ ODE,
	PMIC_DA_VCN13_B_EN,
	PMIC_DA_VCN13_B_STB,
	PMIC_DA_VCN13_B_LP,
	PMIC_DA_VCN13_L_EN,
	PMIC_DA_VCN13_L_STB,
	PMIC_DA_VCN13_OCFB_EN,
	PMIC_DA_VCN13_DUMMY_LOAD,
	PMIC_RG_LDO_VCN13_HW0_OP_EN,
	PMIC_RG_LDO_VCN13_HW1_OP_EN,
	PMIC_RG_LDO_VCN13_HW2_OP_EN,
	PMIC_RG_LDO_VCN13_HW3_OP_EN,
	PMIC_RG_LDO_VCN13_HW4_OP_EN,
	PMIC_RG_LDO_VCN13_HW5_OP_EN,
	PMIC_RG_LDO_VCN13_HW6_OP_EN,
	PMIC_RG_LDO_VCN13_HW7_OP_EN,
	PMIC_RG_LDO_VCN13_HW8_OP_EN,
	PMIC_RG_LDO_VCN13_HW9_OP_EN,
	PMIC_RG_LDO_VCN13_HW10_OP_EN,
	PMIC_RG_LDO_VCN13_HW11_OP_EN,
	PMIC_RG_LDO_VCN13_HW12_OP_EN,
	PMIC_RG_LDO_VCN13_HW13_OP_EN,
	PMIC_RG_LDO_VCN13_HW14_OP_EN,
	PMIC_RG_LDO_VCN13_SW_OP_EN,
	PMIC_RG_LDO_VCN13_OP_ENFSET,
	PMIC_RG_LDO_VCN13_OP_ENFCLR,
	PMIC_RG_LDO_VCN13_HW0_OP_CFG,
	PMIC_RG_LDO_VCN13_HW1_OP_CFG,
	PMIC_RG_LDO_VCN13_HW2_OP_CFG,
	PMIC_RG_LDO_VCN13_HW3_OP_CFG,
	PMIC_RG_LDO_VCN13_HW4_OP_CFG,
	PMIC_RG_LDO_VCN13_HW5_OP_CFG,
	PMIC_RG_LDO_VCN13_HW6_OP_CFG,
	PMIC_RG_LDO_VCN13_HW7_OP_CFG,
	PMIC_RG_LDO_VCN13_HW8_OP_CFG,
	PMIC_RG_LDO_VCN13_HW9_OP_CFG,
	PMIC_RG_LDO_VCN13_HW10_OP_CFG,
	PMIC_RG_LDO_VCN13_HW11_OP_CFG,
	PMIC_RG_LDO_VCN13_HW12_OP_CFG,
	PMIC_RG_LDO_VCN13_HW13_OP_CFG,
	PMIC_RG_LDO_VCN13_HW14_OP_CFG,
	PMIC_RG_LDO_VCN13_SW_OP_CFG,
	PMIC_RG_LDO_VCN13_OP_CFGFSET,
	PMIC_RG_LDO_VCN13_OP_CFGFCLR,
	PMIC_RG_LDO_VCN18_EN,
	PMIC_RG_LDO_VCN18_LP,
	PMIC_RG_LDO_VCN18_STBTD,
	PMIC_RG_LDO_VCN18_ULP,
	PMIC_RG_LDO_VCN18_OCFB_EN,
	PMIC_RG_LDO_VCN18_OC_ ODE,
	PMIC_RG_LDO_VCN18_OC_TSEL,
	PMIC_RG_LDO_VCN18_DUMMY_LOAD,
	PMIC_RG_LDO_VCN18_OP_ ODE,
	PMIC_RG_LDO_VCN18_CK_SW_ ODE,
	PMIC_DA_VCN18_B_EN,
	PMIC_DA_VCN18_B_STB,
	PMIC_DA_VCN18_B_LP,
	PMIC_DA_VCN18_L_EN,
	PMIC_DA_VCN18_L_STB,
	PMIC_DA_VCN18_OCFB_EN,
	PMIC_DA_VCN18_DUMMY_LOAD,
	PMIC_RG_LDO_VCN18_HW0_OP_EN,
	PMIC_RG_LDO_VCN18_HW1_OP_EN,
	PMIC_RG_LDO_VCN18_HW2_OP_EN,
	PMIC_RG_LDO_VCN18_HW3_OP_EN,
	PMIC_RG_LDO_VCN18_HW4_OP_EN,
	PMIC_RG_LDO_VCN18_HW5_OP_EN,
	PMIC_RG_LDO_VCN18_HW6_OP_EN,
	PMIC_RG_LDO_VCN18_HW7_OP_EN,
	PMIC_RG_LDO_VCN18_HW8_OP_EN,
	PMIC_RG_LDO_VCN18_HW9_OP_EN,
	PMIC_RG_LDO_VCN18_HW10_OP_EN,
	PMIC_RG_LDO_VCN18_HW11_OP_EN,
	PMIC_RG_LDO_VCN18_HW12_OP_EN,
	PMIC_RG_LDO_VCN18_HW13_OP_EN,
	PMIC_RG_LDO_VCN18_HW14_OP_EN,
	PMIC_RG_LDO_VCN18_SW_OP_EN,
	PMIC_RG_LDO_VCN18_OP_ENFSET,
	PMIC_RG_LDO_VCN18_OP_ENFCLR,
	PMIC_RG_LDO_VCN18_HW0_OP_CFG,
	PMIC_RG_LDO_VCN18_HW1_OP_CFG,
	PMIC_RG_LDO_VCN18_HW2_OP_CFG,
	PMIC_RG_LDO_VCN18_HW3_OP_CFG,
	PMIC_RG_LDO_VCN18_HW4_OP_CFG,
	PMIC_RG_LDO_VCN18_HW5_OP_CFG,
	PMIC_RG_LDO_VCN18_HW6_OP_CFG,
	PMIC_RG_LDO_VCN18_HW7_OP_CFG,
	PMIC_RG_LDO_VCN18_HW8_OP_CFG,
	PMIC_RG_LDO_VCN18_HW9_OP_CFG,
	PMIC_RG_LDO_VCN18_HW10_OP_CFG,
	PMIC_RG_LDO_VCN18_HW11_OP_CFG,
	PMIC_RG_LDO_VCN18_HW12_OP_CFG,
	PMIC_RG_LDO_VCN18_HW13_OP_CFG,
	PMIC_RG_LDO_VCN18_HW14_OP_CFG,
	PMIC_RG_LDO_VCN18_SW_OP_CFG,
	PMIC_RG_LDO_VCN18_OP_CFGFSET,
	PMIC_RG_LDO_VCN18_OP_CFGFCLR,
	PMIC_RG_LDO_VA09_EN,
	PMIC_RG_LDO_VA09_LP,
	PMIC_RG_LDO_VA09_STBTD,
	PMIC_RG_LDO_VA09_ULP,
	PMIC_RG_LDO_VA09_OCFB_EN,
	PMIC_RG_LDO_VA09_OC_ ODE,
	PMIC_RG_LDO_VA09_OC_TSEL,
	PMIC_RG_LDO_VA09_DUMMY_LOAD,
	PMIC_RG_LDO_VA09_OP_ ODE,
	PMIC_RG_LDO_VA09_CK_SW_ ODE,
	PMIC_DA_VA09_B_EN,
	PMIC_DA_VA09_B_STB,
	PMIC_DA_VA09_B_LP,
	PMIC_DA_VA09_L_EN,
	PMIC_DA_VA09_L_STB,
	PMIC_DA_VA09_OCFB_EN,
	PMIC_DA_VA09_DUMMY_LOAD,
	PMIC_RG_LDO_VA09_HW0_OP_EN,
	PMIC_RG_LDO_VA09_HW1_OP_EN,
	PMIC_RG_LDO_VA09_HW2_OP_EN,
	PMIC_RG_LDO_VA09_HW3_OP_EN,
	PMIC_RG_LDO_VA09_HW4_OP_EN,
	PMIC_RG_LDO_VA09_HW5_OP_EN,
	PMIC_RG_LDO_VA09_HW6_OP_EN,
	PMIC_RG_LDO_VA09_HW7_OP_EN,
	PMIC_RG_LDO_VA09_HW8_OP_EN,
	PMIC_RG_LDO_VA09_HW9_OP_EN,
	PMIC_RG_LDO_VA09_HW10_OP_EN,
	PMIC_RG_LDO_VA09_HW11_OP_EN,
	PMIC_RG_LDO_VA09_HW12_OP_EN,
	PMIC_RG_LDO_VA09_HW13_OP_EN,
	PMIC_RG_LDO_VA09_HW14_OP_EN,
	PMIC_RG_LDO_VA09_SW_OP_EN,
	PMIC_RG_LDO_VA09_OP_ENFSET,
	PMIC_RG_LDO_VA09_OP_ENFCLR,
	PMIC_RG_LDO_VA09_HW0_OP_CFG,
	PMIC_RG_LDO_VA09_HW1_OP_CFG,
	PMIC_RG_LDO_VA09_HW2_OP_CFG,
	PMIC_RG_LDO_VA09_HW3_OP_CFG,
	PMIC_RG_LDO_VA09_HW4_OP_CFG,
	PMIC_RG_LDO_VA09_HW5_OP_CFG,
	PMIC_RG_LDO_VA09_HW6_OP_CFG,
	PMIC_RG_LDO_VA09_HW7_OP_CFG,
	PMIC_RG_LDO_VA09_HW8_OP_CFG,
	PMIC_RG_LDO_VA09_HW9_OP_CFG,
	PMIC_RG_LDO_VA09_HW10_OP_CFG,
	PMIC_RG_LDO_VA09_HW11_OP_CFG,
	PMIC_RG_LDO_VA09_HW12_OP_CFG,
	PMIC_RG_LDO_VA09_HW13_OP_CFG,
	PMIC_RG_LDO_VA09_HW14_OP_CFG,
	PMIC_RG_LDO_VA09_SW_OP_CFG,
	PMIC_RG_LDO_VA09_OP_CFGFSET,
	PMIC_RG_LDO_VA09_OP_CFGFCLR,
	PMIC_RG_LDO_VCAMIO_EN,
	PMIC_RG_LDO_VCAMIO_LP,
	PMIC_RG_LDO_VCAMIO_STBTD,
	PMIC_RG_LDO_VCAMIO_ULP,
	PMIC_RG_LDO_VCAMIO_OCFB_EN,
	PMIC_RG_LDO_VCAMIO_OC_ ODE,
	PMIC_RG_LDO_VCAMIO_OC_TSEL,
	PMIC_RG_LDO_VCAMIO_DUMMY_LOAD,
	PMIC_RG_LDO_VCAMIO_OP_ ODE,
	PMIC_RG_LDO_VCAMIO_CK_SW_ ODE,
	PMIC_DA_VCAMIO_B_EN,
	PMIC_DA_VCAMIO_B_STB,
	PMIC_DA_VCAMIO_B_LP,
	PMIC_DA_VCAMIO_L_EN,
	PMIC_DA_VCAMIO_L_STB,
	PMIC_DA_VCAMIO_OCFB_EN,
	PMIC_DA_VCAMIO_DUMMY_LOAD,
	PMIC_RG_LDO_VCAMIO_HW0_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW1_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW2_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW3_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW4_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW5_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW6_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW7_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW8_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW9_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW10_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW11_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW12_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW13_OP_EN,
	PMIC_RG_LDO_VCAMIO_HW14_OP_EN,
	PMIC_RG_LDO_VCAMIO_SW_OP_EN,
	PMIC_RG_LDO_VCAMIO_OP_ENFSET,
	PMIC_RG_LDO_VCAMIO_OP_ENFCLR,
	PMIC_RG_LDO_VCAMIO_HW0_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW1_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW2_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW3_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW4_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW5_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW6_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW7_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW8_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW9_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW10_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW11_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW12_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW13_OP_CFG,
	PMIC_RG_LDO_VCAMIO_HW14_OP_CFG,
	PMIC_RG_LDO_VCAMIO_SW_OP_CFG,
	PMIC_RG_LDO_VCAMIO_OP_CFGFSET,
	PMIC_RG_LDO_VCAMIO_OP_CFGFCLR,
	PMIC_RG_LDO_VA12_EN,
	PMIC_RG_LDO_VA12_LP,
	PMIC_RG_LDO_VA12_STBTD,
	PMIC_RG_LDO_VA12_ULP,
	PMIC_RG_LDO_VA12_OCFB_EN,
	PMIC_RG_LDO_VA12_OC_ ODE,
	PMIC_RG_LDO_VA12_OC_TSEL,
	PMIC_RG_LDO_VA12_DUMMY_LOAD,
	PMIC_RG_LDO_VA12_OP_ ODE,
	PMIC_RG_LDO_VA12_CK_SW_ ODE,
	PMIC_DA_VA12_B_EN,
	PMIC_DA_VA12_B_STB,
	PMIC_DA_VA12_B_LP,
	PMIC_DA_VA12_L_EN,
	PMIC_DA_VA12_L_STB,
	PMIC_DA_VA12_OCFB_EN,
	PMIC_DA_VA12_DUMMY_LOAD,
	PMIC_RG_LDO_VA12_HW0_OP_EN,
	PMIC_RG_LDO_VA12_HW1_OP_EN,
	PMIC_RG_LDO_VA12_HW2_OP_EN,
	PMIC_RG_LDO_VA12_HW3_OP_EN,
	PMIC_RG_LDO_VA12_HW4_OP_EN,
	PMIC_RG_LDO_VA12_HW5_OP_EN,
	PMIC_RG_LDO_VA12_HW6_OP_EN,
	PMIC_RG_LDO_VA12_HW7_OP_EN,
	PMIC_RG_LDO_VA12_HW8_OP_EN,
	PMIC_RG_LDO_VA12_HW9_OP_EN,
	PMIC_RG_LDO_VA12_HW10_OP_EN,
	PMIC_RG_LDO_VA12_HW11_OP_EN,
	PMIC_RG_LDO_VA12_HW12_OP_EN,
	PMIC_RG_LDO_VA12_HW13_OP_EN,
	PMIC_RG_LDO_VA12_HW14_OP_EN,
	PMIC_RG_LDO_VA12_SW_OP_EN,
	PMIC_RG_LDO_VA12_OP_ENFSET,
	PMIC_RG_LDO_VA12_OP_ENFCLR,
	PMIC_RG_LDO_VA12_HW0_OP_CFG,
	PMIC_RG_LDO_VA12_HW1_OP_CFG,
	PMIC_RG_LDO_VA12_HW2_OP_CFG,
	PMIC_RG_LDO_VA12_HW3_OP_CFG,
	PMIC_RG_LDO_VA12_HW4_OP_CFG,
	PMIC_RG_LDO_VA12_HW5_OP_CFG,
	PMIC_RG_LDO_VA12_HW6_OP_CFG,
	PMIC_RG_LDO_VA12_HW7_OP_CFG,
	PMIC_RG_LDO_VA12_HW8_OP_CFG,
	PMIC_RG_LDO_VA12_HW9_OP_CFG,
	PMIC_RG_LDO_VA12_HW10_OP_CFG,
	PMIC_RG_LDO_VA12_HW11_OP_CFG,
	PMIC_RG_LDO_VA12_HW12_OP_CFG,
	PMIC_RG_LDO_VA12_HW13_OP_CFG,
	PMIC_RG_LDO_VA12_HW14_OP_CFG,
	PMIC_RG_LDO_VA12_SW_OP_CFG,
	PMIC_RG_LDO_VA12_OP_CFGFSET,
	PMIC_RG_LDO_VA12_OP_CFGFCLR,
	PMIC_LDO_GNR2_ANA_ID,
	PMIC_LDO_GNR2_DIG_ID,
	PMIC_LDO_GNR2_ANA_MINORFREV,
	PMIC_LDO_GNR2_ANA_MAJORFREV,
	PMIC_LDO_GNR2_DIG_MINORFREV,
	PMIC_LDO_GNR2_DIG_MAJORFREV,
	PMIC_LDO_GNR2_DSNFCBS,
	PMIC_LDO_GNR2_DSNFBIX,
	PMIC_LDO_GNR2_DSNFESP,
	PMIC_LDO_GNR2_DSNFFPI,
	PMIC_RG_LDO_VAUX18_EN,
	PMIC_RG_LDO_VAUX18_LP,
	PMIC_RG_LDO_VAUX18_STBTD,
	PMIC_RG_LDO_VAUX18_ULP,
	PMIC_RG_LDO_VAUX18_OCFB_EN,
	PMIC_RG_LDO_VAUX18_OC_ ODE,
	PMIC_RG_LDO_VAUX18_OC_TSEL,
	PMIC_RG_LDO_VAUX18_DUMMY_LOAD,
	PMIC_RG_LDO_VAUX18_OP_ ODE,
	PMIC_RG_LDO_VAUX18_CK_SW_ ODE,
	PMIC_DA_VAUX18_B_EN,
	PMIC_DA_VAUX18_B_STB,
	PMIC_DA_VAUX18_B_LP,
	PMIC_DA_VAUX18_L_EN,
	PMIC_DA_VAUX18_L_STB,
	PMIC_DA_VAUX18_OCFB_EN,
	PMIC_DA_VAUX18_DUMMY_LOAD,
	PMIC_RG_LDO_VAUX18_HW0_OP_EN,
	PMIC_RG_LDO_VAUX18_HW1_OP_EN,
	PMIC_RG_LDO_VAUX18_HW2_OP_EN,
	PMIC_RG_LDO_VAUX18_HW3_OP_EN,
	PMIC_RG_LDO_VAUX18_HW4_OP_EN,
	PMIC_RG_LDO_VAUX18_HW5_OP_EN,
	PMIC_RG_LDO_VAUX18_HW6_OP_EN,
	PMIC_RG_LDO_VAUX18_HW7_OP_EN,
	PMIC_RG_LDO_VAUX18_HW8_OP_EN,
	PMIC_RG_LDO_VAUX18_HW9_OP_EN,
	PMIC_RG_LDO_VAUX18_HW10_OP_EN,
	PMIC_RG_LDO_VAUX18_HW11_OP_EN,
	PMIC_RG_LDO_VAUX18_HW12_OP_EN,
	PMIC_RG_LDO_VAUX18_HW13_OP_EN,
	PMIC_RG_LDO_VAUX18_HW14_OP_EN,
	PMIC_RG_LDO_VAUX18_SW_OP_EN,
	PMIC_RG_LDO_VAUX18_OP_ENFSET,
	PMIC_RG_LDO_VAUX18_OP_ENFCLR,
	PMIC_RG_LDO_VAUX18_HW0_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW1_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW2_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW3_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW4_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW5_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW6_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW7_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW8_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW9_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW10_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW11_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW12_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW13_OP_CFG,
	PMIC_RG_LDO_VAUX18_HW14_OP_CFG,
	PMIC_RG_LDO_VAUX18_SW_OP_CFG,
	PMIC_RG_LDO_VAUX18_OP_CFGFSET,
	PMIC_RG_LDO_VAUX18_OP_CFGFCLR,
	PMIC_RG_LDO_VAUD18_EN,
	PMIC_RG_LDO_VAUD18_LP,
	PMIC_RG_LDO_VAUD18_STBTD,
	PMIC_RG_LDO_VAUD18_ULP,
	PMIC_RG_LDO_VAUD18_OCFB_EN,
	PMIC_RG_LDO_VAUD18_OC_ ODE,
	PMIC_RG_LDO_VAUD18_OC_TSEL,
	PMIC_RG_LDO_VAUD18_DUMMY_LOAD,
	PMIC_RG_LDO_VAUD18_OP_ ODE,
	PMIC_RG_LDO_VAUD18_CK_SW_ ODE,
	PMIC_DA_VAUD18_B_EN,
	PMIC_DA_VAUD18_B_STB,
	PMIC_DA_VAUD18_B_LP,
	PMIC_DA_VAUD18_L_EN,
	PMIC_DA_VAUD18_L_STB,
	PMIC_DA_VAUD18_OCFB_EN,
	PMIC_DA_VAUD18_DUMMY_LOAD,
	PMIC_RG_LDO_VAUD18_HW0_OP_EN,
	PMIC_RG_LDO_VAUD18_HW1_OP_EN,
	PMIC_RG_LDO_VAUD18_HW2_OP_EN,
	PMIC_RG_LDO_VAUD18_HW3_OP_EN,
	PMIC_RG_LDO_VAUD18_HW4_OP_EN,
	PMIC_RG_LDO_VAUD18_HW5_OP_EN,
	PMIC_RG_LDO_VAUD18_HW6_OP_EN,
	PMIC_RG_LDO_VAUD18_HW7_OP_EN,
	PMIC_RG_LDO_VAUD18_HW8_OP_EN,
	PMIC_RG_LDO_VAUD18_HW9_OP_EN,
	PMIC_RG_LDO_VAUD18_HW10_OP_EN,
	PMIC_RG_LDO_VAUD18_HW11_OP_EN,
	PMIC_RG_LDO_VAUD18_HW12_OP_EN,
	PMIC_RG_LDO_VAUD18_HW13_OP_EN,
	PMIC_RG_LDO_VAUD18_HW14_OP_EN,
	PMIC_RG_LDO_VAUD18_SW_OP_EN,
	PMIC_RG_LDO_VAUD18_OP_ENFSET,
	PMIC_RG_LDO_VAUD18_OP_ENFCLR,
	PMIC_RG_LDO_VAUD18_HW0_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW1_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW2_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW3_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW4_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW5_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW6_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW7_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW8_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW9_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW10_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW11_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW12_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW13_OP_CFG,
	PMIC_RG_LDO_VAUD18_HW14_OP_CFG,
	PMIC_RG_LDO_VAUD18_SW_OP_CFG,
	PMIC_RG_LDO_VAUD18_OP_CFGFSET,
	PMIC_RG_LDO_VAUD18_OP_CFGFCLR,
	PMIC_RG_LDO_VIO18_EN,
	PMIC_RG_LDO_VIO18_LP,
	PMIC_RG_LDO_VIO18_STBTD,
	PMIC_RG_LDO_VIO18_ULP,
	PMIC_RG_LDO_VIO18_OCFB_EN,
	PMIC_RG_LDO_VIO18_OC_ ODE,
	PMIC_RG_LDO_VIO18_OC_TSEL,
	PMIC_RG_LDO_VIO18_DUMMY_LOAD,
	PMIC_RG_LDO_VIO18_OP_ ODE,
	PMIC_RG_LDO_VIO18_CK_SW_ ODE,
	PMIC_DA_VIO18_B_EN,
	PMIC_DA_VIO18_B_STB,
	PMIC_DA_VIO18_B_LP,
	PMIC_DA_VIO18_L_EN,
	PMIC_DA_VIO18_L_STB,
	PMIC_DA_VIO18_OCFB_EN,
	PMIC_DA_VIO18_DUMMY_LOAD,
	PMIC_RG_LDO_VIO18_HW0_OP_EN,
	PMIC_RG_LDO_VIO18_HW1_OP_EN,
	PMIC_RG_LDO_VIO18_HW2_OP_EN,
	PMIC_RG_LDO_VIO18_HW3_OP_EN,
	PMIC_RG_LDO_VIO18_HW4_OP_EN,
	PMIC_RG_LDO_VIO18_HW5_OP_EN,
	PMIC_RG_LDO_VIO18_HW6_OP_EN,
	PMIC_RG_LDO_VIO18_HW7_OP_EN,
	PMIC_RG_LDO_VIO18_HW8_OP_EN,
	PMIC_RG_LDO_VIO18_HW9_OP_EN,
	PMIC_RG_LDO_VIO18_HW10_OP_EN,
	PMIC_RG_LDO_VIO18_HW11_OP_EN,
	PMIC_RG_LDO_VIO18_HW12_OP_EN,
	PMIC_RG_LDO_VIO18_HW13_OP_EN,
	PMIC_RG_LDO_VIO18_HW14_OP_EN,
	PMIC_RG_LDO_VIO18_SW_OP_EN,
	PMIC_RG_LDO_VIO18_OP_ENFSET,
	PMIC_RG_LDO_VIO18_OP_ENFCLR,
	PMIC_RG_LDO_VIO18_HW0_OP_CFG,
	PMIC_RG_LDO_VIO18_HW1_OP_CFG,
	PMIC_RG_LDO_VIO18_HW2_OP_CFG,
	PMIC_RG_LDO_VIO18_HW3_OP_CFG,
	PMIC_RG_LDO_VIO18_HW4_OP_CFG,
	PMIC_RG_LDO_VIO18_HW5_OP_CFG,
	PMIC_RG_LDO_VIO18_HW6_OP_CFG,
	PMIC_RG_LDO_VIO18_HW7_OP_CFG,
	PMIC_RG_LDO_VIO18_HW8_OP_CFG,
	PMIC_RG_LDO_VIO18_HW9_OP_CFG,
	PMIC_RG_LDO_VIO18_HW10_OP_CFG,
	PMIC_RG_LDO_VIO18_HW11_OP_CFG,
	PMIC_RG_LDO_VIO18_HW12_OP_CFG,
	PMIC_RG_LDO_VIO18_HW13_OP_CFG,
	PMIC_RG_LDO_VIO18_HW14_OP_CFG,
	PMIC_RG_LDO_VIO18_SW_OP_CFG,
	PMIC_RG_LDO_VIO18_OP_CFGFSET,
	PMIC_RG_LDO_VIO18_OP_CFGFCLR,
	PMIC_RG_LDO_VEMC_EN,
	PMIC_RG_LDO_VEMC_LP,
	PMIC_RG_LDO_VEMC_STBTD,
	PMIC_RG_LDO_VEMC_ULP,
	PMIC_RG_LDO_VEMC_OCFB_EN,
	PMIC_RG_LDO_VEMC_OC_ ODE,
	PMIC_RG_LDO_VEMC_OC_TSEL,
	PMIC_RG_LDO_VEMC_DUMMY_LOAD,
	PMIC_RG_LDO_VEMC_OP_ ODE,
	PMIC_RG_LDO_VEMC_CK_SW_ ODE,
	PMIC_DA_VEMC_B_EN,
	PMIC_DA_VEMC_B_STB,
	PMIC_DA_VEMC_B_LP,
	PMIC_DA_VEMC_L_EN,
	PMIC_DA_VEMC_L_STB,
	PMIC_DA_VEMC_OCFB_EN,
	PMIC_DA_VEMC_DUMMY_LOAD,
	PMIC_RG_LDO_VEMC_HW0_OP_EN,
	PMIC_RG_LDO_VEMC_HW1_OP_EN,
	PMIC_RG_LDO_VEMC_HW2_OP_EN,
	PMIC_RG_LDO_VEMC_HW3_OP_EN,
	PMIC_RG_LDO_VEMC_HW4_OP_EN,
	PMIC_RG_LDO_VEMC_HW5_OP_EN,
	PMIC_RG_LDO_VEMC_HW6_OP_EN,
	PMIC_RG_LDO_VEMC_HW7_OP_EN,
	PMIC_RG_LDO_VEMC_HW8_OP_EN,
	PMIC_RG_LDO_VEMC_HW9_OP_EN,
	PMIC_RG_LDO_VEMC_HW10_OP_EN,
	PMIC_RG_LDO_VEMC_HW11_OP_EN,
	PMIC_RG_LDO_VEMC_HW12_OP_EN,
	PMIC_RG_LDO_VEMC_HW13_OP_EN,
	PMIC_RG_LDO_VEMC_HW14_OP_EN,
	PMIC_RG_LDO_VEMC_SW_OP_EN,
	PMIC_RG_LDO_VEMC_OP_ENFSET,
	PMIC_RG_LDO_VEMC_OP_ENFCLR,
	PMIC_RG_LDO_VEMC_HW0_OP_CFG,
	PMIC_RG_LDO_VEMC_HW1_OP_CFG,
	PMIC_RG_LDO_VEMC_HW2_OP_CFG,
	PMIC_RG_LDO_VEMC_HW3_OP_CFG,
	PMIC_RG_LDO_VEMC_HW4_OP_CFG,
	PMIC_RG_LDO_VEMC_HW5_OP_CFG,
	PMIC_RG_LDO_VEMC_HW6_OP_CFG,
	PMIC_RG_LDO_VEMC_HW7_OP_CFG,
	PMIC_RG_LDO_VEMC_HW8_OP_CFG,
	PMIC_RG_LDO_VEMC_HW9_OP_CFG,
	PMIC_RG_LDO_VEMC_HW10_OP_CFG,
	PMIC_RG_LDO_VEMC_HW11_OP_CFG,
	PMIC_RG_LDO_VEMC_HW12_OP_CFG,
	PMIC_RG_LDO_VEMC_HW13_OP_CFG,
	PMIC_RG_LDO_VEMC_HW14_OP_CFG,
	PMIC_RG_LDO_VEMC_SW_OP_CFG,
	PMIC_RG_LDO_VEMC_OP_CFGFSET,
	PMIC_RG_LDO_VEMC_OP_CFGFCLR,
	PMIC_RG_LDO_VSIM1_EN,
	PMIC_RG_LDO_VSIM1_LP,
	PMIC_RG_LDO_VSIM1_STBTD,
	PMIC_RG_LDO_VSIM1_ULP,
	PMIC_RG_LDO_VSIM1_OCFB_EN,
	PMIC_RG_LDO_VSIM1_OC_ ODE,
	PMIC_RG_LDO_VSIM1_OC_TSEL,
	PMIC_RG_LDO_VSIM1_DUMMY_LOAD,
	PMIC_RG_LDO_VSIM1_OP_ ODE,
	PMIC_RG_LDO_VSIM1_CK_SW_ ODE,
	PMIC_DA_VSIM1_B_EN,
	PMIC_DA_VSIM1_B_STB,
	PMIC_DA_VSIM1_B_LP,
	PMIC_DA_VSIM1_L_EN,
	PMIC_DA_VSIM1_L_STB,
	PMIC_DA_VSIM1_OCFB_EN,
	PMIC_DA_VSIM1_DUMMY_LOAD,
	PMIC_RG_LDO_VSIM1_HW0_OP_EN,
	PMIC_RG_LDO_VSIM1_HW1_OP_EN,
	PMIC_RG_LDO_VSIM1_HW2_OP_EN,
	PMIC_RG_LDO_VSIM1_HW3_OP_EN,
	PMIC_RG_LDO_VSIM1_HW4_OP_EN,
	PMIC_RG_LDO_VSIM1_HW5_OP_EN,
	PMIC_RG_LDO_VSIM1_HW6_OP_EN,
	PMIC_RG_LDO_VSIM1_HW7_OP_EN,
	PMIC_RG_LDO_VSIM1_HW8_OP_EN,
	PMIC_RG_LDO_VSIM1_HW9_OP_EN,
	PMIC_RG_LDO_VSIM1_HW10_OP_EN,
	PMIC_RG_LDO_VSIM1_HW11_OP_EN,
	PMIC_RG_LDO_VSIM1_HW12_OP_EN,
	PMIC_RG_LDO_VSIM1_HW13_OP_EN,
	PMIC_RG_LDO_VSIM1_HW14_OP_EN,
	PMIC_RG_LDO_VSIM1_SW_OP_EN,
	PMIC_RG_LDO_VSIM1_OP_ENFSET,
	PMIC_RG_LDO_VSIM1_OP_ENFCLR,
	PMIC_RG_LDO_VSIM1_HW0_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW1_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW2_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW3_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW4_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW5_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW6_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW7_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW8_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW9_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW10_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW11_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW12_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW13_OP_CFG,
	PMIC_RG_LDO_VSIM1_HW14_OP_CFG,
	PMIC_RG_LDO_VSIM1_SW_OP_CFG,
	PMIC_RG_LDO_VSIM1_OP_CFGFSET,
	PMIC_RG_LDO_VSIM1_OP_CFGFCLR,
	PMIC_RG_LDO_VSIM2_EN,
	PMIC_RG_LDO_VSIM2_LP,
	PMIC_RG_LDO_VSIM2_STBTD,
	PMIC_RG_LDO_VSIM2_ULP,
	PMIC_RG_LDO_VSIM2_OCFB_EN,
	PMIC_RG_LDO_VSIM2_OC_ ODE,
	PMIC_RG_LDO_VSIM2_OC_TSEL,
	PMIC_RG_LDO_VSIM2_DUMMY_LOAD,
	PMIC_RG_LDO_VSIM2_OP_ ODE,
	PMIC_RG_LDO_VSIM2_CK_SW_ ODE,
	PMIC_DA_VSIM2_B_EN,
	PMIC_DA_VSIM2_B_STB,
	PMIC_DA_VSIM2_B_LP,
	PMIC_DA_VSIM2_L_EN,
	PMIC_DA_VSIM2_L_STB,
	PMIC_DA_VSIM2_OCFB_EN,
	PMIC_DA_VSIM2_DUMMY_LOAD,
	PMIC_RG_LDO_VSIM2_HW0_OP_EN,
	PMIC_RG_LDO_VSIM2_HW1_OP_EN,
	PMIC_RG_LDO_VSIM2_HW2_OP_EN,
	PMIC_RG_LDO_VSIM2_HW3_OP_EN,
	PMIC_RG_LDO_VSIM2_HW4_OP_EN,
	PMIC_RG_LDO_VSIM2_HW5_OP_EN,
	PMIC_RG_LDO_VSIM2_HW6_OP_EN,
	PMIC_RG_LDO_VSIM2_HW7_OP_EN,
	PMIC_RG_LDO_VSIM2_HW8_OP_EN,
	PMIC_RG_LDO_VSIM2_HW9_OP_EN,
	PMIC_RG_LDO_VSIM2_HW10_OP_EN,
	PMIC_RG_LDO_VSIM2_HW11_OP_EN,
	PMIC_RG_LDO_VSIM2_HW12_OP_EN,
	PMIC_RG_LDO_VSIM2_HW13_OP_EN,
	PMIC_RG_LDO_VSIM2_HW14_OP_EN,
	PMIC_RG_LDO_VSIM2_SW_OP_EN,
	PMIC_RG_LDO_VSIM2_OP_ENFSET,
	PMIC_RG_LDO_VSIM2_OP_ENFCLR,
	PMIC_RG_LDO_VSIM2_HW0_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW1_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW2_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW3_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW4_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW5_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW6_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW7_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW8_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW9_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW10_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW11_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW12_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW13_OP_CFG,
	PMIC_RG_LDO_VSIM2_HW14_OP_CFG,
	PMIC_RG_LDO_VSIM2_SW_OP_CFG,
	PMIC_RG_LDO_VSIM2_OP_CFGFSET,
	PMIC_RG_LDO_VSIM2_OP_CFGFCLR,
	PMIC_LDO_GNR3_ANA_ID,
	PMIC_LDO_GNR3_DIG_ID,
	PMIC_LDO_GNR3_ANA_MINORFREV,
	PMIC_LDO_GNR3_ANA_MAJORFREV,
	PMIC_LDO_GNR3_DIG_MINORFREV,
	PMIC_LDO_GNR3_DIG_MAJORFREV,
	PMIC_LDO_GNR3_DSNFCBS,
	PMIC_LDO_GNR3_DSNFBIX,
	PMIC_LDO_GNR3_DSNFESP,
	PMIC_LDO_GNR3_DSNFFPI,
	PMIC_RG_LDO_VUSB_ENF0,
	PMIC_RG_LDO_VUSB_LP,
	PMIC_RG_LDO_VUSB_STBTD,
	PMIC_RG_LDO_VUSB_ULP,
	PMIC_RG_LDO_VUSB_OCFB_EN,
	PMIC_RG_LDO_VUSB_OC_ ODE,
	PMIC_RG_LDO_VUSB_OC_TSEL,
	PMIC_RG_LDO_VUSB_DUMMY_LOAD,
	PMIC_RG_LDO_VUSB_OP_ ODE,
	PMIC_RG_LDO_VUSB_CK_SW_ ODE,
	PMIC_DA_VUSB_B_EN,
	PMIC_DA_VUSB_B_STB,
	PMIC_DA_VUSB_B_LP,
	PMIC_DA_VUSB_L_EN,
	PMIC_DA_VUSB_L_STB,
	PMIC_DA_VUSB_OCFB_EN,
	PMIC_DA_VUSB_DUMMY_LOAD,
	PMIC_RG_LDO_VUSB_HW0_OP_EN,
	PMIC_RG_LDO_VUSB_HW1_OP_EN,
	PMIC_RG_LDO_VUSB_HW2_OP_EN,
	PMIC_RG_LDO_VUSB_HW3_OP_EN,
	PMIC_RG_LDO_VUSB_HW4_OP_EN,
	PMIC_RG_LDO_VUSB_HW5_OP_EN,
	PMIC_RG_LDO_VUSB_HW6_OP_EN,
	PMIC_RG_LDO_VUSB_HW7_OP_EN,
	PMIC_RG_LDO_VUSB_HW8_OP_EN,
	PMIC_RG_LDO_VUSB_HW9_OP_EN,
	PMIC_RG_LDO_VUSB_HW10_OP_EN,
	PMIC_RG_LDO_VUSB_HW11_OP_EN,
	PMIC_RG_LDO_VUSB_HW12_OP_EN,
	PMIC_RG_LDO_VUSB_HW13_OP_EN,
	PMIC_RG_LDO_VUSB_HW14_OP_EN,
	PMIC_RG_LDO_VUSB_SW_OP_EN,
	PMIC_RG_LDO_VUSB_OP_ENFSET,
	PMIC_RG_LDO_VUSB_OP_ENFCLR,
	PMIC_RG_LDO_VUSB_HW0_OP_CFG,
	PMIC_RG_LDO_VUSB_HW1_OP_CFG,
	PMIC_RG_LDO_VUSB_HW2_OP_CFG,
	PMIC_RG_LDO_VUSB_HW3_OP_CFG,
	PMIC_RG_LDO_VUSB_HW4_OP_CFG,
	PMIC_RG_LDO_VUSB_HW5_OP_CFG,
	PMIC_RG_LDO_VUSB_HW6_OP_CFG,
	PMIC_RG_LDO_VUSB_HW7_OP_CFG,
	PMIC_RG_LDO_VUSB_HW8_OP_CFG,
	PMIC_RG_LDO_VUSB_HW9_OP_CFG,
	PMIC_RG_LDO_VUSB_HW10_OP_CFG,
	PMIC_RG_LDO_VUSB_HW11_OP_CFG,
	PMIC_RG_LDO_VUSB_HW12_OP_CFG,
	PMIC_RG_LDO_VUSB_HW13_OP_CFG,
	PMIC_RG_LDO_VUSB_HW14_OP_CFG,
	PMIC_RG_LDO_VUSB_SW_OP_CFG,
	PMIC_RG_LDO_VUSB_OP_CFGFSET,
	PMIC_RG_LDO_VUSB_OP_CFGFCLR,
	PMIC_RG_LDO_VUSB_ENF1,
	PMIC_RG_LDO_VRFCK_EN,
	PMIC_RG_LDO_VRFCK_LP,
	PMIC_RG_LDO_VRFCK_STBTD,
	PMIC_RG_LDO_VRFCK_ULP,
	PMIC_RG_LDO_VRFCK_OCFB_EN,
	PMIC_RG_LDO_VRFCK_OC_ ODE,
	PMIC_RG_LDO_VRFCK_OC_TSEL,
	PMIC_RG_LDO_VRFCK_DUMMY_LOAD,
	PMIC_RG_LDO_VRFCK_OP_ ODE,
	PMIC_RG_LDO_VRFCK_CK_SW_ ODE,
	PMIC_DA_VRFCK_B_EN,
	PMIC_DA_VRFCK_B_STB,
	PMIC_DA_VRFCK_B_LP,
	PMIC_DA_VRFCK_L_EN,
	PMIC_DA_VRFCK_L_STB,
	PMIC_DA_VRFCK_OCFB_EN,
	PMIC_DA_VRFCK_DUMMY_LOAD,
	PMIC_RG_LDO_VRFCK_HW0_OP_EN,
	PMIC_RG_LDO_VRFCK_HW1_OP_EN,
	PMIC_RG_LDO_VRFCK_HW2_OP_EN,
	PMIC_RG_LDO_VRFCK_HW3_OP_EN,
	PMIC_RG_LDO_VRFCK_HW4_OP_EN,
	PMIC_RG_LDO_VRFCK_HW5_OP_EN,
	PMIC_RG_LDO_VRFCK_HW6_OP_EN,
	PMIC_RG_LDO_VRFCK_HW7_OP_EN,
	PMIC_RG_LDO_VRFCK_HW8_OP_EN,
	PMIC_RG_LDO_VRFCK_HW9_OP_EN,
	PMIC_RG_LDO_VRFCK_HW10_OP_EN,
	PMIC_RG_LDO_VRFCK_HW11_OP_EN,
	PMIC_RG_LDO_VRFCK_HW12_OP_EN,
	PMIC_RG_LDO_VRFCK_HW13_OP_EN,
	PMIC_RG_LDO_VRFCK_HW14_OP_EN,
	PMIC_RG_LDO_VRFCK_SW_OP_EN,
	PMIC_RG_LDO_VRFCK_OP_ENFSET,
	PMIC_RG_LDO_VRFCK_OP_ENFCLR,
	PMIC_RG_LDO_VRFCK_HW0_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW1_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW2_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW3_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW4_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW5_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW6_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW7_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW8_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW9_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW10_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW11_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW12_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW13_OP_CFG,
	PMIC_RG_LDO_VRFCK_HW14_OP_CFG,
	PMIC_RG_LDO_VRFCK_SW_OP_CFG,
	PMIC_RG_LDO_VRFCK_OP_CFGFSET,
	PMIC_RG_LDO_VRFCK_OP_CFGFCLR,
	PMIC_RG_LDO_VBBCK_EN,
	PMIC_RG_LDO_VBBCK_LP,
	PMIC_RG_LDO_VBBCK_STBTD,
	PMIC_RG_LDO_VBBCK_ULP,
	PMIC_RG_LDO_VBBCK_OCFB_EN,
	PMIC_RG_LDO_VBBCK_OC_ ODE,
	PMIC_RG_LDO_VBBCK_OC_TSEL,
	PMIC_RG_LDO_VBBCK_DUMMY_LOAD,
	PMIC_RG_LDO_VBBCK_OP_ ODE,
	PMIC_RG_LDO_VBBCK_CK_SW_ ODE,
	PMIC_DA_VBBCK_B_EN,
	PMIC_DA_VBBCK_B_STB,
	PMIC_DA_VBBCK_B_LP,
	PMIC_DA_VBBCK_L_EN,
	PMIC_DA_VBBCK_L_STB,
	PMIC_DA_VBBCK_OCFB_EN,
	PMIC_DA_VBBCK_DUMMY_LOAD,
	PMIC_RG_LDO_VBBCK_HW0_OP_EN,
	PMIC_RG_LDO_VBBCK_HW1_OP_EN,
	PMIC_RG_LDO_VBBCK_HW2_OP_EN,
	PMIC_RG_LDO_VBBCK_HW3_OP_EN,
	PMIC_RG_LDO_VBBCK_HW4_OP_EN,
	PMIC_RG_LDO_VBBCK_HW5_OP_EN,
	PMIC_RG_LDO_VBBCK_HW6_OP_EN,
	PMIC_RG_LDO_VBBCK_HW7_OP_EN,
	PMIC_RG_LDO_VBBCK_HW8_OP_EN,
	PMIC_RG_LDO_VBBCK_HW9_OP_EN,
	PMIC_RG_LDO_VBBCK_HW10_OP_EN,
	PMIC_RG_LDO_VBBCK_HW11_OP_EN,
	PMIC_RG_LDO_VBBCK_HW12_OP_EN,
	PMIC_RG_LDO_VBBCK_HW13_OP_EN,
	PMIC_RG_LDO_VBBCK_HW14_OP_EN,
	PMIC_RG_LDO_VBBCK_SW_OP_EN,
	PMIC_RG_LDO_VBBCK_OP_ENFSET,
	PMIC_RG_LDO_VBBCK_OP_ENFCLR,
	PMIC_RG_LDO_VBBCK_HW0_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW1_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW2_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW3_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW4_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW5_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW6_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW7_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW8_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW9_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW10_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW11_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW12_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW13_OP_CFG,
	PMIC_RG_LDO_VBBCK_HW14_OP_CFG,
	PMIC_RG_LDO_VBBCK_SW_OP_CFG,
	PMIC_RG_LDO_VBBCK_OP_CFGFSET,
	PMIC_RG_LDO_VBBCK_OP_CFGFCLR,
	PMIC_RG_LDO_VBIF28_EN,
	PMIC_RG_LDO_VBIF28_LP,
	PMIC_RG_LDO_VBIF28_STBTD,
	PMIC_RG_LDO_VBIF28_ULP,
	PMIC_RG_LDO_VBIF28_OCFB_EN,
	PMIC_RG_LDO_VBIF28_OC_ ODE,
	PMIC_RG_LDO_VBIF28_OC_TSEL,
	PMIC_RG_LDO_VBIF28_DUMMY_LOAD,
	PMIC_RG_LDO_VBIF28_OP_ ODE,
	PMIC_RG_LDO_VBIF28_CK_SW_ ODE,
	PMIC_DA_VBIF28_B_EN,
	PMIC_DA_VBIF28_B_STB,
	PMIC_DA_VBIF28_B_LP,
	PMIC_DA_VBIF28_L_EN,
	PMIC_DA_VBIF28_L_STB,
	PMIC_DA_VBIF28_OCFB_EN,
	PMIC_DA_VBIF28_DUMMY_LOAD,
	PMIC_RG_LDO_VBIF28_HW0_OP_EN,
	PMIC_RG_LDO_VBIF28_HW1_OP_EN,
	PMIC_RG_LDO_VBIF28_HW2_OP_EN,
	PMIC_RG_LDO_VBIF28_HW3_OP_EN,
	PMIC_RG_LDO_VBIF28_HW4_OP_EN,
	PMIC_RG_LDO_VBIF28_HW5_OP_EN,
	PMIC_RG_LDO_VBIF28_HW6_OP_EN,
	PMIC_RG_LDO_VBIF28_HW7_OP_EN,
	PMIC_RG_LDO_VBIF28_HW8_OP_EN,
	PMIC_RG_LDO_VBIF28_HW9_OP_EN,
	PMIC_RG_LDO_VBIF28_HW10_OP_EN,
	PMIC_RG_LDO_VBIF28_HW11_OP_EN,
	PMIC_RG_LDO_VBIF28_HW12_OP_EN,
	PMIC_RG_LDO_VBIF28_HW13_OP_EN,
	PMIC_RG_LDO_VBIF28_HW14_OP_EN,
	PMIC_RG_LDO_VBIF28_SW_OP_EN,
	PMIC_RG_LDO_VBIF28_OP_ENFSET,
	PMIC_RG_LDO_VBIF28_OP_ENFCLR,
	PMIC_RG_LDO_VBIF28_HW0_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW1_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW2_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW3_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW4_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW5_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW6_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW7_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW8_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW9_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW10_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW11_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW12_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW13_OP_CFG,
	PMIC_RG_LDO_VBIF28_HW14_OP_CFG,
	PMIC_RG_LDO_VBIF28_SW_OP_CFG,
	PMIC_RG_LDO_VBIF28_OP_CFGFSET,
	PMIC_RG_LDO_VBIF28_OP_CFGFCLR,
	PMIC_RG_LDO_VIBR_EN,
	PMIC_RG_LDO_VIBR_LP,
	PMIC_RG_LDO_VIBR_STBTD,
	PMIC_RG_LDO_VIBR_ULP,
	PMIC_RG_LDO_VIBR_OCFB_EN,
	PMIC_RG_LDO_VIBR_OC_ ODE,
	PMIC_RG_LDO_VIBR_OC_TSEL,
	PMIC_RG_LDO_VIBR_DUMMY_LOAD,
	PMIC_RG_LDO_VIBR_OP_ ODE,
	PMIC_RG_LDO_VIBR_CK_SW_ ODE,
	PMIC_DA_VIBR_B_EN,
	PMIC_DA_VIBR_B_STB,
	PMIC_DA_VIBR_B_LP,
	PMIC_DA_VIBR_L_EN,
	PMIC_DA_VIBR_L_STB,
	PMIC_DA_VIBR_OCFB_EN,
	PMIC_DA_VIBR_DUMMY_LOAD,
	PMIC_RG_LDO_VIBR_HW0_OP_EN,
	PMIC_RG_LDO_VIBR_HW1_OP_EN,
	PMIC_RG_LDO_VIBR_HW2_OP_EN,
	PMIC_RG_LDO_VIBR_HW3_OP_EN,
	PMIC_RG_LDO_VIBR_HW4_OP_EN,
	PMIC_RG_LDO_VIBR_HW5_OP_EN,
	PMIC_RG_LDO_VIBR_HW6_OP_EN,
	PMIC_RG_LDO_VIBR_HW7_OP_EN,
	PMIC_RG_LDO_VIBR_HW8_OP_EN,
	PMIC_RG_LDO_VIBR_HW9_OP_EN,
	PMIC_RG_LDO_VIBR_HW10_OP_EN,
	PMIC_RG_LDO_VIBR_HW11_OP_EN,
	PMIC_RG_LDO_VIBR_HW12_OP_EN,
	PMIC_RG_LDO_VIBR_HW13_OP_EN,
	PMIC_RG_LDO_VIBR_HW14_OP_EN,
	PMIC_RG_LDO_VIBR_SW_OP_EN,
	PMIC_RG_LDO_VIBR_OP_ENFSET,
	PMIC_RG_LDO_VIBR_OP_ENFCLR,
	PMIC_RG_LDO_VIBR_HW0_OP_CFG,
	PMIC_RG_LDO_VIBR_HW1_OP_CFG,
	PMIC_RG_LDO_VIBR_HW2_OP_CFG,
	PMIC_RG_LDO_VIBR_HW3_OP_CFG,
	PMIC_RG_LDO_VIBR_HW4_OP_CFG,
	PMIC_RG_LDO_VIBR_HW5_OP_CFG,
	PMIC_RG_LDO_VIBR_HW6_OP_CFG,
	PMIC_RG_LDO_VIBR_HW7_OP_CFG,
	PMIC_RG_LDO_VIBR_HW8_OP_CFG,
	PMIC_RG_LDO_VIBR_HW9_OP_CFG,
	PMIC_RG_LDO_VIBR_HW10_OP_CFG,
	PMIC_RG_LDO_VIBR_HW11_OP_CFG,
	PMIC_RG_LDO_VIBR_HW12_OP_CFG,
	PMIC_RG_LDO_VIBR_HW13_OP_CFG,
	PMIC_RG_LDO_VIBR_HW14_OP_CFG,
	PMIC_RG_LDO_VIBR_SW_OP_CFG,
	PMIC_RG_LDO_VIBR_OP_CFGFSET,
	PMIC_RG_LDO_VIBR_OP_CFGFCLR,
	PMIC_RG_LDO_VIO28_EN,
	PMIC_RG_LDO_VIO28_LP,
	PMIC_RG_LDO_VIO28_STBTD,
	PMIC_RG_LDO_VIO28_ULP,
	PMIC_RG_LDO_VIO28_OCFB_EN,
	PMIC_RG_LDO_VIO28_OC_ ODE,
	PMIC_RG_LDO_VIO28_OC_TSEL,
	PMIC_RG_LDO_VIO28_DUMMY_LOAD,
	PMIC_RG_LDO_VIO28_OP_ ODE,
	PMIC_RG_LDO_VIO28_CK_SW_ ODE,
	PMIC_DA_VIO28_B_EN,
	PMIC_DA_VIO28_B_STB,
	PMIC_DA_VIO28_B_LP,
	PMIC_DA_VIO28_L_EN,
	PMIC_DA_VIO28_L_STB,
	PMIC_DA_VIO28_OCFB_EN,
	PMIC_DA_VIO28_DUMMY_LOAD,
	PMIC_RG_LDO_VIO28_HW0_OP_EN,
	PMIC_RG_LDO_VIO28_HW1_OP_EN,
	PMIC_RG_LDO_VIO28_HW2_OP_EN,
	PMIC_RG_LDO_VIO28_HW3_OP_EN,
	PMIC_RG_LDO_VIO28_HW4_OP_EN,
	PMIC_RG_LDO_VIO28_HW5_OP_EN,
	PMIC_RG_LDO_VIO28_HW6_OP_EN,
	PMIC_RG_LDO_VIO28_HW7_OP_EN,
	PMIC_RG_LDO_VIO28_HW8_OP_EN,
	PMIC_RG_LDO_VIO28_HW9_OP_EN,
	PMIC_RG_LDO_VIO28_HW10_OP_EN,
	PMIC_RG_LDO_VIO28_HW11_OP_EN,
	PMIC_RG_LDO_VIO28_HW12_OP_EN,
	PMIC_RG_LDO_VIO28_HW13_OP_EN,
	PMIC_RG_LDO_VIO28_HW14_OP_EN,
	PMIC_RG_LDO_VIO28_SW_OP_EN,
	PMIC_RG_LDO_VIO28_OP_ENFSET,
	PMIC_RG_LDO_VIO28_OP_ENFCLR,
	PMIC_RG_LDO_VIO28_HW0_OP_CFG,
	PMIC_RG_LDO_VIO28_HW1_OP_CFG,
	PMIC_RG_LDO_VIO28_HW2_OP_CFG,
	PMIC_RG_LDO_VIO28_HW3_OP_CFG,
	PMIC_RG_LDO_VIO28_HW4_OP_CFG,
	PMIC_RG_LDO_VIO28_HW5_OP_CFG,
	PMIC_RG_LDO_VIO28_HW6_OP_CFG,
	PMIC_RG_LDO_VIO28_HW7_OP_CFG,
	PMIC_RG_LDO_VIO28_HW8_OP_CFG,
	PMIC_RG_LDO_VIO28_HW9_OP_CFG,
	PMIC_RG_LDO_VIO28_HW10_OP_CFG,
	PMIC_RG_LDO_VIO28_HW11_OP_CFG,
	PMIC_RG_LDO_VIO28_HW12_OP_CFG,
	PMIC_RG_LDO_VIO28_HW13_OP_CFG,
	PMIC_RG_LDO_VIO28_HW14_OP_CFG,
	PMIC_RG_LDO_VIO28_SW_OP_CFG,
	PMIC_RG_LDO_VIO28_OP_CFGFSET,
	PMIC_RG_LDO_VIO28_OP_CFGFCLR,
	PMIC_LDO_GNR4_ANA_ID,
	PMIC_LDO_GNR4_DIG_ID,
	PMIC_LDO_GNR4_ANA_MINORFREV,
	PMIC_LDO_GNR4_ANA_MAJORFREV,
	PMIC_LDO_GNR4_DIG_MINORFREV,
	PMIC_LDO_GNR4_DIG_MAJORFREV,
	PMIC_LDO_GNR4_DSNFCBS,
	PMIC_LDO_GNR4_DSNFBIX,
	PMIC_LDO_GNR4_DSNFESP,
	PMIC_LDO_GNR4_DSNFFPI,
	PMIC_RG_LDO_VM18_EN,
	PMIC_RG_LDO_VM18_LP,
	PMIC_RG_LDO_VM18_STBTD,
	PMIC_RG_LDO_VM18_ULP,
	PMIC_RG_LDO_VM18_OCFB_EN,
	PMIC_RG_LDO_VM18_OC_ ODE,
	PMIC_RG_LDO_VM18_OC_TSEL,
	PMIC_RG_LDO_VM18_DUMMY_LOAD,
	PMIC_RG_LDO_VM18_OP_ ODE,
	PMIC_RG_LDO_VM18_CK_SW_ ODE,
	PMIC_DA_VM18_B_EN,
	PMIC_DA_VM18_B_STB,
	PMIC_DA_VM18_B_LP,
	PMIC_DA_VM18_L_EN,
	PMIC_DA_VM18_L_STB,
	PMIC_DA_VM18_OCFB_EN,
	PMIC_DA_VM18_DUMMY_LOAD,
	PMIC_RG_LDO_VM18_HW0_OP_EN,
	PMIC_RG_LDO_VM18_HW1_OP_EN,
	PMIC_RG_LDO_VM18_HW2_OP_EN,
	PMIC_RG_LDO_VM18_HW3_OP_EN,
	PMIC_RG_LDO_VM18_HW4_OP_EN,
	PMIC_RG_LDO_VM18_HW5_OP_EN,
	PMIC_RG_LDO_VM18_HW6_OP_EN,
	PMIC_RG_LDO_VM18_HW7_OP_EN,
	PMIC_RG_LDO_VM18_HW8_OP_EN,
	PMIC_RG_LDO_VM18_HW9_OP_EN,
	PMIC_RG_LDO_VM18_HW10_OP_EN,
	PMIC_RG_LDO_VM18_HW11_OP_EN,
	PMIC_RG_LDO_VM18_HW12_OP_EN,
	PMIC_RG_LDO_VM18_HW13_OP_EN,
	PMIC_RG_LDO_VM18_HW14_OP_EN,
	PMIC_RG_LDO_VM18_SW_OP_EN,
	PMIC_RG_LDO_VM18_OP_ENFSET,
	PMIC_RG_LDO_VM18_OP_ENFCLR,
	PMIC_RG_LDO_VM18_HW0_OP_CFG,
	PMIC_RG_LDO_VM18_HW1_OP_CFG,
	PMIC_RG_LDO_VM18_HW2_OP_CFG,
	PMIC_RG_LDO_VM18_HW3_OP_CFG,
	PMIC_RG_LDO_VM18_HW4_OP_CFG,
	PMIC_RG_LDO_VM18_HW5_OP_CFG,
	PMIC_RG_LDO_VM18_HW6_OP_CFG,
	PMIC_RG_LDO_VM18_HW7_OP_CFG,
	PMIC_RG_LDO_VM18_HW8_OP_CFG,
	PMIC_RG_LDO_VM18_HW9_OP_CFG,
	PMIC_RG_LDO_VM18_HW10_OP_CFG,
	PMIC_RG_LDO_VM18_HW11_OP_CFG,
	PMIC_RG_LDO_VM18_HW12_OP_CFG,
	PMIC_RG_LDO_VM18_HW13_OP_CFG,
	PMIC_RG_LDO_VM18_HW14_OP_CFG,
	PMIC_RG_LDO_VM18_SW_OP_CFG,
	PMIC_RG_LDO_VM18_OP_CFGFSET,
	PMIC_RG_LDO_VM18_OP_CFGFCLR,
	PMIC_RG_LDO_VUFS_EN,
	PMIC_RG_LDO_VUFS_LP,
	PMIC_RG_LDO_VUFS_STBTD,
	PMIC_RG_LDO_VUFS_ULP,
	PMIC_RG_LDO_VUFS_OCFB_EN,
	PMIC_RG_LDO_VUFS_OC_ ODE,
	PMIC_RG_LDO_VUFS_OC_TSEL,
	PMIC_RG_LDO_VUFS_DUMMY_LOAD,
	PMIC_RG_LDO_VUFS_OP_ ODE,
	PMIC_RG_LDO_VUFS_CK_SW_ ODE,
	PMIC_DA_VUFS_B_EN,
	PMIC_DA_VUFS_B_STB,
	PMIC_DA_VUFS_B_LP,
	PMIC_DA_VUFS_L_EN,
	PMIC_DA_VUFS_L_STB,
	PMIC_DA_VUFS_OCFB_EN,
	PMIC_DA_VUFS_DUMMY_LOAD,
	PMIC_RG_LDO_VUFS_HW0_OP_EN,
	PMIC_RG_LDO_VUFS_HW1_OP_EN,
	PMIC_RG_LDO_VUFS_HW2_OP_EN,
	PMIC_RG_LDO_VUFS_HW3_OP_EN,
	PMIC_RG_LDO_VUFS_HW4_OP_EN,
	PMIC_RG_LDO_VUFS_HW5_OP_EN,
	PMIC_RG_LDO_VUFS_HW6_OP_EN,
	PMIC_RG_LDO_VUFS_HW7_OP_EN,
	PMIC_RG_LDO_VUFS_HW8_OP_EN,
	PMIC_RG_LDO_VUFS_HW9_OP_EN,
	PMIC_RG_LDO_VUFS_HW10_OP_EN,
	PMIC_RG_LDO_VUFS_HW11_OP_EN,
	PMIC_RG_LDO_VUFS_HW12_OP_EN,
	PMIC_RG_LDO_VUFS_HW13_OP_EN,
	PMIC_RG_LDO_VUFS_HW14_OP_EN,
	PMIC_RG_LDO_VUFS_SW_OP_EN,
	PMIC_RG_LDO_VUFS_OP_ENFSET,
	PMIC_RG_LDO_VUFS_OP_ENFCLR,
	PMIC_RG_LDO_VUFS_HW0_OP_CFG,
	PMIC_RG_LDO_VUFS_HW1_OP_CFG,
	PMIC_RG_LDO_VUFS_HW2_OP_CFG,
	PMIC_RG_LDO_VUFS_HW3_OP_CFG,
	PMIC_RG_LDO_VUFS_HW4_OP_CFG,
	PMIC_RG_LDO_VUFS_HW5_OP_CFG,
	PMIC_RG_LDO_VUFS_HW6_OP_CFG,
	PMIC_RG_LDO_VUFS_HW7_OP_CFG,
	PMIC_RG_LDO_VUFS_HW8_OP_CFG,
	PMIC_RG_LDO_VUFS_HW9_OP_CFG,
	PMIC_RG_LDO_VUFS_HW10_OP_CFG,
	PMIC_RG_LDO_VUFS_HW11_OP_CFG,
	PMIC_RG_LDO_VUFS_HW12_OP_CFG,
	PMIC_RG_LDO_VUFS_HW13_OP_CFG,
	PMIC_RG_LDO_VUFS_HW14_OP_CFG,
	PMIC_RG_LDO_VUFS_SW_OP_CFG,
	PMIC_RG_LDO_VUFS_OP_CFGFSET,
	PMIC_RG_LDO_VUFS_OP_CFGFCLR,
	PMIC_LDO_GNR5_ANA_ID,
	PMIC_LDO_GNR5_DIG_ID,
	PMIC_LDO_GNR5_ANA_MINORFREV,
	PMIC_LDO_GNR5_ANA_MAJORFREV,
	PMIC_LDO_GNR5_DIG_MINORFREV,
	PMIC_LDO_GNR5_DIG_MAJORFREV,
	PMIC_LDO_GNR5_DSNFCBS,
	PMIC_LDO_GNR5_DSNFBIX,
	PMIC_LDO_GNR5_DSNFESP,
	PMIC_LDO_GNR5_DSNFFPI,
	PMIC_LDO_VSRAM0_ANA_ID,
	PMIC_LDO_VSRAM0_DIG_ID,
	PMIC_LDO_VSRAM0_ANA_MINORFREV,
	PMIC_LDO_VSRAM0_ANA_MAJORFREV,
	PMIC_LDO_VSRAM0_DIG_MINORFREV,
	PMIC_LDO_VSRAM0_DIG_MAJORFREV,
	PMIC_LDO_VSRAM0_DSNFCBS,
	PMIC_LDO_VSRAM0_DSNFBIX,
	PMIC_LDO_VSRAM0_DSNFESP,
	PMIC_LDO_VSRAM0_DSNFFPI,
	PMIC_RG_LDO_VSRAM_PROC1_EN,
	PMIC_RG_LDO_VSRAM_PROC1_LP,
	PMIC_RG_LDO_VSRAM_PROC1_STBTD,
	PMIC_RG_LDO_VSRAM_PROC1_ULP,
	PMIC_RG_LDO_VSRAM_PROC1_OCFB_EN,
	PMIC_RG_LDO_VSRAM_PROC1_OC_ ODE,
	PMIC_RG_LDO_VSRAM_PROC1_OC_TSEL,
	PMIC_RG_LDO_VSRAM_PROC1_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_PROC1_OP_ ODE,
	PMIC_RG_LDO_VSRAM_PROC1_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_PROC1_CK_SW_ ODE,
	PMIC_DA_VSRAM_PROC1_B_EN,
	PMIC_DA_VSRAM_PROC1_B_STB,
	PMIC_DA_VSRAM_PROC1_B_LP,
	PMIC_DA_VSRAM_PROC1_L_EN,
	PMIC_DA_VSRAM_PROC1_L_STB,
	PMIC_DA_VSRAM_PROC1_OCFB_EN,
	PMIC_DA_VSRAM_PROC1_DUMMY_LOAD,
	PMIC_DA_VSRAM_PROC1_VSLEEP_SEL,
	PMIC_DA_VSRAM_PROC1_R2R_PDN,
	PMIC_DA_VSRAM_PROC1_TRACK_NDIS_EN,
	PMIC_RG_LDO_VSRAM_PROC1_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_PROC1_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_PROC1_VOSEL_GRAY,
	PMIC_DA_VSRAM_PROC1_VOSEL,
	PMIC_RG_LDO_VSRAM_PROC1_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_PROC1_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_PROC1_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_PROC1_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_PROC1_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_PROC1_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_PROC1_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_PROC1_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW7_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW8_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW9_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW10_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW11_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW12_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW13_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_HW14_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC1_OP_ENFSET,
	PMIC_RG_LDO_VSRAM_PROC1_OP_ENFCLR,
	PMIC_RG_LDO_VSRAM_PROC1_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW7_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW8_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW9_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW10_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW11_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW12_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW13_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_HW14_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC1_OP_CFGFSET,
	PMIC_RG_LDO_VSRAM_PROC1_OP_CFGFCLR,
	PMIC_RG_LDO_VSRAM_PROC1_TRACK_EN,
	PMIC_RG_LDO_VSRAM_PROC1_TRACK_ ODE,
	PMIC_RG_LDO_VSRAM_PROC1_VOSEL_DELTA,
	PMIC_RG_LDO_VSRAM_PROC1_VOSEL_OFFSET,
	PMIC_RG_LDO_VSRAM_PROC1_VOSEL_LB,
	PMIC_RG_LDO_VSRAM_PROC1_VOSEL_HB,
	PMIC_RG_LDO_VSRAM_PROC2_EN,
	PMIC_RG_LDO_VSRAM_PROC2_LP,
	PMIC_RG_LDO_VSRAM_PROC2_STBTD,
	PMIC_RG_LDO_VSRAM_PROC2_ULP,
	PMIC_RG_LDO_VSRAM_PROC2_OCFB_EN,
	PMIC_RG_LDO_VSRAM_PROC2_OC_ ODE,
	PMIC_RG_LDO_VSRAM_PROC2_OC_TSEL,
	PMIC_RG_LDO_VSRAM_PROC2_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_PROC2_OP_ ODE,
	PMIC_RG_LDO_VSRAM_PROC2_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_PROC2_CK_SW_ ODE,
	PMIC_DA_VSRAM_PROC2_B_EN,
	PMIC_DA_VSRAM_PROC2_B_STB,
	PMIC_DA_VSRAM_PROC2_B_LP,
	PMIC_DA_VSRAM_PROC2_L_EN,
	PMIC_DA_VSRAM_PROC2_L_STB,
	PMIC_DA_VSRAM_PROC2_OCFB_EN,
	PMIC_DA_VSRAM_PROC2_DUMMY_LOAD,
	PMIC_DA_VSRAM_PROC2_VSLEEP_SEL,
	PMIC_DA_VSRAM_PROC2_R2R_PDN,
	PMIC_DA_VSRAM_PROC2_TRACK_NDIS_EN,
	PMIC_RG_LDO_VSRAM_PROC2_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_PROC2_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_PROC2_VOSEL_GRAY,
	PMIC_DA_VSRAM_PROC2_VOSEL,
	PMIC_RG_LDO_VSRAM_PROC2_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_PROC2_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_PROC2_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_PROC2_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_PROC2_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_PROC2_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_PROC2_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_PROC2_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW7_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW8_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW9_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW10_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW11_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW12_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW13_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_HW14_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_PROC2_OP_ENFSET,
	PMIC_RG_LDO_VSRAM_PROC2_OP_ENFCLR,
	PMIC_RG_LDO_VSRAM_PROC2_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW7_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW8_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW9_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW10_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW11_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW12_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW13_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_HW14_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_PROC2_OP_CFGFSET,
	PMIC_RG_LDO_VSRAM_PROC2_OP_CFGFCLR,
	PMIC_RG_LDO_VSRAM_PROC2_TRACK_EN,
	PMIC_RG_LDO_VSRAM_PROC2_TRACK_ ODE,
	PMIC_RG_LDO_VSRAM_PROC2_VOSEL_DELTA,
	PMIC_RG_LDO_VSRAM_PROC2_VOSEL_OFFSET,
	PMIC_RG_LDO_VSRAM_PROC2_VOSEL_LB,
	PMIC_RG_LDO_VSRAM_PROC2_VOSEL_HB,
	PMIC_LDO_VSRAM1_ANA_ID,
	PMIC_LDO_VSRAM1_DIG_ID,
	PMIC_LDO_VSRAM1_ANA_MINORFREV,
	PMIC_LDO_VSRAM1_ANA_MAJORFREV,
	PMIC_LDO_VSRAM1_DIG_MINORFREV,
	PMIC_LDO_VSRAM1_DIG_MAJORFREV,
	PMIC_LDO_VSRAM1_DSNFCBS,
	PMIC_LDO_VSRAM1_DSNFBIX,
	PMIC_LDO_VSRAM1_DSNFESP,
	PMIC_LDO_VSRAM1_DSNFFPI,
	PMIC_RG_LDO_VSRAM_OTHERS_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_LP,
	PMIC_RG_LDO_VSRAM_OTHERS_STBTD,
	PMIC_RG_LDO_VSRAM_OTHERS_ULP,
	PMIC_RG_LDO_VSRAM_OTHERS_OCFB_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_OC_ ODE,
	PMIC_RG_LDO_VSRAM_OTHERS_OC_TSEL,
	PMIC_RG_LDO_VSRAM_OTHERS_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_OTHERS_OP_ ODE,
	PMIC_RG_LDO_VSRAM_OTHERS_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_OTHERS_CK_SW_ ODE,
	PMIC_DA_VSRAM_OTHERS_B_EN,
	PMIC_DA_VSRAM_OTHERS_B_STB,
	PMIC_DA_VSRAM_OTHERS_B_LP,
	PMIC_DA_VSRAM_OTHERS_L_EN,
	PMIC_DA_VSRAM_OTHERS_L_STB,
	PMIC_DA_VSRAM_OTHERS_OCFB_EN,
	PMIC_DA_VSRAM_OTHERS_DUMMY_LOAD,
	PMIC_DA_VSRAM_OTHERS_VSLEEP_SEL,
	PMIC_DA_VSRAM_OTHERS_R2R_PDN,
	PMIC_DA_VSRAM_OTHERS_TRACK_NDIS_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_OTHERS_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_OTHERS_VOSEL_GRAY,
	PMIC_DA_VSRAM_OTHERS_VOSEL,
	PMIC_RG_LDO_VSRAM_OTHERS_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_OTHERS_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_OTHERS_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_OTHERS_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_OTHERS_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_OTHERS_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_OTHERS_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_OTHERS_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW7_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW8_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW9_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW10_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW11_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW12_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW13_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_HW14_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_OP_ENFSET,
	PMIC_RG_LDO_VSRAM_OTHERS_OP_ENFCLR,
	PMIC_RG_LDO_VSRAM_OTHERS_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW7_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW8_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW9_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW10_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW11_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW12_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW13_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_HW14_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_OTHERS_OP_CFGFSET,
	PMIC_RG_LDO_VSRAM_OTHERS_OP_CFGFCLR,
	PMIC_RG_LDO_VSRAM_OTHERS_TRACK_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_TRACK_ ODE,
	PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_DELTA,
	PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_OFFSET,
	PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_LB,
	PMIC_RG_LDO_VSRAM_OTHERS_VOSEL_HB,
	PMIC_RG_LDO_VSRAM_OTHERS_SSHUB_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL,
	PMIC_RG_LDO_VSRAM_OTHERS_SSHUB_SLEEP_VOSEL_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_SLEEP,
	PMIC_RG_LDO_VSRAM_OTHERS_BT_LP_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_BT_LP_VOSEL,
	PMIC_RG_LDO_VSRAM_OTHERS_SPI_EN,
	PMIC_RG_LDO_VSRAM_OTHERS_SPI_VOSEL,
	PMIC_RG_LDO_VSRAM_MD_EN,
	PMIC_RG_LDO_VSRAM_MD_LP,
	PMIC_RG_LDO_VSRAM_MD_STBTD,
	PMIC_RG_LDO_VSRAM_MD_ULP,
	PMIC_RG_LDO_VSRAM_MD_OCFB_EN,
	PMIC_RG_LDO_VSRAM_MD_OC_ ODE,
	PMIC_RG_LDO_VSRAM_MD_OC_TSEL,
	PMIC_RG_LDO_VSRAM_MD_DUMMY_LOAD,
	PMIC_RG_LDO_VSRAM_MD_OP_ ODE,
	PMIC_RG_LDO_VSRAM_MD_R2R_PDN_DIS,
	PMIC_RG_LDO_VSRAM_MD_CK_SW_ ODE,
	PMIC_DA_VSRAM_MD_B_EN,
	PMIC_DA_VSRAM_MD_B_STB,
	PMIC_DA_VSRAM_MD_B_LP,
	PMIC_DA_VSRAM_MD_L_EN,
	PMIC_DA_VSRAM_MD_L_STB,
	PMIC_DA_VSRAM_MD_OCFB_EN,
	PMIC_DA_VSRAM_MD_DUMMY_LOAD,
	PMIC_DA_VSRAM_MD_VSLEEP_SEL,
	PMIC_DA_VSRAM_MD_R2R_PDN,
	PMIC_DA_VSRAM_MD_TRACK_NDIS_EN,
	PMIC_RG_LDO_VSRAM_MD_VOSEL_SLEEP,
	PMIC_LDO_VSRAM_MD_WDTDBG_VOSEL,
	PMIC_DA_VSRAM_MD_VOSEL_GRAY,
	PMIC_DA_VSRAM_MD_VOSEL,
	PMIC_RG_LDO_VSRAM_MD_SFCHG_FRATE,
	PMIC_RG_LDO_VSRAM_MD_SFCHG_FEN,
	PMIC_RG_LDO_VSRAM_MD_SFCHG_RRATE,
	PMIC_RG_LDO_VSRAM_MD_SFCHG_REN,
	PMIC_RG_LDO_VSRAM_MD_DVS_TRANS_TD,
	PMIC_RG_LDO_VSRAM_MD_DVS_TRANS_CTRL,
	PMIC_RG_LDO_VSRAM_MD_DVS_TRANS_ONCE,
	PMIC_RG_LDO_VSRAM_MD_HW0_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW1_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW2_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW3_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW4_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW5_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW6_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW7_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW8_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW9_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW10_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW11_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW12_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW13_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_HW14_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_SW_OP_EN,
	PMIC_RG_LDO_VSRAM_MD_OP_ENFSET,
	PMIC_RG_LDO_VSRAM_MD_OP_ENFCLR,
	PMIC_RG_LDO_VSRAM_MD_HW0_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW1_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW2_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW3_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW4_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW5_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW6_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW7_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW8_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW9_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW10_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW11_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW12_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW13_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_HW14_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_SW_OP_CFG,
	PMIC_RG_LDO_VSRAM_MD_OP_CFGFSET,
	PMIC_RG_LDO_VSRAM_MD_OP_CFGFCLR,
	PMIC_RG_LDO_VSRAM_MD_TRACK_EN,
	PMIC_RG_LDO_VSRAM_MD_TRACK_ ODE,
	PMIC_RG_LDO_VSRAM_MD_VOSEL_DELTA,
	PMIC_RG_LDO_VSRAM_MD_VOSEL_OFFSET,
	PMIC_RG_LDO_VSRAM_MD_VOSEL_LB,
	PMIC_RG_LDO_VSRAM_MD_VOSEL_HB,
	PMIC_LDO_ANA0_ANA_ID,
	PMIC_LDO_ANA0_DIG_ID,
	PMIC_LDO_ANA0_ANA_MINORFREV,
	PMIC_LDO_ANA0_ANA_MAJORFREV,
	PMIC_LDO_ANA0_DIG_MINORFREV,
	PMIC_LDO_ANA0_DIG_MAJORFREV,
	PMIC_LDO_ANA0_DSNFCBS,
	PMIC_LDO_ANA0_DSNFBIX,
	PMIC_LDO_ANA0_DSNFESP,
	PMIC_LDO_ANA0_DSNFFPI,
	PMIC_RG_VFE28_VOCAL,
	PMIC_RG_VFE28_VOSEL,
	PMIC_RG_VFE28_NDIS_EN,
	PMIC_RG_VFE28_RSVF1,
	PMIC_RG_VFE28_OC_LP_EN,
	PMIC_RG_VFE28_ULP_IQFCLAMP_EN,
	PMIC_RG_VFE28_ULP_BIASX2_EN,
	PMIC_RG_VFE28_MEASURE_FT_EN,
	PMIC_RGS_VFE28_OC_STATUS,
	PMIC_RG_VAUX18_VOCAL,
	PMIC_RG_VAUX18_VOSEL,
	PMIC_RG_VAUX18_NDIS_EN,
	PMIC_RG_VAUX18_RSVF1,
	PMIC_RG_VAUX18_OC_LP_EN,
	PMIC_RG_VAUX18_ULP_IQFCLAMP_EN,
	PMIC_RG_VAUX18_ULP_BIASX2_EN,
	PMIC_RG_VAUX18_MEASURE_FT_EN,
	PMIC_RGS_VAUX18_OC_STATUS,
	PMIC_RG_VUSB_VOCAL,
	PMIC_RG_VUSB_VOSEL,
	PMIC_RG_VUSB_NDIS_EN,
	PMIC_RG_VUSB_RSVF1,
	PMIC_RG_VUSB_OC_LP_EN,
	PMIC_RG_VUSB_ULP_IQFCLAMP_EN,
	PMIC_RG_VUSB_ULP_BIASX2_EN,
	PMIC_RG_VUSB_MEASURE_FT_EN,
	PMIC_RGS_VUSB_OC_STATUS,
	PMIC_RG_VBIF28_VOCAL,
	PMIC_RG_VBIF28_VOSEL,
	PMIC_RG_VBIF28_NDIS_EN,
	PMIC_RG_VBIF28_RSVF1,
	PMIC_RG_VBIF28_OC_LP_EN,
	PMIC_RG_VBIF28_ULP_IQFCLAMP_EN,
	PMIC_RG_VBIF28_ULP_BIASX2_EN,
	PMIC_RG_VBIF28_MEASURE_FT_EN,
	PMIC_RGS_VBIF28_OC_STATUS,
	PMIC_RG_VCN33_1_VOCAL,
	PMIC_RG_VCN33_1_VOSEL,
	PMIC_RG_VCN33_1_NDIS_EN,
	PMIC_RG_VCN33_1_RSVF0,
	PMIC_RG_VCN33_1_RSVF1,
	PMIC_RG_VCN33_1_OC_LP_EN,
	PMIC_RG_VCN33_1_ULP_IQFCLAMP_EN,
	PMIC_RG_VCN33_1_ULP_BIASX2_EN,
	PMIC_RG_VCN33_1_MEASURE_FT_EN,
	PMIC_RGS_VCN33_1_OC_STATUS,
	PMIC_RG_VCN33_2_VOCAL,
	PMIC_RG_VCN33_2_VOSEL,
	PMIC_RG_VCN33_2_NDIS_EN,
	PMIC_RG_VCN33_2_RSVF0,
	PMIC_RG_VCN33_2_RSVF1,
	PMIC_RG_VCN33_2_OC_LP_EN,
	PMIC_RG_VCN33_2_ULP_IQFCLAMP_EN,
	PMIC_RG_VCN33_2_ULP_BIASX2_EN,
	PMIC_RG_VCN33_2_MEASURE_FT_EN,
	PMIC_RGS_VCN33_2_OC_STATUS,
	PMIC_RG_VEMC_NDIS_EN,
	PMIC_RG_VEMC_RSVF0,
	PMIC_RG_VEMC_RSVF1,
	PMIC_RG_VEMC_OC_LP_EN,
	PMIC_RG_VEMC_ULP_IQFCLAMP_EN,
	PMIC_RG_VEMC_ULP_BIASX2_EN,
	PMIC_RG_VEMC_MEASURE_FT_EN,
	PMIC_RGS_VEMC_OC_STATUS,
	PMIC_RG_VSIM1_VOCAL,
	PMIC_RG_VSIM1_VOSEL,
	PMIC_RG_VSIM1_NDIS_EN,
	PMIC_RG_VSIM1_RSVF1,
	PMIC_RG_VSIM1_OC_LP_EN,
	PMIC_RG_VSIM1_ULP_IQFCLAMP_EN,
	PMIC_RG_VSIM1_ULP_BIASX2_EN,
	PMIC_RG_VSIM1_MEASURE_FT_EN,
	PMIC_RGS_VSIM1_OC_STATUS,
	PMIC_RG_VSIM2_VOCAL,
	PMIC_RG_VSIM2_VOSEL,
	PMIC_RG_VSIM2_NDIS_EN,
	PMIC_RG_VSIM2_RSVF1,
	PMIC_RG_VSIM2_OC_LP_EN,
	PMIC_RG_VSIM2_ULP_IQFCLAMP_EN,
	PMIC_RG_VSIM2_ULP_BIASX2_EN,
	PMIC_RG_VSIM2_MEASURE_FT_EN,
	PMIC_RGS_VSIM2_OC_STATUS,
	PMIC_RG_VIO28_VOCAL,
	PMIC_RG_VIO28_VOSEL,
	PMIC_RG_VIO28_NDIS_EN,
	PMIC_RG_VIO28_RSVF1,
	PMIC_RG_VIO28_OC_LP_EN,
	PMIC_RG_VIO28_ULP_IQFCLAMP_EN,
	PMIC_RG_VIO28_ULP_BIASX2_EN,
	PMIC_RG_VIO28_MEASURE_FT_EN,
	PMIC_RGS_VIO28_OC_STATUS,
	PMIC_RG_VIBR_VOCAL,
	PMIC_RG_VIBR_VOSEL,
	PMIC_RG_VIBR_NDIS_EN,
	PMIC_RG_VIBR_RSVF1,
	PMIC_RG_VIBR_OC_LP_EN,
	PMIC_RG_VIBR_ULP_IQFCLAMP_EN,
	PMIC_RG_VIBR_ULP_BIASX2_EN,
	PMIC_RG_VIBR_MEASURE_FT_EN,
	PMIC_RGS_VIBR_OC_STATUS,
	PMIC_RG_ADLDO_RSV,
	PMIC_RG_VA12_NDIS_EN,
	PMIC_RG_VA12_RSVF1,
	PMIC_RG_VA12_OC_LP_EN,
	PMIC_RG_VA12_ULP_IQFCLAMP_EN,
	PMIC_RG_VA12_ULP_BIASX2_EN,
	PMIC_RG_VA12_MEASURE_FT_EN,
	PMIC_RGS_VA12_OC_STATUS,
	PMIC_LDO_ANA0_ELR_LEN,
	PMIC_RG_VFE28_VOTRIM,
	PMIC_RG_VAUX18_VOTRIM,
	PMIC_RG_VUSB_VOTRIM,
	PMIC_RG_VBIF28_VOTRIM,
	PMIC_RG_VCN33_1_VOTRIM,
	PMIC_RG_VCN33_1_OC_TRIM,
	PMIC_RG_VCN33_2_VOTRIM,
	PMIC_RG_VCN33_2_OC_TRIM,
	PMIC_RG_VEMC_OC_TRIM,
	PMIC_RG_VSIM1_VOTRIM,
	PMIC_RG_VSIM1_OC_TRIM,
	PMIC_RG_VSIM2_VOTRIM,
	PMIC_RG_VSIM2_OC_TRIM,
	PMIC_RG_VIO28_VOTRIM,
	PMIC_RG_VIBR_VOTRIM,
	PMIC_RG_VIBR_OC_TRIM,
	PMIC_RG_VRTC28_BIAS_SEL,
	PMIC_RG_VA12_VOTRIM,
	PMIC_RG_VA12_VOCAL,
	PMIC_RG_VA12_VOSEL,
	PMIC_LDO_ANA1_ANA_ID,
	PMIC_LDO_ANA1_DIG_ID,
	PMIC_LDO_ANA1_ANA_MINORFREV,
	PMIC_LDO_ANA1_ANA_MAJORFREV,
	PMIC_LDO_ANA1_DIG_MINORFREV,
	PMIC_LDO_ANA1_DIG_MAJORFREV,
	PMIC_LDO_ANA1_DSNFCBS,
	PMIC_LDO_ANA1_DSNFBIX,
	PMIC_LDO_ANA1_DSNFESP,
	PMIC_LDO_ANA1_DSNFFPI,
	PMIC_RG_VRF18_VOCAL,
	PMIC_RG_VRF18_VOSEL,
	PMIC_RG_VRF18_NDIS_EN,
	PMIC_RG_VRF18_RSVF0,
	PMIC_RG_VRF18_RSVF1,
	PMIC_RG_VRF18_OC_LP_EN,
	PMIC_RG_VRF18_ULP_IQFCLAMP_EN,
	PMIC_RG_VRF18_ULP_BIASX2_EN,
	PMIC_RG_VRF18_MEASURE_FT_EN,
	PMIC_RGS_VRF18_OC_STATUS,
	PMIC_RG_VEFUSE_VOCAL,
	PMIC_RG_VEFUSE_VOSEL,
	PMIC_RG_VEFUSE_NDIS_EN,
	PMIC_RG_VEFUSE_RSVF1,
	PMIC_RG_VEFUSE_OC_LP_EN,
	PMIC_RG_VEFUSE_ULP_IQFCLAMP_EN,
	PMIC_RG_VEFUSE_ULP_BIASX2_EN,
	PMIC_RG_VEFUSE_MEASURE_FT_EN,
	PMIC_RGS_VEFUSE_OC_STATUS,
	PMIC_RG_VCN18_VOCAL,
	PMIC_RG_VCN18_VOSEL,
	PMIC_RG_VCN18_NDIS_EN,
	PMIC_RG_VCN18_RSVF1,
	PMIC_RG_VCN18_OC_LP_EN,
	PMIC_RG_VCN18_ULP_IQFCLAMP_EN,
	PMIC_RG_VCN18_ULP_BIASX2_EN,
	PMIC_RG_VCN18_MEASURE_FT_EN,
	PMIC_RGS_VCN18_OC_STATUS,
	PMIC_RG_VCAMIO_VOCAL,
	PMIC_RG_VCAMIO_VOSEL,
	PMIC_RG_VCAMIO_NDIS_EN,
	PMIC_RG_VCAMIO_RSVF1,
	PMIC_RG_VCAMIO_OC_LP_EN,
	PMIC_RG_VCAMIO_ULP_IQFCLAMP_EN,
	PMIC_RG_VCAMIO_ULP_BIASX2_EN,
	PMIC_RG_VCAMIO_MEASURE_FT_EN,
	PMIC_RGS_VCAMIO_OC_STATUS,
	PMIC_RG_VAUD18_VOCAL,
	PMIC_RG_VAUD18_VOSEL,
	PMIC_RG_VAUD18_NDIS_EN,
	PMIC_RG_VAUD18_RSVF1,
	PMIC_RG_VAUD18_OC_LP_EN,
	PMIC_RG_VAUD18_ULP_IQFCLAMP_EN,
	PMIC_RG_VAUD18_ULP_BIASX2_EN,
	PMIC_RG_VAUD18_MEASURE_FT_EN,
	PMIC_RGS_VAUD18_OC_STATUS,
	PMIC_RG_VIO18_VOCAL,
	PMIC_RG_VIO18_VOSEL,
	PMIC_RG_VIO18_NDIS_EN,
	PMIC_RG_VIO18_RSVF1,
	PMIC_RG_VIO18_OC_LP_EN,
	PMIC_RG_VIO18_ULP_IQFCLAMP_EN,
	PMIC_RG_VIO18_ULP_BIASX2_EN,
	PMIC_RG_VIO18_MEASURE_FT_EN,
	PMIC_RGS_VIO18_OC_STATUS,
	PMIC_RG_VM18_VOCAL,
	PMIC_RG_VM18_VOSEL,
	PMIC_RG_VM18_NDIS_EN,
	PMIC_RG_VM18_RSVF1,
	PMIC_RG_VM18_OC_LP_EN,
	PMIC_RG_VM18_ULP_IQFCLAMP_EN,
	PMIC_RG_VM18_ULP_BIASX2_EN,
	PMIC_RG_VM18_MEASURE_FT_EN,
	PMIC_RGS_VM18_OC_STATUS,
	PMIC_RG_VUFS_VOCAL,
	PMIC_RG_VUFS_VOSEL,
	PMIC_RG_VUFS_NDIS_EN,
	PMIC_RG_VUFS_RSVF1,
	PMIC_RG_VUFS_OC_LP_EN,
	PMIC_RG_VUFS_ULP_IQFCLAMP_EN,
	PMIC_RG_VUFS_ULP_BIASX2_EN,
	PMIC_RG_VUFS_MEASURE_FT_EN,
	PMIC_RGS_VUFS_OC_STATUS,
	PMIC_RG_SLDO20_RSV,
	PMIC_RG_VRF12_VOCAL,
	PMIC_RG_VRF12_VOSEL,
	PMIC_RG_VRF12_NDIS_EN,
	PMIC_RG_VRF12_RSVF0,
	PMIC_RG_VRF12_RSVF1,
	PMIC_RG_VRF12_OC_LP_EN,
	PMIC_RG_VRF12_ULP_IQFCLAMP_EN,
	PMIC_RG_VRF12_ULP_BIASX2_EN,
	PMIC_RG_VRF12_MEASURE_FT_EN,
	PMIC_RGS_VRF12_OC_STATUS,
	PMIC_RG_VCN13_VOCAL,
	PMIC_RG_VCN13_VOSEL,
	PMIC_RG_VCN13_NDIS_EN,
	PMIC_RG_VCN13_RSVF0,
	PMIC_RG_VCN13_RSVF1,
	PMIC_RG_VCN13_OC_LP_EN,
	PMIC_RG_VCN13_ULP_IQFCLAMP_EN,
	PMIC_RG_VCN13_ULP_BIASX2_EN,
	PMIC_RG_VCN13_MEASURE_FT_EN,
	PMIC_RGS_VCN13_OC_STATUS,
	PMIC_RG_VA09_NDIS_EN,
	PMIC_RG_VA09_RSVF1,
	PMIC_RG_VA09_OC_LP_EN,
	PMIC_RG_VA09_ULP_IQFCLAMP_EN,
	PMIC_RG_VA09_ULP_BIASX2_EN,
	PMIC_RG_VA09_MEASURE_FT_EN,
	PMIC_RGS_VA09_OC_STATUS,
	PMIC_RG_VSRAM_PROC1_NDIS_EN,
	PMIC_RG_VSRAM_PROC1_NDIS_PLCUR,
	PMIC_RG_VSRAM_PROC1_OC_LP_EN,
	PMIC_RG_VSRAM_PROC1_RSVFH,
	PMIC_RG_VSRAM_PROC1_RSVFL,
	PMIC_RG_VSRAM_PROC1_ULP_IQFCLAMP_EN,
	PMIC_RG_VSRAM_PROC1_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_PROC1_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_PROC1_OC_STATUS,
	PMIC_RG_VSRAM_PROC2_NDIS_EN,
	PMIC_RG_VSRAM_PROC2_NDIS_PLCUR,
	PMIC_RG_VSRAM_PROC2_OC_LP_EN,
	PMIC_RG_VSRAM_PROC2_RSVFH,
	PMIC_RG_VSRAM_PROC2_RSVFL,
	PMIC_RG_VSRAM_PROC2_ULP_IQFCLAMP_EN,
	PMIC_RG_VSRAM_PROC2_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_PROC2_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_PROC2_OC_STATUS,
	PMIC_RG_VSRAM_OTHERS_NDIS_EN,
	PMIC_RG_VSRAM_OTHERS_NDIS_PLCUR,
	PMIC_RG_VSRAM_OTHERS_OC_LP_EN,
	PMIC_RG_VSRAM_OTHERS_RSVFH,
	PMIC_RG_VSRAM_OTHERS_RSVFL,
	PMIC_RG_VSRAM_OTHERS_ULP_IQFCLAMP_EN,
	PMIC_RG_VSRAM_OTHERS_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_OTHERS_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_OTHERS_OC_STATUS,
	PMIC_RG_VSRAM_MD_NDIS_EN,
	PMIC_RG_VSRAM_MD_NDIS_PLCUR,
	PMIC_RG_VSRAM_MD_OC_LP_EN,
	PMIC_RG_VSRAM_MD_RSVFH,
	PMIC_RG_VSRAM_MD_RSVFL,
	PMIC_RG_VSRAM_MD_ULP_IQFCLAMP_EN,
	PMIC_RG_VSRAM_MD_ULP_BIASX2_EN,
	PMIC_RG_VSRAM_MD_MEASURE_FT_EN,
	PMIC_RGS_VSRAM_MD_OC_STATUS,
	PMIC_RG_SLDO14_RSV,
	PMIC_LDO_ANA1_ELR_LEN,
	PMIC_RG_VRF18_VOTRIM,
	PMIC_RG_VEFUSE_VOTRIM,
	PMIC_RG_VCN18_VOTRIM,
	PMIC_RG_VCN18_OC_TRIM,
	PMIC_RG_VCAMIO_VOTRIM,
	PMIC_RG_VAUD18_VOTRIM,
	PMIC_RG_VIO18_VOTRIM,
	PMIC_RG_VM18_VOTRIM,
	PMIC_RG_VUFS_VOTRIM,
	PMIC_RG_VUFS_OC_TRIM,
	PMIC_RG_VRF12_VOTRIM,
	PMIC_RG_VCN13_VOTRIM,
	PMIC_RG_VA09_VOTRIM,
	PMIC_RG_VA09_VOCAL,
	PMIC_RG_VA09_VOSEL,
	PMIC_LDO_ANA2_ANA_ID,
	PMIC_LDO_ANA2_DIG_ID,
	PMIC_LDO_ANA2_ANA_MINORFREV,
	PMIC_LDO_ANA2_ANA_MAJORFREV,
	PMIC_LDO_ANA2_DIG_MINORFREV,
	PMIC_LDO_ANA2_DIG_MAJORFREV,
	PMIC_LDO_ANA2_DSNFCBS,
	PMIC_LDO_ANA2_DSNFBIX,
	PMIC_LDO_ANA2_DSNFESP,
	PMIC_LDO_ANA2_DSNFFPI,
	PMIC_RG_VXO22_VOCAL,
	PMIC_RG_VXO22_VOSEL,
	PMIC_RG_VXO22_RSVF1,
	PMIC_RG_VXO22_OC_LP_EN,
	PMIC_RG_VXO22_ULP_IQFCLAMP_EN,
	PMIC_RG_VXO22_ULP_BIASX2_EN,
	PMIC_RG_VXO22_MEASURE_FT_EN,
	PMIC_RGS_VXO22_OC_STATUS,
	PMIC_RG_VRFCK_VOCAL,
	PMIC_RG_VRFCK_VOSEL,
	PMIC_RG_VRFCK_OP_CUR_EN,
	PMIC_RG_VRFCK_RSVF1,
	PMIC_RG_VRFCK_OC_LP_EN,
	PMIC_RG_VRFCK_ULP_IQFCLAMP_EN,
	PMIC_RG_VRFCK_ULP_BIASX2_EN,
	PMIC_RG_VRFCK_ EASURE_FT_EN,
	PMIC_RG_VRFCK_CAS_CSEL,
	PMIC_RG_VRFCK_CAS_ISEL,
	PMIC_RG_VRFCK_CAS_RSEL,
	PMIC_RG_VRFCK_CAS_STB,
	PMIC_RGS_VRFCK_OC_STATUS,
	PMIC_RG_VRFCK_1_VOCAL,
	PMIC_RG_VRFCK_1_VOSEL,
	PMIC_RG_VRFCK_1_RSVF1,
	PMIC_RG_VRFCK_1_OC_LP_EN,
	PMIC_RG_VRFCK_1_ULP_IQFCLAMP_EN,
	PMIC_RG_VRFCK_1_ULP_BIASX2_EN,
	PMIC_RG_VRFCK_1_MEASURE_FT_EN,
	PMIC_RGS_VRFCK_1_OC_STATUS,
	PMIC_RG_VBBCK_VOSEL,
	PMIC_RG_VBBCK_OP_CUR_EN,
	PMIC_RG_VBBCK_RSVF1,
	PMIC_RG_VBBCK_OC_LP_EN,
	PMIC_RG_VBBCK_MEASURE_FT_EN,
	PMIC_RGS_VBBCK_OC_STATUS,
	PMIC_LDO_ANA2_ELR_LEN,
	PMIC_RG_VXO22_VOTRIM,
	PMIC_RG_VXO22_NDIS_EN,
	PMIC_RG_VRFCK_VOTRIM,
	PMIC_RG_VRFCK_HV_EN,
	PMIC_RG_VRFCK_CAS_EN,
	PMIC_RG_VRFCK_NDIS_EN,
	PMIC_RG_VRFCK_1_VOTRIM,
	PMIC_RG_VRFCK_1_NDIS_EN,
	PMIC_RG_VBBCK_HV_EN,
	PMIC_RG_VBBCK_NDIS_EN,
	PMIC_DUMMYLOAD_ANA_ID,
	PMIC_DUMMYLOAD_DIG_ID,
	PMIC_DUMMYLOAD_ANA_MINORFREV,
	PMIC_DUMMYLOAD_ANA_MAJORFREV,
	PMIC_DUMMYLOAD_DIG_MINORFREV,
	PMIC_DUMMYLOAD_DIG_MAJORFREV,
	PMIC_DUMMYLOAD_DSNFCBS,
	PMIC_DUMMYLOAD_DSNFBIX,
	PMIC_DUMMYLOAD_DSNFESP,
	PMIC_DUMMYLOAD_DSNFFPI,
	PMIC_RG_ISINK_TRIM_EN,
	PMIC_RG_ISINK_TRIM_SEL,
	PMIC_RG_ISINK_RSV,
	PMIC_RG_ISINK0_CHOP_EN,
	PMIC_RG_ISINK1_CHOP_EN,
	PMIC_RG_ISINK0_DOUBLE,
	PMIC_RG_ISINK1_DOUBLE,
	PMIC_ISINK0_RSV1,
	PMIC_ISINK0_RSV0,
	PMIC_ISINK_CH0_STEP,
	PMIC_ISINK1_RSV1,
	PMIC_ISINK1_RSV0,
	PMIC_ISINK_CH1_STEP,
	PMIC_AD_ISINK0_STATUS,
	PMIC_AD_ISINK1_STATUS,
	PMIC_ISINK_CH1_EN,
	PMIC_ISINK_CH0_EN,
	PMIC_ISINK_CHOP1_EN,
	PMIC_ISINK_CHOP0_EN,
	PMIC_ISINK_CH1_BIAS_EN,
	PMIC_ISINK_CH0_BIAS_EN,
	PMIC_DUMMYLOAD_ELR_LEN,
	PMIC_RG_ISINK_TRIM_BIAS,
	PMIC_AUD_TOP_ANA_ID,
	PMIC_AUD_TOP_DIG_ID,
	PMIC_AUD_TOP_ANA_MINORFREV,
	PMIC_AUD_TOP_ANA_MAJORFREV,
	PMIC_AUD_TOP_DIG_MINORFREV,
	PMIC_AUD_TOP_DIG_MAJORFREV,
	PMIC_AUD_TOP_CBS,
	PMIC_AUD_TOP_BIX,
	PMIC_AUD_TOP_ESP,
	PMIC_AUD_TOP_FPI,
	PMIC_AUD_TOP_CLK_OFFSET,
	PMIC_AUD_TOP_RST_OFFSET,
	PMIC_AUD_TOP_INT_OFFSET,
	PMIC_AUD_TOP_INT_LEN,
	PMIC_RG_ACCDET_CK_PDN,
	PMIC_RG_AUD_CK_PDN,
	PMIC_RG_AUDIF_CK_PDN,
	PMIC_RG_ZCD13M_CK_PDN,
	PMIC_RG_AUDNCP_CK_PDN,
	PMIC_RG_PAD_AUD_CLK_MISO_CK_PDN,
	PMIC_RG_AUD_INTRP_CK_PDN,
	PMIC_RG_VOW32K_CK_PDN,
	PMIC_RG_VOW13M_CK_PDN,
	PMIC_RG_AUD_TOP_CKPDN_CON0FSET,
	PMIC_RG_AUD_TOP_CKPDN_CON0FCLR,
	PMIC_RG_AUD_CK_CKSEL,
	PMIC_RG_AUDIF_CK_CKSEL,
	PMIC_RG_AUD_TOP_CKSEL_CON0FSET,
	PMIC_RG_AUD_TOP_CKSEL_CON0FCLR,
	PMIC_RG_AUD26M_CK_TST_DIS,
	PMIC_RG_AUD_CK_TSTSEL,
	PMIC_RG_AUDIF_CK_TSTSEL,
	PMIC_RG_AUD26M_CK_TSTSEL,
	PMIC_RG_VOW13M_CK_TST_DIS,
	PMIC_RG_VOW13M_CK_TSTSEL,
	PMIC_RG_AUD_INTRP_CK_PDN_HWEN,
	PMIC_RG_AUD_INTRP_CK_PND_HWEN_CON0FSET,
	PMIC_RG_AUD_INTRP_CLK_PDN_HWEN_CON0FCLR,
	PMIC_RG_AUDIO_RST,
	PMIC_RG_ACCDET_RST,
	PMIC_RG_ZCD_RST,
	PMIC_RG_AUDNCP_RST,
	PMIC_RG_AUD_TOP_RST_CON0FSET,
	PMIC_RG_AUD_TOP_RST_CON0FCLR,
	PMIC_BANK_ACCDET_SWRST,
	PMIC_BANK_AUDIO_SWRST,
	PMIC_BANK_AUDZCD_SWRST,
	PMIC_RG_INT_EN_AUDIO,
	PMIC_RG_INT_EN_ACCDET,
	PMIC_RG_INT_EN_ACCDET_EINT0,
	PMIC_RG_INT_EN_ACCDET_EINT1,
	PMIC_RG_AUD_INT_CON0FSET,
	PMIC_RG_AUD_INT_CON0FCLR,
	PMIC_RG_INT_MASK_AUDIO,
	PMIC_RG_INT_MASK_ACCDET,
	PMIC_RG_INT_MASK_ACCDET_EINT0,
	PMIC_RG_INT_MASK_ACCDET_EINT1,
	PMIC_RG_AUD_INT_MASK_CON0FSET,
	PMIC_RG_AUD_INT_MASK_CON0FCLR,
	PMIC_RG_INT_STATUS_AUDIO,
	PMIC_RG_INT_STATUS_ACCDET,
	PMIC_RG_INT_STATUS_ACCDET_EINT0,
	PMIC_RG_INT_STATUS_ACCDET_EINT1,
	PMIC_RG_INT_RAW_STATUS_AUDIO,
	PMIC_RG_INT_RAW_STATUS_ACCDET,
	PMIC_RG_INT_RAW_STATUS_ACCDET_EINT0,
	PMIC_RG_INT_RAW_STATUS_ACCDET_EINT1,
	PMIC_RG_AUD_TOP_INT_POLARITY,
	PMIC_RG_AUD_TOP_MON_SEL,
	PMIC_RG_AUD_CLK_INT_MON_FLAG_SEL,
	PMIC_RG_AUD_CLK_INT_MON_FLAG_EN,
	PMIC_AUDIO_DIG_ANA_ID,
	PMIC_AUDIO_DIG_DIG_ID,
	PMIC_AUDIO_DIG_ANA_MINORFREV,
	PMIC_AUDIO_DIG_ANA_MAJORFREV,
	PMIC_AUDIO_DIG_DIG_MINORFREV,
	PMIC_AUDIO_DIG_DIG_MAJORFREV,
	PMIC_AUDIO_DIG_DSNFCBS,
	PMIC_AUDIO_DIG_DSNFBIX,
	PMIC_AUDIO_DIG_1_ESP,
	PMIC_AUDIO_DIG_DSNFFPI,
	PMIC_AFE_ON,
	PMIC_AFE_DL_LR_SWAP,
	PMIC_AFE_UL_LR_SWAP,
	PMIC_DL_2_SRC_ON_TMP_CTL_PRE,
	PMIC_C_TWO_DIGITAL_MIC_CTL,
	PMIC_C_DIGMIC_PHASE_SEL_CH2_CTL,
	PMIC_C_DIGMIC_PHASE_SEL_CH1_CTL,
	PMIC_UL_SRC_ON_TMP_CTL,
	PMIC_UL_SDM_3_LEVEL_CTL,
	PMIC_UL_LOOP_BACK_ ODE_CTL,
	PMIC_DIGMIC_3P25M_1P625M_SEL_CTL,
	PMIC_DIGMIC_4P33M_SEL_CTL,
	PMIC_DMIC_LOW_POWER_ ODE_CTL,
	PMIC_ADDA6_C_TWO_DIGITAL_MIC_CTL,
	PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL,
	PMIC_ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL,
	PMIC_ADDA6_UL_SRC_ON_TMP_CTL,
	PMIC_ADDA6_UL_SDM_3_LEVEL_CTL,
	PMIC_ADDA6_UL_LOOP_BACK_ ODE_CTL,
	PMIC_ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL,
	PMIC_ADDA6_DIGMIC_4P33M_SEL_CTL,
	PMIC_ADDA6_DMIC_LOW_POWER_ ODE_CTL,
	PMIC_DL_SINE_ON,
	PMIC_UL_SINE_ON,
	PMIC_MTKAIF_SINE_ON,
	PMIC_ADDA6_UL_SINE_ON,
	PMIC_ADDA6_MTKAIF_SINE_ON,
	PMIC_PDN_RESERVED,
	PMIC_PDN_AFE_TEST ODEL_CTL,
	PMIC_PWR_CLK_DIS_CTL,
	PMIC_PDN_I2S_DL_CTL,
	PMIC_PDN_ADDA6_ADC_CTL,
	PMIC_PDN_ADC_CTL,
	PMIC_PDN_DAC_CTL,
	PMIC_PDN_AFE_CTL,
	PMIC_AFE_MON_SEL,
	PMIC_AUDIO_SYS_TOP_MON_SEL,
	PMIC_AUDIO_SYS_TOP_MON_SWAP,
	PMIC_CCI_SCRAMBLER_EN,
	PMIC_CCI_AUD_SDM_7BIT_SEL,
	PMIC_CCI_AUD_SDM_MUTER,
	PMIC_CCI_AUD_SDM_MUTEL,
	PMIC_CCI_AUD_SPLIT_TEST_EN,
	PMIC_CCI_ZERO_PAD_DISABLE,
	PMIC_CCI_AUD_IDAC_TEST_EN,
	PMIC_CCI_SPLT_SCRMB_ON,
	PMIC_CCI_SPLT_SCRMB_CLK_ON,
	PMIC_CCI_RAND_EN,
	PMIC_CCI_LCH_INV,
	PMIC_CCI_SCRAMBLER_CG_EN,
	PMIC_CCI_AUDIO_FIFO_WPTR,
	PMIC_CCI_AUD_ANACK_SEL,
	PMIC_AUD_SDM_TEST_R,
	PMIC_AUD_SDM_TEST_L,
	PMIC_CCI_ACD_FUNC_RSTB,
	PMIC_CCI_AFIFO_CLK_PWDB,
	PMIC_CCI_ACD_ ODE,
	PMIC_CCI_AUDIO_FIFO_ENABLE,
	PMIC_CCI_AUDIO_FIFO_CLKIN_INV,
	PMIC_CCI_AUD_DAC_ANA_RSTB_SEL,
	PMIC_CCI_AUD_DAC_ANA_MUTE,
	PMIC_R_SPLITTER_TRUNC_RND,
	PMIC_DIGMIC_TESTCK_SEL,
	PMIC_DIGMIC_TESTCK_SRC_SEL,
	PMIC_SDM_TESTCK_SRC_SEL,
	PMIC_SDM_ANA13M_TESTCK_SRC_SEL,
	PMIC_SDM_ANA13M_TESTCK_SEL,
	PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL,
	PMIC_UL_FIFO_WCLK_6P5M_TESTCK_SEL,
	PMIC_UL_FIFO_WDATA_TESTSRC_SEL,
	PMIC_UL_FIFO_WDATA_TESTEN,
	PMIC_UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL,
	PMIC_UL_FIFO_WCLK_INV,
	PMIC_R_AUD_DAC_NEG_LARGE_MONO,
	PMIC_R_AUD_DAC_POS_LARGE_MONO,
	PMIC_R_AUD_DAC_SW_RSTB,
	PMIC_R_AUD_DAC_3TH_SEL,
	PMIC_R_AUD_DAC_MONO_SEL,
	PMIC_R_AUD_DAC_NEG_TINY_MONO,
	PMIC_R_AUD_DAC_POS_TINY_MONO,
	PMIC_R_AUD_DAC_NEG_SMALL_MONO,
	PMIC_R_AUD_DAC_POS_SMALL_MONO,
	PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL,
	PMIC_UL2_FIFO_WCLK_6P5M_TESTCK_SEL,
	PMIC_UL2_FIFO_WDATA_TESTSRC_SEL,
	PMIC_UL2_FIFO_WDATA_TESTEN,
	PMIC_UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL,
	PMIC_UL2_FIFO_WCLK_INV,
	PMIC_UL2_DIGMIC_TESTCK_SEL,
	PMIC_UL2_DIGMIC_TESTCK_SRC_SEL,
	PMIC_SPLITTER1_DITHER_GAIN,
	PMIC_SPLITTER2_DITHER_GAIN,
	PMIC_SPLITTER1_DITHER_EN,
	PMIC_SPLITTER2_DITHER_EN,
	PMIC_CCI_SCRAMBLER_EN_2ND,
	PMIC_CCI_AUD_SDM_7BIT_SEL_2ND,
	PMIC_CCI_AUD_SDM_MUTER_2ND,
	PMIC_CCI_AUD_SDM_MUTEL_2ND,
	PMIC_CCI_AUD_SPLIT_TEST_EN_2ND,
	PMIC_CCI_ZERO_PAD_DISABLE_2ND,
	PMIC_CCI_AUD_IDAC_TEST_EN_2ND,
	PMIC_CCI_SPLT_SCRMB_ON_2ND,
	PMIC_CCI_SPLT_SCRMB_CLK_ON_2ND,
	PMIC_CCI_RAND_EN_2ND,
	PMIC_CCI_LCH_INV_2ND,
	PMIC_CCI_SCRAMBLER_CG_EN_2ND,
	PMIC_CCI_AUDIO_FIFO_WPTR_2ND,
	PMIC_CCI_AUD_ANACK_SEL_2ND,
	PMIC_AUD_SDM_TEST_R_2ND,
	PMIC_AUD_SDM_TEST_L_2ND,
	PMIC_CCI_ACD_FUNC_RSTB_2ND,
	PMIC_CCI_AFIFO_CLK_PWDB_2ND,
	PMIC_CCI_ACD_ ODE_2ND,
	PMIC_CCI_AUDIO_FIFO_ENABLE_2ND,
	PMIC_CCI_AUDIO_FIFO_CLKIN_INV_2ND,
	PMIC_CCI_AUD_DAC_ANA_RSTB_SEL_2ND,
	PMIC_CCI_AUD_DAC_ANA_MUTE_2ND,
	PMIC_R_SPLITTER_TRUNC_RND_2ND,
	PMIC_SPLITTER1_DITHER_GAIN_2ND,
	PMIC_SPLITTER2_DITHER_GAIN_2ND,
	PMIC_SPLITTER1_DITHER_EN_2ND,
	PMIC_SPLITTER2_DITHER_EN_2ND,
	PMIC_AUD_SCR_OUT_R,
	PMIC_AUD_SCR_OUT_L,
	PMIC_AUD_SCR_OUT_R_2ND,
	PMIC_AUD_SCR_OUT_L_2ND,
	PMIC_RGS_AUDRCTUNE0READ,
	PMIC_RGS_AUDRCTUNE1READ,
	PMIC_ASYNC_TEST_OUT_BCK,
	PMIC_RG_MTKAIF_RXIF_FIFO_INTEN,
	PMIC_AFE_RESERVED,
	PMIC_MTKAIF_RXIF_RD_EMPTY_STATUS,
	PMIC_MTKAIF_RXIF_WR_FULL_STATUS,
	PMIC_MTKAIF_RXIF_FIFO_STATUS,
	PMIC_MTKAIFTX_V3_SDATA_OUT1,
	PMIC_MTKAIFTX_V3_SDATA_OUT2,
	PMIC_MTKAIFTX_V3_SDATA_OUT3,
	PMIC_MTKAIFTX_V3_SYNC_OUT,
	PMIC_MTKAIF_RXIF_INVALID_CYCLE,
	PMIC_MTKAIF_RXIF_INVALID_FLAG,
	PMIC_MTKAIF_RXIF_SEARCH_FAIL_FLAG,
	PMIC_MTKAIFRX_V3_SDATA_IN1,
	PMIC_MTKAIFRX_V3_SDATA_IN2,
	PMIC_MTKAIFRX_V3_SDATA_IN3,
	PMIC_MTKAIFRX_V3_SYNC_IN,
	PMIC_MTKAIF_TXIF_IN_CH1,
	PMIC_MTKAIF_TXIF_IN_CH2,
	PMIC_ADDA6_MTKAIF_TXIF_IN_CH1,
	PMIC_ADDA6_MTKAIF_TXIF_IN_CH2,
	PMIC_MTKAIF_RXIF_OUT_CH1,
	PMIC_MTKAIF_RXIF_OUT_CH2,
	PMIC_MTKAIF_RXIF_OUT_CH3,
	PMIC_RG_MTKAIF_LOOPBACK_TEST1,
	PMIC_RG_MTKAIF_LOOPBACK_TEST2,
	PMIC_RG_MTKAIF_PMIC_TXIF_8TO5,
	PMIC_RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5,
	PMIC_RG_MTKAIF_TXIF_PROTOCOL2,
	PMIC_RG_MTKAIF_BYPASS_SRC_TEST,
	PMIC_RG_MTKAIF_BYPASS_SRC_ ODE,
	PMIC_RG_MTKAIF_RXIF_PROTOCOL2,
	PMIC_RG_ADDA6_MTKAIF_TXIF_PROTOCOL2,
	PMIC_RG_MTKAIF_RXIF_CLKINV,
	PMIC_RG_MTKAIF_RXIF_DATA_ ODE,
	PMIC_RG_MTKAIF_RXIF_DETECT_ON,
	PMIC_RG_MTKAIF_RXIF_FIFO_RSP,
	PMIC_RG_MTKAIF_RXIF_DATA_BIT,
	PMIC_RG_MTKAIF_RXIF_VOICE_ ODE,
	PMIC_RG_MTKAIF_RXIF_VOICE_ ODE_PROTOCOL2,
	PMIC_RG_MTKAIF_RXIF_SYNC_CHECK_ROUND,
	PMIC_RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND,
	PMIC_RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE,
	PMIC_RG_MTKAIF_RXIF_SYNC_CNT_TABLE,
	PMIC_RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL,
	PMIC_RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE,
	PMIC_RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE,
	PMIC_RG_MTKAIF_RXIF_P2_INPUT_SEL,
	PMIC_RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2,
	PMIC_RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2,
	PMIC_RG_MTKAIF_RXIF_LOOPBACK_USE_NLE,
	PMIC_RG_MTKAIF_RX_SYNC_WORD1,
	PMIC_RG_MTKAIF_RX_SYNC_WORD2,
	PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD1,
	PMIC_RG_ADDA_MTKAIF_TX_SYNC_WORD2,
	PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD1,
	PMIC_RG_ADDA6_MTKAIF_TX_SYNC_WORD2,
	PMIC_R_AUD_SDM_MUTE_R_2ND,
	PMIC_R_AUD_SDM_MUTE_L_2ND,
	PMIC_R_AUD_SDM_MUTE_R,
	PMIC_R_AUD_SDM_MUTE_L,
	PMIC_C_MUTE_SW_CTL,
	PMIC_C_DAC_EN_CTL,
	PMIC_C_AMP_DIV_CH1_CTL,
	PMIC_C_FREQ_DIV_CH1_CTL,
	PMIC_C_SGEN_RCH_INV_8BIT,
	PMIC_C_SGEN_RCH_INV_5BIT,
	PMIC_RG_AMIC_UL_ADC_CLK_SEL,
	PMIC_RG_UL_ASYNC_FIFO_SOFT_RST,
	PMIC_RG_UL_ASYNC_FIFO_SOFT_RST_EN,
	PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST,
	PMIC_RG_UL2_ASYNC_FIFO_SOFT_RST_EN,
	PMIC_DCCLK_GEN_ON,
	PMIC_DCCLK_PDN,
	PMIC_DCCLK_REF_CK_SEL,
	PMIC_DCCLK_INV,
	PMIC_DCCLK_DIV,
	PMIC_DCCLK_PHASE_SEL,
	PMIC_DCCLK_RESYNC_BYPASS,
	PMIC_RESYNC_SRC_CK_INV,
	PMIC_RESYNC_SRC_SEL,
	PMIC_RG_AUD_PAD_TOP_PHASE_ ODE,
	PMIC_RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK,
	PMIC_RG_AUD_PAD_TOP_PHASE_ ODE2,
	PMIC_RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK,
	PMIC_RG_AUD_PAD_TOP_PHASE_ ODE3,
	PMIC_RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK,
	PMIC_RG_AUD_PAD_TOP_TX_FIFO_ON,
	PMIC_RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2,
	PMIC_RG_AUD_PAD_TOP_TX_FIFO_RSP,
	PMIC_ADDA_AUD_PAD_TOP_MON,
	PMIC_ADDA_AUD_PAD_TOP_MON1,
	PMIC_ADDA_AUD_PAD_TOP_MON2,
	PMIC_NLE_LCH_ON,
	PMIC_NLE_LCH_CH_SEL,
	PMIC_NLE_LCH_HPGAIN_SEL,
	PMIC_NLE_RCH_ON,
	PMIC_NLE_RCH_CH_SEL,
	PMIC_NLE_RCH_HPGAIN_SEL,
	PMIC_NLE_MONITOR,
	PMIC_CK_CG_EN_MON,
	PMIC_RG_DMIC_ADC3_SOURCE_SEL,
	PMIC_RG_DMIC_ADC2_SOURCE_SEL,
	PMIC_RG_DMIC_ADC1_SOURCE_SEL,
	PMIC_RG_AMIC_ADC3_SOURCE_SEL,
	PMIC_RG_AMIC_ADC2_SOURCE_SEL,
	PMIC_RG_AMIC_ADC1_SOURCE_SEL,
	PMIC_RG_CHOP_DIV_EN,
	PMIC_RG_CHOP_DIV_SEL,
	PMIC_RG_ADDA_CH1_SEL,
	PMIC_RG_ADDA_CH2_SEL,
	PMIC_RG_ADDA_EN_SEL,
	PMIC_RG_ADDA6_CH1_SEL,
	PMIC_RG_ADDA6_CH2_SEL,
	PMIC_RG_ADDA6_EN_SEL,
	PMIC_AUDIO_DIG_2ND_ANA_ID,
	PMIC_AUDIO_DIG_2ND_DIG_ID,
	PMIC_AUDIO_DIG_2ND_ANA_MINORFREV,
	PMIC_AUDIO_DIG_2ND_ANA_MAJORFREV,
	PMIC_AUDIO_DIG_2ND_DIG_MINORFREV,
	PMIC_AUDIO_DIG_2ND_DIG_MAJORFREV,
	PMIC_AUDIO_DIG_2ND_DSNFCBS,
	PMIC_AUDIO_DIG_2ND_DSNFBIX,
	PMIC_AUDIO_DIG_2_ESP,
	PMIC_AUDIO_DIG_2ND_DSNFFPI,
	PMIC_RG_UP8X_SYNC_WORD,
	PMIC_RG_VOW_INTR_ ODE_SEL,
	PMIC_VOW_INTR_SW_VAL,
	PMIC_VOW_INTR_SW_ ODE,
	PMIC_VOW_LOOP_BACK_ ODE,
	PMIC_VOW_SDM_3_LEVEL,
	PMIC_VOW_CIC_ ODE_SEL,
	PMIC_MAIN_DMIC_CK_VOW_SEL,
	PMIC_VOW_DMIC_CK_SEL,
	PMIC_PDN_VOW,
	PMIC_VOW_ON_CH1,
	PMIC_SAMPLE_BASE_ ODE_CH1,
	PMIC_S_N_VALUE_RST_CH1,
	PMIC_VOW_INTR_CLR_CH1,
	PMIC_VOW_INTR_SOURCE_SEL_CH1,
	PMIC_VOW_ADC_CLK_INV_CH1,
	PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH1,
	PMIC_VOW_CK_PDN_CH1,
	PMIC_VOW_ADC_CK_PDN_CH1,
	PMIC_VOW_CK_DIV_RST_CH1,
	PMIC_VOW_DIGMIC_ON_CH1,
	PMIC_VOW_DMIC0_CK_PDN,
	PMIC_VOW_ON_CH2,
	PMIC_SAMPLE_BASE_ ODE_CH2,
	PMIC_S_N_VALUE_RST_CH2,
	PMIC_VOW_INTR_CLR_CH2,
	PMIC_VOW_INTR_SOURCE_SEL_CH2,
	PMIC_VOW_ADC_CLK_INV_CH2,
	PMIC_VOW_DIGMIC_CK_PHASE_SEL_CH2,
	PMIC_VOW_CK_PDN_CH2,
	PMIC_VOW_ADC_CK_PDN_CH2,
	PMIC_VOW_CK_DIV_RST_CH2,
	PMIC_VOW_DIGMIC_ON_CH2,
	PMIC_VOW_DMIC1_CK_PDN,
	PMIC_VOW_P2_SNRDET_AUTO_PDN,
	PMIC_VOW_TXIF_SCK_DIV,
	PMIC_VOW_TXIF_MONO,
	PMIC_VOW_ADC_TESTCK_SEL,
	PMIC_VOW_ADC_TESTCK_SRC_SEL,
	PMIC_VOW_TXIF_SCK_INV,
	PMIC_RG_VOW_AMIC_ADC2_SOURCE_SEL,
	PMIC_RG_VOW_AMIC_ADC1_SOURCE_SEL,
	PMIC_VOW_INTR_FLAG_CH2,
	PMIC_VOW_INTR_FLAG_CH1,
	PMIC_VOW_INTR,
	PMIC_BUCK_DVFS_DONE,
	PMIC_AMPREF_CH1,
	PMIC_AMPREF_CH2,
	PMIC_TIMERINI_CH1,
	PMIC_TIMERINI_CH2,
	PMIC_A_INI_CH1,
	PMIC_B_INI_CH1,
	PMIC_A_DEFAULT_CH1,
	PMIC_B_DEFAULT_CH1,
	PMIC_VOW_IRQ_LATCH_SNR_EN_CH1,
	PMIC_A_INI_CH2,
	PMIC_B_INI_CH2,
	PMIC_A_DEFAULT_CH2,
	PMIC_B_DEFAULT_CH2,
	PMIC_VOW_IRQ_LATCH_SNR_EN_CH2,
	PMIC_K_ALPHA_FALL_CH1,
	PMIC_K_ALPHA_RISE_CH1,
	PMIC_K_BETA_FALL_CH1,
	PMIC_K_BETA_RISE_CH1,
	PMIC_K_ALPHA_FALL_CH2,
	PMIC_K_ALPHA_RISE_CH2,
	PMIC_K_BETA_FALL_CH2,
	PMIC_K_BETA_RISE_CH2,
	PMIC_N_MIN_CH1,
	PMIC_N_MIN_CH2,
	PMIC_VOW_SN_INI_CFG_VAL_CH1,
	PMIC_VOW_SN_INI_CFG_EN_CH1,
	PMIC_VOW_SN_INI_CFG_VAL_CH2,
	PMIC_VOW_SN_INI_CFG_EN_CH2,
	PMIC_K_GAMMA_CH2,
	PMIC_K_GAMMA_CH1,
	PMIC_VOW_DOWNCNT_CH1,
	PMIC_VOW_DOWNCNT_CH2,
	PMIC_SECOND_CNT_START_CH1,
	PMIC_VOW_A_CH1,
	PMIC_VOW_B_CH1,
	PMIC_SLT_COUNTER_ ON_CH1,
	PMIC_K_TMP_ ON_CH1,
	PMIC_SECOND_CNT_START_CH2,
	PMIC_VOW_A_CH2,
	PMIC_VOW_B_CH2,
	PMIC_SLT_COUNTER_ ON_CH2,
	PMIC_K_TMP_ ON_CH2,
	PMIC_VOW_S_L_CH1,
	PMIC_VOW_S_L_CH2,
	PMIC_VOW_S_H_CH1,
	PMIC_VOW_S_H_CH2,
	PMIC_VOW_N_L_CH1,
	PMIC_VOW_N_L_CH2,
	PMIC_VOW_N_H_CH1,
	PMIC_VOW_N_H_CH2,
	PMIC_VOW_TGEN_FREQ_DIV_CH1,
	PMIC_VOW_TGEN_MUTE_SW_CH1,
	PMIC_VOW_TGEN_EN_CH1,
	PMIC_VOW_TGEN_FREQ_DIV_CH2,
	PMIC_VOW_TGEN_MUTE_SW_CH2,
	PMIC_VOW_TGEN_EN_CH2,
	PMIC_RG_HPF_ON_CH1,
	PMIC_RG_SNRDET_HPF_BYPASS_CH1,
	PMIC_RG_MTKAIF_HPF_BYPASS_CH1,
	PMIC_RG_BASELINE_ALPHA_ORDER_CH1,
	PMIC_VOW_HPF_DC_TEST_CH1,
	PMIC_RG_HPF_ON_CH2,
	PMIC_RG_SNRDET_HPF_BYPASS_CH2,
	PMIC_RG_MTKAIF_HPF_BYPASS_CH2,
	PMIC_RG_BASELINE_ALPHA_ORDER_CH2,
	PMIC_VOW_HPF_DC_TEST_CH2,
	PMIC_AUDIO_DIG_3RD_ANA_ID,
	PMIC_AUDIO_DIG_3RD_DIG_ID,
	PMIC_AUDIO_DIG_3RD_ANA_MINORFREV,
	PMIC_AUDIO_DIG_3RD_ANA_MAJORFREV,
	PMIC_AUDIO_DIG_3RD_DIG_MINORFREV,
	PMIC_AUDIO_DIG_3RD_DIG_MAJORFREV,
	PMIC_AUDIO_DIG_3RD_DSNFCBS,
	PMIC_AUDIO_DIG_3RD_DSNFBIX,
	PMIC_AUDIO_DIG_3_ESP,
	PMIC_AUDIO_DIG_3RD_DSNFFPI,
	PMIC_RG_PERIODIC_CNT_PERIOD,
	PMIC_RG_PERIODIC_CNT_CLR,
	PMIC_RG_PERIODIC_EN,
	PMIC_RG_PERIODIC_CNT_SET_VALUE,
	PMIC_RG_PERIODIC_CNT_PAUSE,
	PMIC_RG_PERIODIC_CNT_SET,
	PMIC_AUDPREAMPLON_PERIODIC_ON_CYCLE,
	PMIC_AUDPREAMPLON_PERIODIC_INVERSE,
	PMIC_AUDPREAMPLON_PERIODIC_ ODE,
	PMIC_AUDPREAMPLDCPRECHARGE_PERIODIC_ON_CYCLE,
	PMIC_AUDPREAMPLDCPRECHARGE_PERIODIC_INVERSE,
	PMIC_AUDPREAMPLDCPRECHARGE_PERIODIC_ ODE,
	PMIC_AUDADCLPWRUP_PERIODIC_ON_CYCLE,
	PMIC_AUDADCLPWRUP_PERIODIC_INVERSE,
	PMIC_AUDADCLPWRUP_PERIODIC_ ODE,
	PMIC_AUDGLBVOWLPWEN_PERIODIC_ON_CYCLE,
	PMIC_AUDGLBVOWLPWEN_PERIODIC_INVERSE,
	PMIC_AUDGLBVOWLPWEN_PERIODIC_ ODE,
	PMIC_AUDDIGMICEN_PERIODIC_ON_CYCLE,
	PMIC_AUDDIGMICEN_PERIODIC_INVERSE,
	PMIC_AUDDIGMICEN_PERIODIC_ ODE,
	PMIC_AUDPWDBMICBIAS0_PERIODIC_ON_CYCLE,
	PMIC_AUDPWDBMICBIAS0_PERIODIC_INVERSE,
	PMIC_AUDPWDBMICBIAS0_PERIODIC_ ODE,
	PMIC_AUDPWDBMICBIAS1_PERIODIC_ON_CYCLE,
	PMIC_AUDPWDBMICBIAS1_PERIODIC_INVERSE,
	PMIC_AUDPWDBMICBIAS1_PERIODIC_ ODE,
	PMIC_XO_VOW_CK_EN_PERIODIC_ON_CYCLE,
	PMIC_XO_VOW_CK_EN_PERIODIC_INVERSE,
	PMIC_XO_VOW_CK_EN_PERIODIC_ ODE,
	PMIC_AUDGLB_PWRDN_PERIODIC_ON_CYCLE,
	PMIC_AUDGLB_PWRDN_PERIODIC_INVERSE,
	PMIC_AUDGLB_PWRDN_PERIODIC_ ODE,
	PMIC_VOW_ON_CH1_PERIODIC_ON_CYCLE,
	PMIC_VOW_ON_CH1_PERIODIC_INVERSE,
	PMIC_VOW_ON_CH1_PERIODIC_ ODE,
	PMIC_DMIC_ON_CH1_PERIODIC_ON_CYCLE,
	PMIC_DMIC_ON_CH1_PERIODIC_INVERSE,
	PMIC_DMIC_ON_CH1_PERIODIC_ ODE,
	PMIC_AUDPREAMPLON_PERIODIC_OFF_CYCLE,
	PMIC_PDN_VOW_F32K_CK,
	PMIC_AUDPREAMPLDCPRECHARGE_PERIODIC_OFF_CYCLE,
	PMIC_VOW_SNRDET_PERIODIC_CFG,
	PMIC_AUDADCLPWRUP_PERIODIC_OFF_CYCLE,
	PMIC_AUDGLBVOWLPWEN_PERIODIC_OFF_CYCLE,
	PMIC_AUDDIGMICEN_PERIODIC_OFF_CYCLE,
	PMIC_AUDPWDBMICBIAS0_PERIODIC_OFF_CYCLE,
	PMIC_AUDPWDBMICBIAS1_PERIODIC_OFF_CYCLE,
	PMIC_XO_VOW_CK_EN_PERIODIC_OFF_CYCLE,
	PMIC_CLKSQ_EN_VOW_PERIODIC_ ODE,
	PMIC_AUDGLB_PWRDN_PERIODIC_OFF_CYCLE,
	PMIC_VOW_ON_CH1_PERIODIC_OFF_CYCLE,
	PMIC_DMIC_ON_CH1_PERIODIC_OFF_CYCLE,
	PMIC_AUDPREAMPRON_PERIODIC_ON_CYCLE,
	PMIC_AUDPREAMPRON_PERIODIC_INVERSE,
	PMIC_AUDPREAMPRON_PERIODIC_ ODE,
	PMIC_AUDPREAMPRDCPRECHARGE_PERIODIC_ON_CYCLE,
	PMIC_AUDPREAMPRDCPRECHARGE_PERIODIC_INVERSE,
	PMIC_AUDPREAMPRDCPRECHARGE_PERIODIC_ ODE,
	PMIC_AUDADCRPWRUP_PERIODIC_ON_CYCLE,
	PMIC_AUDADCRPWRUP_PERIODIC_INVERSE,
	PMIC_AUDADCRPWRUP_PERIODIC_ ODE,
	PMIC_AUDGLBRVOWLPWEN_PERIODIC_ON_CYCLE,
	PMIC_AUDGLBRVOWLPWEN_PERIODIC_INVERSE,
	PMIC_AUDGLBRVOWLPWEN_PERIODIC_ ODE,
	PMIC_AUDDIGMIC1EN_PERIODIC_ON_CYCLE,
	PMIC_AUDDIGMIC1EN_PERIODIC_INVERSE,
	PMIC_AUDDIGMIC1EN_PERIODIC_ ODE,
	PMIC_AUDPWDBMICBIAS2_PERIODIC_ON_CYCLE,
	PMIC_AUDPWDBMICBIAS2_PERIODIC_INVERSE,
	PMIC_AUDPWDBMICBIAS2_PERIODIC_ ODE,
	PMIC_VOW_ON_CH2_PERIODIC_ON_CYCLE,
	PMIC_VOW_ON_CH2_PERIODIC_INVERSE,
	PMIC_VOW_ON_CH2_PERIODIC_ ODE,
	PMIC_DMIC_ON_CH2_PERIODIC_ON_CYCLE,
	PMIC_DMIC_ON_CH2_PERIODIC_INVERSE,
	PMIC_DMIC_ON_CH2_PERIODIC_ ODE,
	PMIC_AUDPREAMPRON_PERIODIC_OFF_CYCLE,
	PMIC_AUDPREAMPRDCPRECHARGE_PERIODIC_OFF_CYCLE,
	PMIC_AUDADCRPWRUP_PERIODIC_OFF_CYCLE,
	PMIC_AUDGLBRVOWLPWEN_PERIODIC_OFF_CYCLE,
	PMIC_AUDDIGMIC1EN_PERIODIC_OFF_CYCLE,
	PMIC_AUDPWDBMICBIAS2_PERIODIC_OFF_CYCLE,
	PMIC_VOW_ON_CH2_PERIODIC_OFF_CYCLE,
	PMIC_DMIC_ON_CH2_PERIODIC_OFF_CYCLE,
	PMIC_VOW_PERIODIC_ ON0,
	PMIC_VOW_PERIODIC_ ON1,
	PMIC_VOW_PERIODIC_COUNT_MON,
	PMIC_RG_NCP_ON,
	PMIC_RG_NCP_DITHER_FIXED_CK0_ACK2_2P,
	PMIC_RG_NCP_DITHER_FIXED_CK0_ACK1_2P,
	PMIC_RG_NCP_DITHER_EN,
	PMIC_RG_NCP_ADITH,
	PMIC_RG_NCP_CK1_VALID_CNT,
	PMIC_RG_Y_VAL_CFG,
	PMIC_RG_X_VAL_CFG,
	PMIC_RG_XY_VAL_CFG_EN,
	PMIC_RG_NCP_PDDIS_EN,
	PMIC_RG_NCP_NONCLK_SET,
	PMIC_AUDENC_ANA_ID,
	PMIC_AUDENC_DIG_ID,
	PMIC_AUDENC_ANA_MINORFREV,
	PMIC_AUDENC_ANA_MAJORFREV,
	PMIC_AUDENC_DIG_MINORFREV,
	PMIC_AUDENC_DIG_MAJORFREV,
	PMIC_AUDENC_DSNFCBS,
	PMIC_AUDENC_DSNFBIX,
	PMIC_AUDENC_DSNFESP,
	PMIC_AUDENC_DSNFFPI,
	PMIC_RG_AUDPREAMPLON,
	PMIC_RG_AUDPREAMPLDCCEN,
	PMIC_RG_AUDPREAMPLDCPRECHARGE,
	PMIC_RG_AUDPREAMPLPGATEST,
	PMIC_RG_AUDPREAMPLVSCALE,
	PMIC_RG_AUDPREAMPLINPUTSEL,
	PMIC_RG_AUDPREAMPLGAIN,
	PMIC_RG_BULKL_VCM_EN,
	PMIC_RG_AUDADCLPWRUP,
	PMIC_RG_AUDADCLINPUTSEL,
	PMIC_RG_AUDPREAMPRON,
	PMIC_RG_AUDPREAMPRDCCEN,
	PMIC_RG_AUDPREAMPRDCPRECHARGE,
	PMIC_RG_AUDPREAMPRPGATEST,
	PMIC_RG_AUDPREAMPRVSCALE,
	PMIC_RG_AUDPREAMPRINPUTSEL,
	PMIC_RG_AUDPREAMPRGAIN,
	PMIC_RG_BULKR_VCM_EN,
	PMIC_RG_AUDADCRPWRUP,
	PMIC_RG_AUDADCRINPUTSEL,
	PMIC_RG_AUDPREAMP3ON,
	PMIC_RG_AUDPREAMP3DCCEN,
	PMIC_RG_AUDPREAMP3DCPRECHARGE,
	PMIC_RG_AUDPREAMP3PGATEST,
	PMIC_RG_AUDPREAMP3VSCALE,
	PMIC_RG_AUDPREAMP3INPUTSEL,
	PMIC_RG_AUDPREAMP3GAIN,
	PMIC_RG_BULK3_VCM_EN,
	PMIC_RG_AUDADC3PWRUP,
	PMIC_RG_AUDADC3INPUTSEL,
	PMIC_RG_AUDULHALFBIAS,
	PMIC_RG_AUDGLBVOWLPWEN,
	PMIC_RG_AUDPREAMPLPEN,
	PMIC_RG_AUDADC1STSTAGELPEN,
	PMIC_RG_AUDADC2NDSTAGELPEN,
	PMIC_RG_AUDADCFLASHLPEN,
	PMIC_RG_AUDPREAMPIDDTEST,
	PMIC_RG_AUDADC1STSTAGEIDDTEST,
	PMIC_RG_AUDADC2NDSTAGEIDDTEST,
	PMIC_RG_AUDADCREFBUFIDDTEST,
	PMIC_RG_AUDADCFLASHIDDTEST,
	PMIC_RG_AUDRULHALFBIAS,
	PMIC_RG_AUDGLBRVOWLPWEN,
	PMIC_RG_AUDRPREAMPLPEN,
	PMIC_RG_AUDRADC1STSTAGELPEN,
	PMIC_RG_AUDRADC2NDSTAGELPEN,
	PMIC_RG_AUDRADCFLASHLPEN,
	PMIC_RG_AUDRPREAMPIDDTEST,
	PMIC_RG_AUDRADC1STSTAGEIDDTEST,
	PMIC_RG_AUDRADC2NDSTAGEIDDTEST,
	PMIC_RG_AUDRADCREFBUFIDDTEST,
	PMIC_RG_AUDRADCFLASHIDDTEST,
	PMIC_RG_AUDADCCLKRSTB,
	PMIC_RG_AUDADCCLKSEL,
	PMIC_RG_AUDADCCLKSOURCE,
	PMIC_RG_AUDADCCLKGEN ODE,
	PMIC_RG_AUDPREAMP_ACCFS,
	PMIC_RG_AUDPREAMPAAFEN,
	PMIC_RG_DCCVCMBUFLP ODSEL,
	PMIC_RG_DCCVCMBUFLPSWEN,
	PMIC_RG_AUDSPAREPGA,
	PMIC_RG_AUDADC1STSTAGESDENB,
	PMIC_RG_AUDADC2NDSTAGERESET,
	PMIC_RG_AUDADC3RDSTAGERESET,
	PMIC_RG_AUDADCFSRESET,
	PMIC_RG_AUDADCWIDECM,
	PMIC_RG_AUDADCNOPATEST,
	PMIC_RG_AUDADCBYPASS,
	PMIC_RG_AUDADCFFBYPASS,
	PMIC_RG_AUDADCDACFBCURRENT,
	PMIC_RG_AUDADCDACIDDTEST,
	PMIC_RG_AUDADCDACNRZ,
	PMIC_RG_AUDADCNODEM,
	PMIC_RG_AUDADCDACTEST,
	PMIC_RG_AUDADCDAC0P25FS,
	PMIC_RG_AUDADCRDAC0P25FS,
	PMIC_RG_AUDADCTESTDATA,
	PMIC_RG_AUDRCTUNEL,
	PMIC_RG_AUDRCTUNELSEL,
	PMIC_RG_AUDRCTUNER,
	PMIC_RG_AUDRCTUNERSEL,
	PMIC_RG_AUD3CTUNEL,
	PMIC_RG_AUD3CTUNELSEL,
	PMIC_RGS_AUDRCTUNE3READ,
	PMIC_RG_AUD3SPARE,
	PMIC_RGS_AUDRCTUNELREAD,
	PMIC_RGS_AUDRCTUNERREAD,
	PMIC_RG_AUDSPAREVA30,
	PMIC_RG_AUDSPAREVA18,
	PMIC_RG_AUDPGA_DECAP,
	PMIC_RG_AUDPGA_CAPRA,
	PMIC_RG_AUDPGA_ACCCMP,
	PMIC_RG_AUDENC_SPARE2,
	PMIC_RG_AUDDIGMICEN,
	PMIC_RG_AUDDIGMICBIAS,
	PMIC_RG_DMICHPCLKEN,
	PMIC_RG_AUDDIGMICPDUTY,
	PMIC_RG_AUDDIGMICNDUTY,
	PMIC_RG_DMICMONEN,
	PMIC_RG_DMICMONSEL,
	PMIC_RG_AUDDIGMIC1EN,
	PMIC_RG_AUDDIGMICBIAS1,
	PMIC_RG_DMIC1HPCLKEN,
	PMIC_RG_AUDDIGMIC1PDUTY,
	PMIC_RG_AUDDIGMIC1NDUTY,
	PMIC_RG_DMIC1MONEN,
	PMIC_RG_DMIC1MONSEL,
	PMIC_RG_AUDSPAREVMIC,
	PMIC_RG_AUDPWDBMICBIAS0,
	PMIC_RG_AUDMICBIAS0BYPASSEN,
	PMIC_RG_AUDMICBIAS0LOWPEN,
	PMIC_RG_AUDPWDBMICBIAS3,
	PMIC_RG_AUDMICBIAS0VREF,
	PMIC_RG_AUDMICBIAS0DCSW0P1EN,
	PMIC_RG_AUDMICBIAS0DCSW0P2EN,
	PMIC_RG_AUDMICBIAS0DCSW0NEN,
	PMIC_RG_AUDMICBIAS0DCSW2P1EN,
	PMIC_RG_AUDMICBIAS0DCSW2P2EN,
	PMIC_RG_AUDMICBIAS0DCSW2NEN,
	PMIC_RG_AUDPWDBMICBIAS1,
	PMIC_RG_AUDMICBIAS1BYPASSEN,
	PMIC_RG_AUDMICBIAS1LOWPEN,
	PMIC_RG_AUDMICBIAS1VREF,
	PMIC_RG_AUDMICBIAS1DCSW1PEN,
	PMIC_RG_AUDMICBIAS1DCSW1NEN,
	PMIC_RG_BANDGAPGEN,
	PMIC_RG_AUDMICBIAS1HVEN,
	PMIC_RG_AUDMICBIAS1HVVREF,
	PMIC_RG_AUDPWDBMICBIAS2,
	PMIC_RG_AUDMICBIAS2BYPASSEN,
	PMIC_RG_AUDMICBIAS2LOWPEN,
	PMIC_RG_AUDMICBIAS2VREF,
	PMIC_RG_AUDMICBIAS2DCSW3P1EN,
	PMIC_RG_AUDMICBIAS2DCSW3P2EN,
	PMIC_RG_AUDMICBIAS2DCSW3NEN,
	PMIC_RG_AUDMICBIASSPARE,
	PMIC_RG_AUDACCDETMICBIAS0PULLLOW,
	PMIC_RG_AUDACCDETMICBIAS1PULLLOW,
	PMIC_RG_AUDACCDETMICBIAS2PULLLOW,
	PMIC_RG_AUDACCDETVIN1PULLLOW,
	PMIC_RG_AUDACCDETVTHACAL,
	PMIC_RG_AUDACCDETVTHBCAL,
	PMIC_RG_AUDACCDETTVDET,
	PMIC_RG_ACCDETSEL,
	PMIC_RG_SWBUF ODSEL,
	PMIC_RG_SWBUFSWEN,
	PMIC_RG_EINT0NOHYS,
	PMIC_RG_EINT0CONFIGACCDET,
	PMIC_RG_EINT0HIRENB,
	PMIC_RG_ACCDET2AUXRESBYPASS,
	PMIC_RG_ACCDET2AUXSWEN,
	PMIC_RG_AUDACCDETMICBIAS3PULLLOW,
	PMIC_RG_EINT1CONFIGACCDET,
	PMIC_RG_EINT1HIRENB,
	PMIC_RG_EINT1NOHYS,
	PMIC_RG_EINTCOMPVTH,
	PMIC_RG_MTEST_EN,
	PMIC_RG_MTEST_SEL,
	PMIC_RG_MTEST_CURRENT,
	PMIC_RG_ANALOGFDEN,
	PMIC_RG_FDVIN1PPULLLOW,
	PMIC_RG_FDEINT0TYPE,
	PMIC_RG_FDEINT1TYPE,
	PMIC_RG_EINT0CMPEN,
	PMIC_RG_EINT0CMPMEN,
	PMIC_RG_EINT0EN,
	PMIC_RG_EINT0CEN,
	PMIC_RG_EINT0INVEN,
	PMIC_RG_EINT0CTURBO,
	PMIC_RG_EINT1CMPEN,
	PMIC_RG_EINT1CMPMEN,
	PMIC_RG_EINT1EN,
	PMIC_RG_EINT1CEN,
	PMIC_RG_EINT1INVEN,
	PMIC_RG_EINT1CTURBO,
	PMIC_RG_ACCDETSPARE,
	PMIC_RG_AUDENCSPAREVA30,
	PMIC_RG_AUDENCSPAREVA18,
	PMIC_RG_CLKSQ_EN,
	PMIC_RG_CLKSQ_IN_SEL_TEST,
	PMIC_RG_CM_REFGENSEL,
	PMIC_RG_AUDIO_VOW_EN,
	PMIC_RG_CLKSQ_EN_VOW,
	PMIC_RG_CLKAND_EN_VOW,
	PMIC_RG_VOWCLK_SEL_EN_VOW,
	PMIC_RG_SPARE_VOW,
	PMIC_AUDDEC_ANA_ID,
	PMIC_AUDDEC_DIG_ID,
	PMIC_AUDDEC_ANA_MINORFREV,
	PMIC_AUDDEC_ANA_MAJORFREV,
	PMIC_AUDDEC_DIG_MINORFREV,
	PMIC_AUDDEC_DIG_MAJORFREV,
	PMIC_AUDDEC_DSNFCBS,
	PMIC_AUDDEC_DSNFBIX,
	PMIC_AUDDEC_DSNFESP,
	PMIC_AUDDEC_DSNFFPI,
	PMIC_RG_AUDDACLPWRUP_VAUDP32,
	PMIC_RG_AUDDACRPWRUP_VAUDP32,
	PMIC_RG_AUD_DAC_PWR_UP_VA32,
	PMIC_RG_AUD_DAC_PWL_UP_VA32,
	PMIC_RG_AUDHPLPWRUP_VAUDP32,
	PMIC_RG_AUDHPRPWRUP_VAUDP32,
	PMIC_RG_AUDHPLPWRUP_IBIAS_VAUDP32,
	PMIC_RG_AUDHPRPWRUP_IBIAS_VAUDP32,
	PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32,
	PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32,
	PMIC_RG_AUDHPLSCDISABLE_VAUDP32,
	PMIC_RG_AUDHPRSCDISABLE_VAUDP32,
	PMIC_RG_AUDHPLBSCCURRENT_VAUDP32,
	PMIC_RG_AUDHPRBSCCURRENT_VAUDP32,
	PMIC_RG_AUDHPLOUTPWRUP_VAUDP32,
	PMIC_RG_AUDHPROUTPWRUP_VAUDP32,
	PMIC_RG_AUDHPLOUTAUXPWRUP_VAUDP32,
	PMIC_RG_AUDHPROUTAUXPWRUP_VAUDP32,
	PMIC_RG_HPLAUXFBRSW_EN_VAUDP32,
	PMIC_RG_HPRAUXFBRSW_EN_VAUDP32,
	PMIC_RG_HPLSHORT2HPLAUX_EN_VAUDP32,
	PMIC_RG_HPRSHORT2HPRAUX_EN_VAUDP32,
	PMIC_RG_HPLOUTSTGCTRL_VAUDP32,
	PMIC_RG_HPROUTSTGCTRL_VAUDP32,
	PMIC_RG_HPLOUTPUTSTBENH_VAUDP32,
	PMIC_RG_HPROUTPUTSTBENH_VAUDP32,
	PMIC_RG_AUDHPSTARTUP_VAUDP32,
	PMIC_RG_AUDREFN_DERES_EN_VAUDP32,
	PMIC_RG_HPINPUTSTBENH_VAUDP32,
	PMIC_RG_HPINPUTRESET0_VAUDP32,
	PMIC_RG_HPOUTPUTRESET0_VAUDP32,
	PMIC_RG_HPPSHORT2VCM_VAUDP32,
	PMIC_RG_AUDHPTRIM_EN_VAUDP32,
	PMIC_RG_AUDHPLTRIM_VAUDP32,
	PMIC_RG_AUDHPLFINETRIM_VAUDP32,
	PMIC_RG_AUDHPRTRIM_VAUDP32,
	PMIC_RG_AUDHPRFINETRIM_VAUDP32,
	PMIC_RG_AUDHPDIFFINPBIASADJ_VAUDP32,
	PMIC_RG_AUDHPLFCOMPRESSEL_VAUDP32,
	PMIC_RG_AUDHPHFCOMPRESSEL_VAUDP32,
	PMIC_RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32,
	PMIC_RG_AUDHPCOMP_EN_VAUDP32,
	PMIC_RG_AUDHPDECMGAINADJ_VAUDP32,
	PMIC_RG_AUDHPDEDMGAINADJ_VAUDP32,
	PMIC_RG_AUDHSPWRUP_VAUDP32,
	PMIC_RG_AUDHSPWRUP_IBIAS_VAUDP32,
	PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32,
	PMIC_RG_AUDHSSCDISABLE_VAUDP32,
	PMIC_RG_AUDHSBSCCURRENT_VAUDP32,
	PMIC_RG_AUDHSSTARTUP_VAUDP32,
	PMIC_RG_HSOUTPUTSTBENH_VAUDP32,
	PMIC_RG_HSINPUTSTBENH_VAUDP32,
	PMIC_RG_HSINPUTRESET0_VAUDP32,
	PMIC_RG_HSOUTPUTRESET0_VAUDP32,
	PMIC_RG_HSOUT_SHORTVCM_VAUDP32,
	PMIC_RG_AUDLOLPWRUP_VAUDP32,
	PMIC_RG_AUDLOLPWRUP_IBIAS_VAUDP32,
	PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32,
	PMIC_RG_AUDLOLSCDISABLE_VAUDP32,
	PMIC_RG_AUDLOLBSCCURRENT_VAUDP32,
	PMIC_RG_AUDLOSTARTUP_VAUDP32,
	PMIC_RG_LOINPUTSTBENH_VAUDP32,
	PMIC_RG_LOOUTPUTSTBENH_VAUDP32,
	PMIC_RG_LOINPUTRESET0_VAUDP32,
	PMIC_RG_LOOUTPUTRESET0_VAUDP32,
	PMIC_RG_LOOUT_SHORTVCM_VAUDP32,
	PMIC_RG_AUDDACTPWRUP_VAUDP32,
	PMIC_RG_AUD_DAC_PWT_UP_VA32,
	PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32,
	PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32,
	PMIC_RG_AUDTRIMBUF_EN_VAUDP32,
	PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32,
	PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32,
	PMIC_RG_AUDHPSPKDET_EN_VAUDP32,
	PMIC_RG_ABIDEC_RSVD0_VA32,
	PMIC_RG_ABIDEC_RSVD0_VAUDP32,
	PMIC_RG_ABIDEC_RSVD1_VAUDP32,
	PMIC_RG_ABIDEC_RSVD2_VAUDP32,
	PMIC_RG_AUDZCDMUXSEL_VAUDP32,
	PMIC_RG_AUDZCDCLKSEL_VAUDP32,
	PMIC_RG_AUDBIASADJ_0_VAUDP32,
	PMIC_RG_AUDBIASADJ_1_VAUDP32,
	PMIC_RG_AUDIBIASPWRDN_VAUDP32,
	PMIC_RG_RSTB_DECODER_VA32,
	PMIC_RG_SEL_DECODER_96K_VA32,
	PMIC_RG_SEL_DELAY_VCORE,
	PMIC_RG_AUDGLB_PWRDN_VA32,
	PMIC_RG_AUDGLB_LP_VOW_EN_VA32,
	PMIC_RG_AUDGLB_LP2_VOW_EN_VA32,
	PMIC_RG_LCLDO_DEC_EN_VA32,
	PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18,
	PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18,
	PMIC_RG_NVREG_EN_VAUDP32,
	PMIC_RG_NVREG_PULL0V_VAUDP32,
	PMIC_RG_AUDPMU_RSVD_VA18,
	PMIC_AUDZCD_ANA_ID,
	PMIC_AUDZCD_DIG_ID,
	PMIC_AUDZCD_ANA_MINORFREV,
	PMIC_AUDZCD_ANA_MAJORFREV,
	PMIC_AUDZCD_DIG_MINORFREV,
	PMIC_AUDZCD_DIG_MAJORFREV,
	PMIC_AUDZCD_DSNFCBS,
	PMIC_AUDZCD_DSNFBIX,
	PMIC_AUDZCD_DSNFESP,
	PMIC_AUDZCD_DSNFFPI,
	PMIC_RG_AUDZCDENABLE,
	PMIC_RG_AUDZCDGAINSTEPTIME,
	PMIC_RG_AUDZCDGAINSTEPSIZE,
	PMIC_RG_AUDZCDTIMEOUT ODESEL,
	PMIC_RG_AUDLOLGAIN,
	PMIC_RG_AUDLORGAIN,
	PMIC_RG_AUDHPLGAIN,
	PMIC_RG_AUDHPRGAIN,
	PMIC_RG_AUDHSGAIN,
	PMIC_RG_AUDIVLGAIN,
	PMIC_RG_AUDIVRGAIN,
	PMIC_RG_AUDINTGAIN1,
	PMIC_RG_AUDINTGAIN2,
	PMIC_ACCDET_ANA_ID,
	PMIC_ACCDET_DIG_ID,
	PMIC_ACCDET_ANA_MINORFREV,
	PMIC_ACCDET_ANA_MAJORFREV,
	PMIC_ACCDET_DIG_MINORFREV,
	PMIC_ACCDET_DIG_MAJORFREV,
	PMIC_ACCDET_DSNFCBS,
	PMIC_ACCDET_DSNFBIX,
	PMIC_ACCDET_ESP,
	PMIC_ACCDET_DSNFFPI,
	PMIC_ACCDET_AUXADC_SEL,
	PMIC_ACCDET_AUXADC_SW,
	PMIC_ACCDET_TEST_AUXADC,
	PMIC_ACCDET_AUXADC_ANASWCTRL_SEL,
	PMIC_AUDACCDETAUXADCSWCTRL_SEL,
	PMIC_AUDACCDETAUXADCSWCTRL_SW,
	PMIC_ACCDET_TEST_ANA,
	PMIC_RG_AUDACCDETRSV,
	PMIC_ACCDET_SW_EN,
	PMIC_ACCDET_SEQ_INIT,
	PMIC_ACCDET_EINT0_SW_EN,
	PMIC_ACCDET_EINT0_SEQ_INIT,
	PMIC_ACCDET_EINT1_SW_EN,
	PMIC_ACCDET_EINT1_SEQ_INIT,
	PMIC_ACCDET_EINT0_INVERTER_SW_EN,
	PMIC_ACCDET_EINT0_INVERTER_SEQ_INIT,
	PMIC_ACCDET_EINT1_INVERTER_SW_EN,
	PMIC_ACCDET_EINT1_INVERTER_SEQ_INIT,
	PMIC_ACCDET_EINT0_M_SW_EN,
	PMIC_ACCDET_EINT1_M_SW_EN,
	PMIC_ACCDET_EINT_M_DETECT_EN,
	PMIC_ACCDET_CMP_PWM_EN,
	PMIC_ACCDET_VTH_PWM_EN,
	PMIC_ACCDET_MBIAS_PWM_EN,
	PMIC_ACCDET_EINT_EN_PWM_EN,
	PMIC_ACCDET_EINT_CMPEN_PWM_EN,
	PMIC_ACCDET_EINT_CMPMEN_PWM_EN,
	PMIC_ACCDET_EINT_CTURBO_PWM_EN,
	PMIC_ACCDET_CMP_PWM_IDLE,
	PMIC_ACCDET_VTH_PWM_IDLE,
	PMIC_ACCDET_MBIAS_PWM_IDLE,
	PMIC_ACCDET_EINT0_CMPEN_PWM_IDLE,
	PMIC_ACCDET_EINT1_CMPEN_PWM_IDLE,
	PMIC_ACCDET_PWM_EN_SW,
	PMIC_ACCDET_PWM_EN_SEL,
	PMIC_ACCDET_PWM_WIDTH,
	PMIC_ACCDET_PWM_THRESH,
	PMIC_ACCDET_RISE_DELAY,
	PMIC_ACCDET_FALL_DELAY,
	PMIC_ACCDET_EINT_CMPMEN_PWM_THRESH,
	PMIC_ACCDET_EINT_CMPMEN_PWM_WIDTH,
	PMIC_ACCDET_EINT_EN_PWM_THRESH,
	PMIC_ACCDET_EINT_EN_PWM_WIDTH,
	PMIC_ACCDET_EINT_CMPEN_PWM_THRESH,
	PMIC_ACCDET_EINT_CMPEN_PWM_WIDTH,
	PMIC_ACCDET_DEBOUNCE0,
	PMIC_ACCDET_DEBOUNCE1,
	PMIC_ACCDET_DEBOUNCE2,
	PMIC_ACCDET_DEBOUNCE3,
	PMIC_ACCDET_CONNECT_AUXADC_TIME_DIG,
	PMIC_ACCDET_CONNECT_AUXADC_TIME_ANA,
	PMIC_ACCDET_EINT_DEBOUNCE0,
	PMIC_ACCDET_EINT_DEBOUNCE1,
	PMIC_ACCDET_EINT_DEBOUNCE2,
	PMIC_ACCDET_EINT_DEBOUNCE3,
	PMIC_ACCDET_EINT_INVERTER_DEBOUNCE,
	PMIC_ACCDET_IVAL_CUR_IN,
	PMIC_ACCDET_IVAL_SAM_IN,
	PMIC_ACCDET_IVAL_MEM_IN,
	PMIC_ACCDET_EINT_IVAL_CUR_IN,
	PMIC_ACCDET_EINT_IVAL_SAM_IN,
	PMIC_ACCDET_EINT_IVAL_MEM_IN,
	PMIC_ACCDET_IVAL_SEL,
	PMIC_ACCDET_EINT_IVAL_SEL,
	PMIC_ACCDET_EINT_INVERTER_IVAL_CUR_IN,
	PMIC_ACCDET_EINT_INVERTER_IVAL_SAM_IN,
	PMIC_ACCDET_EINT_INVERTER_IVAL_MEM_IN,
	PMIC_ACCDET_EINT_INVERTER_IVAL_SEL,
	PMIC_ACCDET_IRQ,
	PMIC_ACCDET_EINT0_IRQ,
	PMIC_ACCDET_EINT1_IRQ,
	PMIC_ACCDET_EINT_IN_INVERSE,
	PMIC_ACCDET_IRQ_CLR,
	PMIC_ACCDET_EINT0_IRQ_CLR,
	PMIC_ACCDET_EINT1_IRQ_CLR,
	PMIC_ACCDET_EINT_M_PLUG_IN_NUM,
	PMIC_ACCDET_DA_STABLE,
	PMIC_ACCDET_EINT0_EN_STABLE,
	PMIC_ACCDET_EINT0_CMPEN_STABLE,
	PMIC_ACCDET_EINT0_CMPMEN_STABLE,
	PMIC_ACCDET_EINT0_CTURBO_STABLE,
	PMIC_ACCDET_EINT0_CEN_STABLE,
	PMIC_ACCDET_EINT1_EN_STABLE,
	PMIC_ACCDET_EINT1_CMPEN_STABLE,
	PMIC_ACCDET_EINT1_CMPMEN_STABLE,
	PMIC_ACCDET_EINT1_CTURBO_STABLE,
	PMIC_ACCDET_EINT1_CEN_STABLE,
	PMIC_ACCDET_HW ODE_EN,
	PMIC_ACCDET_HW ODE_SEL,
	PMIC_ACCDET_PLUG_OUT_DETECT,
	PMIC_ACCDET_EINT0_REVERSE,
	PMIC_ACCDET_EINT1_REVERSE,
	PMIC_ACCDET_EINT_HW ODE_EN,
	PMIC_ACCDET_EINT_PLUG_OUT_BYPASS_DEB,
	PMIC_ACCDET_EINT_M_PLUG_IN_EN,
	PMIC_ACCDET_EINT_M_HW ODE_EN,
	PMIC_ACCDET_TEST_CMPEN,
	PMIC_ACCDET_TEST_VTHEN,
	PMIC_ACCDET_TEST_MBIASEN,
	PMIC_ACCDET_EINT_TEST_EN,
	PMIC_ACCDET_EINT_TEST_INVEN,
	PMIC_ACCDET_EINT_TEST_CMPEN,
	PMIC_ACCDET_EINT_TEST_CMPMEN,
	PMIC_ACCDET_EINT_TEST_CTURBO,
	PMIC_ACCDET_EINT_TEST_CEN,
	PMIC_ACCDET_TEST_B,
	PMIC_ACCDET_TEST_A,
	PMIC_ACCDET_EINT_TEST_CMPOUT,
	PMIC_ACCDET_EINT_TEST_CMPMOUT,
	PMIC_ACCDET_EINT_TEST_INVOUT,
	PMIC_ACCDET_CMPEN_SEL,
	PMIC_ACCDET_VTHEN_SEL,
	PMIC_ACCDET_MBIASEN_SEL,
	PMIC_ACCDET_EINT_EN_SEL,
	PMIC_ACCDET_EINT_INVEN_SEL,
	PMIC_ACCDET_EINT_CMPEN_SEL,
	PMIC_ACCDET_EINT_CMPMEN_SEL,
	PMIC_ACCDET_EINT_CTURBO_SEL,
	PMIC_ACCDET_B_SEL,
	PMIC_ACCDET_A_SEL,
	PMIC_ACCDET_EINT_CMPOUT_SEL,
	PMIC_ACCDET_EINT_CMPMOUT_SEL,
	PMIC_ACCDET_EINT_INVOUT_SEL,
	PMIC_ACCDET_CMPEN_SW,
	PMIC_ACCDET_VTHEN_SW,
	PMIC_ACCDET_MBIASEN_SW,
	PMIC_ACCDET_EINT0_EN_SW,
	PMIC_ACCDET_EINT0_INVEN_SW,
	PMIC_ACCDET_EINT0_CMPEN_SW,
	PMIC_ACCDET_EINT0_CMPMEN_SW,
	PMIC_ACCDET_EINT0_CTURBO_SW,
	PMIC_ACCDET_EINT1_EN_SW,
	PMIC_ACCDET_EINT1_INVEN_SW,
	PMIC_ACCDET_EINT1_CMPEN_SW,
	PMIC_ACCDET_EINT1_CMPMEN_SW,
	PMIC_ACCDET_EINT1_CTURBO_SW,
	PMIC_ACCDET_B_SW,
	PMIC_ACCDET_A_SW,
	PMIC_ACCDET_EINT0_CMPOUT_SW,
	PMIC_ACCDET_EINT0_CMPMOUT_SW,
	PMIC_ACCDET_EINT0_INVOUT_SW,
	PMIC_ACCDET_EINT1_CMPOUT_SW,
	PMIC_ACCDET_EINT1_CMPMOUT_SW,
	PMIC_ACCDET_EINT1_INVOUT_SW,
	PMIC_AD_AUDACCDETCMPOB,
	PMIC_AD_AUDACCDETCMPOA,
	PMIC_ACCDET_CUR_IN,
	PMIC_ACCDET_SAM_IN,
	PMIC_ACCDET_MEM_IN,
	PMIC_ACCDET_STATE,
	PMIC_DA_AUDACCDETMBIASCLK,
	PMIC_DA_AUDACCDETVTHCLK,
	PMIC_DA_AUDACCDETCMPCLK,
	PMIC_DA_AUDACCDETAUXADCSWCTRL,
	PMIC_AD_EINT0CMPMOUT,
	PMIC_AD_EINT0CMPOUT,
	PMIC_ACCDET_EINT0_CUR_IN,
	PMIC_ACCDET_EINT0_SAM_IN,
	PMIC_ACCDET_EINT0_MEM_IN,
	PMIC_ACCDET_EINT0_STATE,
	PMIC_DA_EINT0CMPEN,
	PMIC_DA_EINT0CMPMEN,
	PMIC_DA_EINT0CTURBO,
	PMIC_AD_EINT1CMPMOUT,
	PMIC_AD_EINT1CMPOUT,
	PMIC_ACCDET_EINT1_CUR_IN,
	PMIC_ACCDET_EINT1_SAM_IN,
	PMIC_ACCDET_EINT1_MEM_IN,
	PMIC_ACCDET_EINT1_STATE,
	PMIC_DA_EINT1CMPEN,
	PMIC_DA_EINT1CMPMEN,
	PMIC_DA_EINT1CTURBO,
	PMIC_AD_EINT0INVOUT,
	PMIC_ACCDET_EINT0_INVERTER_CUR_IN,
	PMIC_ACCDET_EINT0_INVERTER_SAM_IN,
	PMIC_ACCDET_EINT0_INVERTER_MEM_IN,
	PMIC_ACCDET_EINT0_INVERTER_STATE,
	PMIC_DA_EINT0EN,
	PMIC_DA_EINT0INVEN,
	PMIC_DA_EINT0CEN,
	PMIC_AD_EINT1INVOUT,
	PMIC_ACCDET_EINT1_INVERTER_CUR_IN,
	PMIC_ACCDET_EINT1_INVERTER_SAM_IN,
	PMIC_ACCDET_EINT1_INVERTER_MEM_IN,
	PMIC_ACCDET_EINT1_INVERTER_STATE,
	PMIC_DA_EINT1EN,
	PMIC_DA_EINT1INVEN,
	PMIC_DA_EINT1CEN,
	PMIC_ACCDET_EN,
	PMIC_ACCDET_EINT0_EN,
	PMIC_ACCDET_EINT1_EN,
	PMIC_ACCDET_EINT0_M_EN,
	PMIC_ACCDET_EINT0_DETECT_MOISTURE,
	PMIC_ACCDET_EINT0_PLUG_IN,
	PMIC_ACCDET_EINT0_M_PLUG_IN,
	PMIC_ACCDET_EINT1_M_EN,
	PMIC_ACCDET_EINT1_DETECT_MOISTURE,
	PMIC_ACCDET_EINT1_PLUG_IN,
	PMIC_ACCDET_EINT1_M_PLUG_IN,
	PMIC_ACCDET_CUR_DEB,
	PMIC_ACCDET_EINT0_CUR_DEB,
	PMIC_ACCDET_EINT1_CUR_DEB,
	PMIC_ACCDET_EINT0_INVERTER_CUR_DEB,
	PMIC_ACCDET_EINT1_INVERTER_CUR_DEB,
	PMIC_AD_AUDACCDETCMPOB_MON,
	PMIC_AD_AUDACCDETCMPOA_MON,
	PMIC_AD_EINT0CMPMOUT_MON,
	PMIC_AD_EINT0CMPOUT_MON,
	PMIC_AD_EINT0INVOUT_MON,
	PMIC_AD_EINT1CMPMOUT_MON,
	PMIC_AD_EINT1CMPOUT_MON,
	PMIC_AD_EINT1INVOUT_MON,
	PMIC_DA_AUDACCDETCMPCLK_MON,
	PMIC_DA_AUDACCDETVTHCLK_MON,
	PMIC_DA_AUDACCDETMBIASCLK_MON,
	PMIC_DA_AUDACCDETAUXADCSWCTRL_MON,
	PMIC_DA_EINT0CTURBO_MON,
	PMIC_DA_EINT0CMPMEN_MON,
	PMIC_DA_EINT0CMPEN_MON,
	PMIC_DA_EINT0INVEN_MON,
	PMIC_DA_EINT0CEN_MON,
	PMIC_DA_EINT0EN_MON,
	PMIC_DA_EINT1CTURBO_MON,
	PMIC_DA_EINT1CMPMEN_MON,
	PMIC_DA_EINT1CMPEN_MON,
	PMIC_DA_EINT1INVEN_MON,
	PMIC_DA_EINT1CEN_MON,
	PMIC_DA_EINT1EN_MON,
	PMIC_ACCDET_EINT0_M_PLUG_IN_COUNT,
	PMIC_ACCDET_EINT1_M_PLUG_IN_COUNT,
	PMIC_ACCDET_MON_FLAG_EN,
	PMIC_ACCDET_MON_FLAG_SEL,
	PMU_COMMAND_MAX
};

struct pmu_flag_table_entry_t {
	enum PMU_FLAGS_LIST flagname;
	unsigned short offset;
	unsigned short mask;
	unsigned char shift;
};

#endif		/* _MT_PMIC_UPMU_HW_MT6359P_H_ */
