#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec  2 19:16:11 2023
# Process ID: 5927
# Current directory: /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/synth_1
# Command line: vivado -log uart_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_system.tcl
# Log file: /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/synth_1/uart_system.vds
# Journal file: /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source uart_system.tcl -notrace
Command: synth_design -top uart_system -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5955 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1344.562 ; gain = 33.023 ; free physical = 14580 ; free virtual = 55041
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_system' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:1]
INFO: [Synth 8-6157] synthesizing module 'sync_reest_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/sync_reest_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_reest_module' (1#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/sync_reest_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'clean_button_module' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/clean_button_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clean_button_module' (2#1) [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/clean_button_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'system_controller' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/system_controller.v:1]
ERROR: [Synth 8-91] ambiguous clock in event control [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/system_controller.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'system_controller' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/system_controller.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'uart_system' [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.312 ; gain = 78.773 ; free physical = 14583 ; free virtual = 55044
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 19:16:26 2023...
