Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 20 18:33:22 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lfsr_23b_clkdiv_timing_summary_routed.rpt -pb lfsr_23b_clkdiv_timing_summary_routed.pb -rpx lfsr_23b_clkdiv_timing_summary_routed.rpx -warn_on_violation
| Design       : lfsr_23b_clkdiv
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  72          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CCLK (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: hz1clock/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr/max_tick_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            max_tick_reg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 3.977ns (49.981%)  route 3.980ns (50.019%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE                         0.000     0.000 r  lfsr/max_tick_reg_reg/C
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr/max_tick_reg_reg/Q
                         net (fo=1, routed)           3.980     4.436    max_tick_reg_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.958 r  max_tick_reg_OBUF_inst/O
                         net (fo=0)                   0.000     7.958    max_tick_reg
    L1                                                                r  max_tick_reg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 4.101ns (53.346%)  route 3.587ns (46.654%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[13]_lopt_replica/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  lfsr/Q_state_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.587     4.006    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         3.682     7.688 r  Q_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.688    Q_out[13]
    N3                                                                r  Q_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 3.974ns (53.648%)  route 3.434ns (46.352%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[12]_lopt_replica/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  lfsr/Q_state_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           3.434     3.890    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.408 r  Q_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.408    Q_out[12]
    P3                                                                r  Q_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.106ns (56.686%)  route 3.138ns (43.314%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[14]_lopt_replica/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  lfsr/Q_state_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.138     3.557    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         3.687     7.244 r  Q_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.244    Q_out[14]
    P1                                                                r  Q_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 4.022ns (61.024%)  route 2.569ns (38.976%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[8]_lopt_replica/C
    SLICE_X14Y19         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  lfsr/Q_state_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.569     3.087    lopt_13
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.591 r  Q_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.591    Q_out[8]
    V13                                                               r  Q_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.019ns (61.004%)  route 2.569ns (38.996%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[7]_lopt_replica/C
    SLICE_X14Y18         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  lfsr/Q_state_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.569     3.087    lopt_12
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.588 r  Q_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.588    Q_out[7]
    V14                                                               r  Q_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 4.100ns (63.714%)  route 2.335ns (36.286%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[9]_lopt_replica/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  lfsr/Q_state_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.335     2.754    lopt_14
    V3                   OBUF (Prop_obuf_I_O)         3.681     6.435 r  Q_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.435    Q_out[9]
    V3                                                                r  Q_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            lfsr/max_tick_reg_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.359ns  (logic 1.577ns (24.799%)  route 4.782ns (75.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=39, routed)          4.161     5.614    lfsr/AR[0]
    SLICE_X45Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.738 r  lfsr/max_tick_reg_i_1/O
                         net (fo=1, routed)           0.621     6.359    lfsr/max_tick_reg_i_1_n_0
    SLICE_X45Y31         FDRE                                         r  lfsr/max_tick_reg_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.981ns (63.079%)  route 2.330ns (36.921%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[10]_lopt_replica/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  lfsr/Q_state_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.330     2.786    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.312 r  Q_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.312    Q_out[10]
    W3                                                                r  Q_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            Q_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 3.962ns (63.475%)  route 2.280ns (36.525%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDPE                         0.000     0.000 r  lfsr/Q_state_reg[6]_lopt_replica/C
    SLICE_X0Y16          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  lfsr/Q_state_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.280     2.736    lopt_11
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.242 r  Q_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.242    Q_out[6]
    U14                                                               r  Q_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr/Q_state_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[12]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.141ns (65.574%)  route 0.074ns (34.426%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[11]/C
    SLICE_X48Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[11]/Q
                         net (fo=3, routed)           0.074     0.215    lfsr/Q[11]
    SLICE_X49Y32         FDPE                                         r  lfsr/Q_state_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[16]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[16]/C
    SLICE_X48Y32         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  lfsr/Q_state_reg[16]/Q
                         net (fo=2, routed)           0.134     0.262    lfsr/Q_state_reg_n_0_[16]
    SLICE_X48Y32         FDPE                                         r  lfsr/Q_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[21]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[21]/C
    SLICE_X44Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[21]/Q
                         net (fo=2, routed)           0.130     0.271    lfsr/Q_state_reg_n_0_[21]
    SLICE_X44Y31         FDPE                                         r  lfsr/Q_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[15]/C
    SLICE_X48Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[15]/Q
                         net (fo=2, routed)           0.132     0.273    lfsr/Q_state_reg_n_0_[15]
    SLICE_X48Y32         FDPE                                         r  lfsr/Q_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE                         0.000     0.000 r  lfsr/Q_state_reg[2]/C
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[2]/Q
                         net (fo=3, routed)           0.133     0.274    lfsr/Q[2]
    SLICE_X0Y19          FDCE                                         r  lfsr/Q_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[12]/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[12]/Q
                         net (fo=3, routed)           0.133     0.274    lfsr/Q[12]
    SLICE_X49Y32         FDPE                                         r  lfsr/Q_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr/Q_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.356%)  route 0.134ns (48.644%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  lfsr/Q_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[3]/Q
                         net (fo=3, routed)           0.134     0.275    lfsr/Q[3]
    SLICE_X0Y19          FDCE                                         r  lfsr/Q_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr/Q_state_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.812%)  route 0.136ns (49.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  lfsr/Q_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    lfsr/Q[3]
    SLICE_X0Y19          FDCE                                         r  lfsr/Q_state_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.440%)  route 0.139ns (49.560%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[13]/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[13]/Q
                         net (fo=3, routed)           0.139     0.280    lfsr/Q[13]
    SLICE_X48Y32         FDPE                                         r  lfsr/Q_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr/Q_state_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lfsr/Q_state_reg[14]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.440%)  route 0.139ns (49.560%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDPE                         0.000     0.000 r  lfsr/Q_state_reg[13]/C
    SLICE_X49Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  lfsr/Q_state_reg[13]/Q
                         net (fo=3, routed)           0.139     0.280    lfsr/Q[13]
    SLICE_X49Y32         FDPE                                         r  lfsr/Q_state_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





