Info: Generated by version: 23.3 build 104
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9795_3934506111737966660.dir/0006_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_one_ch.ip --synthesis=VERILOG --output-directory=/tmp/alt9795_3934506111737966660.dir/0006_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_one_ch --family="Agilex" --part=AGIB027R29A1E2VR3
Warning: emif_cal: Used altera_emif_cal 2.7.2 (instead of 2.6.2)
Warning: emif_cal_one_ch.interface_requirements: Your system is missing the required interface "cal_debug_clk". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: emif_cal_one_ch.interface_requirements: Your system is missing the required interface "cal_debug_reset_n". Either export the interface, or edit your definitions in the Interface Requirements tab."
Info: emif_cal_one_ch: "Transforming system: emif_cal_one_ch"
Info: emif_cal_one_ch: "Naming system components in system: emif_cal_one_ch"
Info: emif_cal_one_ch: "Processing generation queue"
Info: emif_cal_one_ch: "Generating: emif_cal_one_ch"
Info: emif_cal_one_ch: "Generating: emif_cal_one_ch_altera_emif_cal_272_iztohny"
Info: emif_cal_one_ch: "Generating: emif_cal_one_ch_altera_emif_cal_iossm_272_wtfybji"
Info: emif_cal_one_ch: Done "emif_cal_one_ch" with 3 modules, 11 files
Info: Finished: Create HDL design files for synthesis
