$date
	Fri Nov 11 10:33:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DFF_tb $end
$var wire 30 ! q [29:0] $end
$var parameter 32 " N $end
$var reg 1 # clk $end
$var reg 30 $ d [29:0] $end
$var reg 1 % en $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 30 ' d [29:0] $end
$var wire 1 % en $end
$var wire 1 & reset $end
$var parameter 32 ( N $end
$var parameter 33 ) N1 $end
$var reg 30 * q [29:0] $end
$var reg 30 + r_next [29:0] $end
$var reg 30 , r_reg [29:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11101 )
b11110 (
b11110 "
$end
#0
$dumpvars
bx ,
b1111 +
bx *
b1111 '
0&
1%
b1111 $
0#
bx !
$end
#20000
b0 !
b0 *
b0 ,
1#
#40000
b110011 +
0#
b110011 $
b110011 '
#60000
1#
#80000
b1110000 +
0#
b1110000 $
b1110000 '
1&
#100000
b1110000 !
b1110000 *
b1110000 ,
1#
#120000
0#
