Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 19 17:09:54 2023
| Host         : DESKTOP-FE9FEV0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IPCore_timing_summary_routed.rpt -rpx IPCore_timing_summary_routed.rpx -warn_on_violation
| Design       : IPCore
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.073        0.000                      0                  249        0.149        0.000                      0                  249        1.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}       40.000          25.000          
  clk_out2_DCM_PLL  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_PLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       21.919        0.000                      0                  176        0.192        0.000                      0                  176       19.500        0.000                       0                   100  
  clk_out2_DCM_PLL        1.073        0.000                      0                   43        0.235        0.000                      0                   43        1.500        0.000                       0                    40  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCM_PLL  clk_out2_DCM_PLL        1.159        0.000                      0                   30        0.149        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       21.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.919ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.941ns  (logic 2.102ns (11.716%)  route 15.839ns (88.284%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( 37.830 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 r  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       13.058    12.140    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X136Y133       LUT6 (Prop_lut6_I0_O)        0.348    12.488 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g62_b19/O
                         net (fo=1, routed)           0.000    12.488    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g62_b19_n_0
    SLICE_X136Y133       MUXF7 (Prop_muxf7_I0_O)      0.241    12.729 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_18/O
                         net (fo=1, routed)           0.816    13.545    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_18_n_0
    SLICE_X136Y134       LUT6 (Prop_lut6_I0_O)        0.298    13.843 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_7/O
                         net (fo=1, routed)           0.000    13.843    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_7_n_0
    SLICE_X136Y134       MUXF7 (Prop_muxf7_I1_O)      0.247    14.090 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_2/O
                         net (fo=1, routed)           1.073    15.163    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]_i_2_n_0
    SLICE_X142Y135       LUT6 (Prop_lut6_I0_O)        0.298    15.461 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1/O
                         net (fo=1, routed)           0.000    15.461    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[19]_i_1_n_0
    SLICE_X142Y135       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.628    37.830    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X142Y135       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]/C
                         clock pessimism             -0.435    37.395    
                         clock uncertainty           -0.095    37.300    
    SLICE_X142Y135       FDRE (Setup_fdre_C_D)        0.079    37.379    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[19]
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                 21.919    

Slack (MET) :             22.100ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 2.070ns (11.689%)  route 15.640ns (88.311%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 37.828 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 r  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       13.065    12.148    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X138Y134       LUT6 (Prop_lut6_I0_O)        0.348    12.496 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g33_b11/O
                         net (fo=1, routed)           0.000    12.496    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g33_b11_n_0
    SLICE_X138Y134       MUXF7 (Prop_muxf7_I1_O)      0.217    12.713 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]_i_25/O
                         net (fo=1, routed)           0.661    13.374    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]_i_25_n_0
    SLICE_X139Y134       LUT6 (Prop_lut6_I5_O)        0.299    13.673 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[11]_i_8/O
                         net (fo=1, routed)           0.000    13.673    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[11]_i_8_n_0
    SLICE_X139Y134       MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]_i_3/O
                         net (fo=1, routed)           1.020    14.932    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]_i_3_n_0
    SLICE_X141Y133       LUT6 (Prop_lut6_I1_O)        0.298    15.230 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[11]_i_1/O
                         net (fo=1, routed)           0.000    15.230    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[11]_i_1_n_0
    SLICE_X141Y133       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.626    37.828    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X141Y133       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]/C
                         clock pessimism             -0.435    37.393    
                         clock uncertainty           -0.095    37.298    
    SLICE_X141Y133       FDRE (Setup_fdre_C_D)        0.031    37.329    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]
  -------------------------------------------------------------------
                         required time                         37.329    
                         arrival time                         -15.230    
  -------------------------------------------------------------------
                         slack                                 22.100    

Slack (MET) :             22.688ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        17.125ns  (logic 2.104ns (12.286%)  route 15.021ns (87.714%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 37.831 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 r  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       12.416    11.498    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X147Y127       LUT6 (Prop_lut6_I0_O)        0.348    11.846 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g41_b10/O
                         net (fo=1, routed)           0.000    11.846    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g41_b10_n_0
    SLICE_X147Y127       MUXF7 (Prop_muxf7_I1_O)      0.245    12.091 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]_i_29/O
                         net (fo=1, routed)           0.941    13.033    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]_i_29_n_0
    SLICE_X147Y128       LUT6 (Prop_lut6_I5_O)        0.298    13.331 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_9/O
                         net (fo=1, routed)           0.000    13.331    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_9_n_0
    SLICE_X147Y128       MUXF7 (Prop_muxf7_I1_O)      0.245    13.576 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]_i_3/O
                         net (fo=1, routed)           0.771    14.347    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]_i_3_n_0
    SLICE_X147Y134       LUT6 (Prop_lut6_I1_O)        0.298    14.645 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_1/O
                         net (fo=1, routed)           0.000    14.645    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[10]_i_1_n_0
    SLICE_X147Y134       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.629    37.831    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X147Y134       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]/C
                         clock pessimism             -0.435    37.396    
                         clock uncertainty           -0.095    37.301    
    SLICE_X147Y134       FDRE (Setup_fdre_C_D)        0.031    37.332    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[10]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                 22.688    

Slack (MET) :             23.124ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 2.113ns (12.774%)  route 14.428ns (87.226%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.912    -1.051    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y148       LUT4 (Prop_lut4_I2_O)        0.156    -0.895 r  sync_inst/ROMInst_i_10/O
                         net (fo=1467, routed)       11.617    10.722    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X136Y155       LUT6 (Prop_lut6_I2_O)        0.355    11.077 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g42_b16/O
                         net (fo=1, routed)           0.000    11.077    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g42_b16_n_0
    SLICE_X136Y155       MUXF7 (Prop_muxf7_I0_O)      0.241    11.318 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_28/O
                         net (fo=1, routed)           0.815    12.133    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_28_n_0
    SLICE_X136Y154       LUT6 (Prop_lut6_I3_O)        0.298    12.431 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_9/O
                         net (fo=1, routed)           0.000    12.431    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_9_n_0
    SLICE_X136Y154       MUXF7 (Prop_muxf7_I1_O)      0.247    12.678 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_3/O
                         net (fo=1, routed)           1.085    13.763    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]_i_3_n_0
    SLICE_X138Y151       LUT6 (Prop_lut6_I1_O)        0.298    14.061 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_1/O
                         net (fo=1, routed)           0.000    14.061    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[16]_i_1_n_0
    SLICE_X138Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.562    37.763    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X138Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]/C
                         clock pessimism             -0.515    37.248    
                         clock uncertainty           -0.095    37.154    
    SLICE_X138Y151       FDRE (Setup_fdre_C_D)        0.031    37.185    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[16]
  -------------------------------------------------------------------
                         required time                         37.185    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                 23.124    

Slack (MET) :             23.133ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.593ns  (logic 2.115ns (12.747%)  route 14.478ns (87.253%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.176ns = ( 37.824 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.912    -1.051    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y148       LUT4 (Prop_lut4_I2_O)        0.156    -0.895 r  sync_inst/ROMInst_i_10/O
                         net (fo=1467, routed)       12.277    11.383    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X147Y155       LUT6 (Prop_lut6_I2_O)        0.355    11.738 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g41_b13/O
                         net (fo=1, routed)           0.000    11.738    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g41_b13_n_0
    SLICE_X147Y155       MUXF7 (Prop_muxf7_I1_O)      0.245    11.983 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]_i_29/O
                         net (fo=1, routed)           0.480    12.462    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]_i_29_n_0
    SLICE_X145Y155       LUT6 (Prop_lut6_I5_O)        0.298    12.760 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[13]_i_9/O
                         net (fo=1, routed)           0.000    12.760    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[13]_i_9_n_0
    SLICE_X145Y155       MUXF7 (Prop_muxf7_I1_O)      0.245    13.005 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]_i_3/O
                         net (fo=1, routed)           0.809    13.815    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]_i_3_n_0
    SLICE_X143Y153       LUT6 (Prop_lut6_I1_O)        0.298    14.113 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[13]_i_1/O
                         net (fo=1, routed)           0.000    14.113    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[13]_i_1_n_0
    SLICE_X143Y153       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.623    37.824    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X143Y153       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]/C
                         clock pessimism             -0.515    37.309    
                         clock uncertainty           -0.095    37.215    
    SLICE_X143Y153       FDRE (Setup_fdre_C_D)        0.031    37.246    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 23.133    

Slack (MET) :             23.348ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.512ns  (logic 2.074ns (12.560%)  route 14.438ns (87.440%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 37.831 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 r  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       11.687    10.770    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X150Y127       LUT6 (Prop_lut6_I0_O)        0.348    11.118 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g41_b12/O
                         net (fo=1, routed)           0.000    11.118    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g41_b12_n_0
    SLICE_X150Y127       MUXF7 (Prop_muxf7_I1_O)      0.214    11.332 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_29/O
                         net (fo=1, routed)           0.862    12.194    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_29_n_0
    SLICE_X150Y127       LUT6 (Prop_lut6_I5_O)        0.297    12.491 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_9/O
                         net (fo=1, routed)           0.000    12.491    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_9_n_0
    SLICE_X150Y127       MUXF7 (Prop_muxf7_I1_O)      0.247    12.738 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_3/O
                         net (fo=1, routed)           0.996    13.734    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]_i_3_n_0
    SLICE_X150Y133       LUT6 (Prop_lut6_I1_O)        0.298    14.032 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_1/O
                         net (fo=1, routed)           0.000    14.032    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[12]_i_1_n_0
    SLICE_X150Y133       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.629    37.831    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X150Y133       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]/C
                         clock pessimism             -0.435    37.396    
                         clock uncertainty           -0.095    37.301    
    SLICE_X150Y133       FDRE (Setup_fdre_C_D)        0.079    37.380    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 23.348    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.465ns  (logic 1.390ns (8.442%)  route 15.075ns (91.558%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.164ns = ( 37.836 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 f  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       11.812    10.895    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X144Y130       LUT6 (Prop_lut6_I0_O)        0.348    11.243 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g39_b22/O
                         net (fo=1, routed)           0.403    11.646    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g39_b22_n_0
    SLICE_X145Y130       LUT6 (Prop_lut6_I0_O)        0.124    11.770 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[22]_i_10/O
                         net (fo=1, routed)           0.797    12.567    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[22]_i_10_n_0
    SLICE_X145Y131       LUT6 (Prop_lut6_I3_O)        0.124    12.691 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[22]_i_3/O
                         net (fo=1, routed)           1.170    13.861    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[22]_i_3_n_0
    SLICE_X149Y139       LUT6 (Prop_lut6_I1_O)        0.124    13.985 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[22]_i_1/O
                         net (fo=1, routed)           0.000    13.985    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[22]_i_1_n_0
    SLICE_X149Y139       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.634    37.836    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X149Y139       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[22]/C
                         clock pessimism             -0.435    37.401    
                         clock uncertainty           -0.095    37.306    
    SLICE_X149Y139       FDRE (Setup_fdre_C_D)        0.031    37.337    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[22]
  -------------------------------------------------------------------
                         required time                         37.337    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                 23.352    

Slack (MET) :             23.543ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 2.065ns (12.692%)  route 14.206ns (87.308%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.168ns = ( 37.832 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 r  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       11.644    10.726    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X154Y127       LUT6 (Prop_lut6_I0_O)        0.348    11.074 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g53_b0/O
                         net (fo=1, routed)           0.000    11.074    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g53_b0_n_0
    SLICE_X154Y127       MUXF7 (Prop_muxf7_I1_O)      0.214    11.288 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_15/O
                         net (fo=1, routed)           0.661    11.950    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_15_n_0
    SLICE_X155Y127       LUT6 (Prop_lut6_I1_O)        0.297    12.247 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_6/O
                         net (fo=1, routed)           0.000    12.247    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_6_n_0
    SLICE_X155Y127       MUXF7 (Prop_muxf7_I0_O)      0.238    12.485 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_2/O
                         net (fo=1, routed)           1.008    13.493    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_2_n_0
    SLICE_X155Y133       LUT6 (Prop_lut6_I0_O)        0.298    13.791 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    13.791    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X155Y133       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.630    37.832    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X155Y133       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism             -0.435    37.397    
                         clock uncertainty           -0.095    37.302    
    SLICE_X155Y133       FDRE (Setup_fdre_C_D)        0.031    37.333    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                         -13.791    
  -------------------------------------------------------------------
                         slack                                 23.543    

Slack (MET) :             23.902ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        15.987ns  (logic 2.070ns (12.948%)  route 13.917ns (87.052%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 37.907 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 r  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       11.389    10.472    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X160Y136       LUT6 (Prop_lut6_I0_O)        0.348    10.820 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g33_b17/O
                         net (fo=1, routed)           0.000    10.820    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g33_b17_n_0
    SLICE_X160Y136       MUXF7 (Prop_muxf7_I1_O)      0.217    11.037 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_25/O
                         net (fo=1, routed)           0.661    11.698    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_25_n_0
    SLICE_X161Y136       LUT6 (Prop_lut6_I5_O)        0.299    11.997 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_8/O
                         net (fo=1, routed)           0.000    11.997    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_8_n_0
    SLICE_X161Y136       MUXF7 (Prop_muxf7_I0_O)      0.238    12.235 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_3/O
                         net (fo=1, routed)           0.973    13.209    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]_i_3_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I1_O)        0.298    13.507 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_1/O
                         net (fo=1, routed)           0.000    13.507    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[17]_i_1_n_0
    SLICE_X159Y134       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.705    37.907    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X159Y134       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]/C
                         clock pessimism             -0.435    37.472    
                         clock uncertainty           -0.095    37.377    
    SLICE_X159Y134       FDRE (Setup_fdre_C_D)        0.031    37.408    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[17]
  -------------------------------------------------------------------
                         required time                         37.408    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 23.902    

Slack (MET) :             24.242ns  (required time - arrival time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        15.574ns  (logic 2.077ns (13.337%)  route 13.497ns (86.663%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 37.834 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.833    -2.480    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.962 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.893    -1.070    sync_inst/PosX_reg_reg__0[5]
    SLICE_X162Y147       LUT4 (Prop_lut4_I2_O)        0.152    -0.918 r  sync_inst/ROMInst_i_12/O
                         net (fo=1443, routed)       11.116    10.198    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.348    10.546 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g47_b20/O
                         net (fo=1, routed)           0.000    10.546    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g47_b20_n_0
    SLICE_X156Y137       MUXF7 (Prop_muxf7_I1_O)      0.217    10.763 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]_i_26/O
                         net (fo=1, routed)           0.808    11.572    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]_i_26_n_0
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.299    11.871 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[20]_i_9/O
                         net (fo=1, routed)           0.000    11.871    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[20]_i_9_n_0
    SLICE_X156Y135       MUXF7 (Prop_muxf7_I1_O)      0.245    12.116 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]_i_3/O
                         net (fo=1, routed)           0.680    12.796    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]_i_3_n_0
    SLICE_X153Y137       LUT6 (Prop_lut6_I1_O)        0.298    13.094 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[20]_i_1/O
                         net (fo=1, routed)           0.000    13.094    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[20]_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.632    37.834    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X153Y137       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]/C
                         clock pessimism             -0.435    37.399    
                         clock uncertainty           -0.095    37.304    
    SLICE_X153Y137       FDRE (Setup_fdre_C_D)        0.031    37.335    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 24.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.704%)  route 0.323ns (58.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X161Y148       FDRE                                         r  sync_inst/PosY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sync_inst/PosY_reg_reg[4]/Q
                         net (fo=12, routed)          0.132    -0.313    sync_inst/PosY_reg_reg__0[4]
    SLICE_X160Y148       LUT5 (Prop_lut5_I0_O)        0.045    -0.268 r  sync_inst/ROMInst_i_1/O
                         net (fo=24, routed)          0.191    -0.077    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X159Y151       LUT6 (Prop_lut6_I2_O)        0.045    -0.032 r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X159Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.919    -0.361    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X159Y151       FDRE                                         r  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.045    -0.316    
    SLICE_X159Y151       FDRE (Hold_fdre_C_D)         0.092    -0.224    ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sync_inst/PosX_reg_reg[5]/Q
                         net (fo=16, routed)          0.096    -0.327    sync_inst/PosX_reg_reg__0[5]
    SLICE_X163Y148       LUT6 (Prop_lut6_I3_O)        0.045    -0.282 r  sync_inst/PosX_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.282    sync_inst/p_0_in[9]
    SLICE_X163Y148       FDRE                                         r  sync_inst/PosX_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X163Y148       FDRE                                         r  sync_inst/PosX_reg_reg[9]/C
                         clock pessimism             -0.215    -0.573    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.092    -0.481    sync_inst/PosX_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.622%)  route 0.126ns (40.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X161Y147       FDRE                                         r  sync_inst/PosY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sync_inst/PosY_reg_reg[5]/Q
                         net (fo=14, routed)          0.126    -0.319    sync_inst/PosY_reg_reg__0[5]
    SLICE_X160Y147       LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  sync_inst/PosY_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sync_inst/p_0_in__0[8]
    SLICE_X160Y147       FDRE                                         r  sync_inst/PosY_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X160Y147       FDRE                                         r  sync_inst/PosY_reg_reg[8]/C
                         clock pessimism             -0.215    -0.573    
    SLICE_X160Y147       FDRE (Hold_fdre_C_D)         0.092    -0.481    sync_inst/PosY_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.432%)  route 0.127ns (40.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X161Y147       FDRE                                         r  sync_inst/PosY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sync_inst/PosY_reg_reg[5]/Q
                         net (fo=14, routed)          0.127    -0.318    sync_inst/PosY_reg_reg__0[5]
    SLICE_X160Y147       LUT6 (Prop_lut6_I4_O)        0.045    -0.273 r  sync_inst/PosY_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sync_inst/p_0_in__0[7]
    SLICE_X160Y147       FDRE                                         r  sync_inst/PosY_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X160Y147       FDRE                                         r  sync_inst/PosY_reg_reg[7]/C
                         clock pessimism             -0.215    -0.573    
    SLICE_X160Y147       FDRE (Hold_fdre_C_D)         0.091    -0.482    sync_inst/PosY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.515%)  route 0.143ns (43.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X160Y148       FDRE                                         r  sync_inst/PosY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sync_inst/PosY_reg_reg[2]/Q
                         net (fo=15, routed)          0.143    -0.302    sync_inst/PosY_reg_reg__0[2]
    SLICE_X161Y148       LUT5 (Prop_lut5_I3_O)        0.045    -0.257 r  sync_inst/PosY_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    sync_inst/p_0_in__0[4]
    SLICE_X161Y148       FDRE                                         r  sync_inst/PosY_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X161Y148       FDRE                                         r  sync_inst/PosY_reg_reg[4]/C
                         clock pessimism             -0.215    -0.573    
    SLICE_X161Y148       FDRE (Hold_fdre_C_D)         0.091    -0.482    sync_inst/PosY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sync_inst/PosX_reg_reg[2]/Q
                         net (fo=6, routed)           0.149    -0.273    sync_inst/PosX_reg_reg__0[2]
    SLICE_X162Y148       LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  sync_inst/PosX_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    sync_inst/p_0_in[5]
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[5]/C
                         clock pessimism             -0.228    -0.586    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.121    -0.465    sync_inst/PosX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.030%)  route 0.173ns (44.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X162Y147       FDRE                                         r  sync_inst/PosX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sync_inst/PosX_reg_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.249    sync_inst/PosX_reg_reg__0[0]
    SLICE_X162Y148       LUT4 (Prop_lut4_I1_O)        0.048    -0.201 r  sync_inst/PosX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    sync_inst/p_0_in[3]
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[3]/C
                         clock pessimism             -0.212    -0.570    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.131    -0.439    sync_inst/PosX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sync_inst/PosX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.677%)  route 0.173ns (45.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X162Y147       FDRE                                         r  sync_inst/PosX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  sync_inst/PosX_reg_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.249    sync_inst/PosX_reg_reg__0[0]
    SLICE_X162Y148       LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  sync_inst/PosX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    sync_inst/p_0_in[2]
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X162Y148       FDRE                                         r  sync_inst/PosX_reg_reg[2]/C
                         clock pessimism             -0.212    -0.570    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.120    -0.450    sync_inst/PosX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.372%)  route 0.169ns (47.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.649    -0.586    sync_inst/CLK
    SLICE_X160Y148       FDRE                                         r  sync_inst/PosY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sync_inst/PosY_reg_reg[3]/Q
                         net (fo=13, routed)          0.169    -0.276    sync_inst/PosY_reg_reg__0[3]
    SLICE_X161Y147       LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  sync_inst/PosY_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    sync_inst/p_0_in__0[5]
    SLICE_X161Y147       FDRE                                         r  sync_inst/PosY_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.922    -0.358    sync_inst/CLK
    SLICE_X161Y147       FDRE                                         r  sync_inst/PosY_reg_reg[5]/C
                         clock pessimism             -0.212    -0.570    
    SLICE_X161Y147       FDRE (Hold_fdre_C_D)         0.092    -0.478    sync_inst/PosY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sync_inst/PosY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync_inst/PosY_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.648    -0.587    sync_inst/CLK
    SLICE_X159Y147       FDRE                                         r  sync_inst/PosY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  sync_inst/PosY_reg_reg[0]/Q
                         net (fo=16, routed)          0.180    -0.266    sync_inst/PosY_reg_reg__0[0]
    SLICE_X159Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.221 r  sync_inst/PosY_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    sync_inst/PosY[0]
    SLICE_X159Y147       FDRE                                         r  sync_inst/PosY_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.921    -0.359    sync_inst/CLK
    SLICE_X159Y147       FDRE                                         r  sync_inst/PosY_reg_reg[0]/C
                         clock pessimism             -0.228    -0.587    
    SLICE_X159Y147       FDRE (Hold_fdre_C_D)         0.091    -0.496    sync_inst/PosY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   DCM_INST/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X145Y143  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X150Y133  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X153Y137  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X143Y153  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X145Y138  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X142Y141  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X139Y146  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X149Y139  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[22]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X162Y141  TMDS_inst/encode_red/q_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X161Y141  TMDS_inst/encode_red/q_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X162Y141  TMDS_inst/encode_red/q_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X161Y140  TMDS_inst/encode_red/q_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X162Y141  TMDS_inst/encode_red/q_reg[6]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X161Y141  TMDS_inst/encode_red/q_reg[7]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X161Y141  TMDS_inst/encode_red/q_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X157Y144  TMDS_inst/encode_blue/q_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X162Y147  sync_inst/PosX_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X162Y147  sync_inst/PosX_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X145Y143  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X145Y143  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X153Y137  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X153Y137  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X143Y153  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X143Y153  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X145Y138  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X145Y138  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X142Y141  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X142Y141  ROMInst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.096ns (38.463%)  route 1.754ns (61.537%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 1.912 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          1.127    -0.899    TMDS_inst/bit_q_reg__0[1]
    SLICE_X155Y142       LUT6 (Prop_lut6_I2_O)        0.124    -0.775 r  TMDS_inst/TMDSch1_i_4/O
                         net (fo=1, routed)           0.000    -0.775    TMDS_inst/TMDSch1_i_4_n_0
    SLICE_X155Y142       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.558 r  TMDS_inst/TMDSch1_reg_i_2/O
                         net (fo=1, routed)           0.626     0.068    TMDS_inst/TMDSch1_reg_i_2_n_0
    SLICE_X157Y142       LUT6 (Prop_lut6_I5_O)        0.299     0.367 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000     0.367    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X157Y142       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.710     1.912    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y142       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.435     1.477    
                         clock uncertainty           -0.065     1.411    
    SLICE_X157Y142       FDRE (Setup_fdre_C_D)        0.029     1.440    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          1.440    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 1.096ns (38.800%)  route 1.729ns (61.200%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          1.061    -0.965    TMDS_inst/bit_q_reg__0[1]
    SLICE_X163Y142       LUT6 (Prop_lut6_I2_O)        0.124    -0.841 r  TMDS_inst/TMDSch2_i_4/O
                         net (fo=1, routed)           0.000    -0.841    TMDS_inst/TMDSch2_i_4_n_0
    SLICE_X163Y142       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.624 r  TMDS_inst/TMDSch2_reg_i_2/O
                         net (fo=1, routed)           0.668     0.044    TMDS_inst/TMDSch2_reg_i_2_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I5_O)        0.299     0.343 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000     0.343    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.421     1.493    
                         clock uncertainty           -0.065     1.427    
    SLICE_X162Y142       FDRE (Setup_fdre_C_D)        0.081     1.508    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          1.508    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 TMDS_inst/TmdsBlue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 1.086ns (38.996%)  route 1.699ns (61.004%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.832    -2.481    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDRE (Prop_fdre_C_Q)         0.456    -2.025 r  TMDS_inst/TmdsBlue_reg[2]/Q
                         net (fo=1, routed)           1.090    -0.935    TMDS_inst/TmdsBlue[2]
    SLICE_X162Y143       LUT6 (Prop_lut6_I1_O)        0.124    -0.811 r  TMDS_inst/TMDSch0_i_4/O
                         net (fo=1, routed)           0.000    -0.811    TMDS_inst/TMDSch0_i_4_n_0
    SLICE_X162Y143       MUXF7 (Prop_muxf7_I0_O)      0.209    -0.602 r  TMDS_inst/TMDSch0_reg_i_3/O
                         net (fo=1, routed)           0.609     0.007    TMDS_inst/TMDSch0_reg_i_3_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I5_O)        0.297     0.304 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000     0.304    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.421     1.493    
                         clock uncertainty           -0.065     1.427    
    SLICE_X162Y142       FDRE (Setup_fdre_C_D)        0.077     1.504    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          1.504    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.580ns (25.648%)  route 1.681ns (74.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.851    -1.175    TMDS_inst/bit_q_reg__0[1]
    SLICE_X160Y142       LUT5 (Prop_lut5_I2_O)        0.124    -1.051 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.831    -0.221    TMDS_inst/clear
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.396     1.518    
                         clock uncertainty           -0.065     1.452    
    SLICE_X160Y142       FDRE (Setup_fdre_C_R)       -0.429     1.023    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.023    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.580ns (25.648%)  route 1.681ns (74.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.851    -1.175    TMDS_inst/bit_q_reg__0[1]
    SLICE_X160Y142       LUT5 (Prop_lut5_I2_O)        0.124    -1.051 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.831    -0.221    TMDS_inst/clear
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.396     1.518    
                         clock uncertainty           -0.065     1.452    
    SLICE_X160Y142       FDRE (Setup_fdre_C_R)       -0.429     1.023    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.023    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.580ns (25.648%)  route 1.681ns (74.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.851    -1.175    TMDS_inst/bit_q_reg__0[1]
    SLICE_X160Y142       LUT5 (Prop_lut5_I2_O)        0.124    -1.051 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.831    -0.221    TMDS_inst/clear
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.396     1.518    
                         clock uncertainty           -0.065     1.452    
    SLICE_X160Y142       FDRE (Setup_fdre_C_R)       -0.429     1.023    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          1.023    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.580ns (25.648%)  route 1.681ns (74.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.851    -1.175    TMDS_inst/bit_q_reg__0[1]
    SLICE_X160Y142       LUT5 (Prop_lut5_I2_O)        0.124    -1.051 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.831    -0.221    TMDS_inst/clear
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.396     1.518    
                         clock uncertainty           -0.065     1.452    
    SLICE_X160Y142       FDRE (Setup_fdre_C_R)       -0.429     1.023    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          1.023    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.580ns (25.648%)  route 1.681ns (74.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.851    -1.175    TMDS_inst/bit_q_reg__0[1]
    SLICE_X160Y142       LUT5 (Prop_lut5_I2_O)        0.124    -1.051 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.831    -0.221    TMDS_inst/clear
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.396     1.518    
                         clock uncertainty           -0.065     1.452    
    SLICE_X160Y142       FDRE (Setup_fdre_C_R)       -0.429     1.023    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          1.023    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.580ns (24.362%)  route 1.801ns (75.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 1.838 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.851    -1.175    TMDS_inst/bit_q_reg__0[1]
    SLICE_X160Y142       LUT5 (Prop_lut5_I2_O)        0.124    -1.051 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.950    -0.101    TMDS_inst/clear
    SLICE_X152Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.636     1.838    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X152Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/C
                         clock pessimism             -0.435     1.403    
                         clock uncertainty           -0.065     1.337    
    SLICE_X152Y143       FDRE (Setup_fdre_C_CE)      -0.169     1.168    TMDS_inst/TmdsGreen_reg[3]
  -------------------------------------------------------------------
                         required time                          1.168    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.580ns (24.362%)  route 1.801ns (75.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 1.838 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.831    -2.482    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456    -2.026 f  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.851    -1.175    TMDS_inst/bit_q_reg__0[1]
    SLICE_X160Y142       LUT5 (Prop_lut5_I2_O)        0.124    -1.051 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.950    -0.101    TMDS_inst/clear
    SLICE_X152Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.636     1.838    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X152Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism             -0.435     1.403    
                         clock uncertainty           -0.065     1.337    
    SLICE_X152Y143       FDRE (Setup_fdre_C_CE)      -0.169     1.168    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          1.168    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  1.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsRed_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.965%)  route 0.186ns (50.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/TmdsRed_reg[8]/Q
                         net (fo=1, routed)           0.186    -0.261    TMDS_inst/TmdsRed[8]
    SLICE_X162Y142       LUT6 (Prop_lut6_I0_O)        0.045    -0.216 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000    -0.216    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.212    -0.572    
    SLICE_X162Y142       FDRE (Hold_fdre_C_D)         0.121    -0.451    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsGreen_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y143       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/TmdsGreen_reg[9]/Q
                         net (fo=1, routed)           0.189    -0.258    TMDS_inst/TmdsGreen[9]
    SLICE_X157Y142       LUT6 (Prop_lut6_I2_O)        0.045    -0.213 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000    -0.213    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X157Y142       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y142       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.212    -0.573    
    SLICE_X157Y142       FDRE (Hold_fdre_C_D)         0.091    -0.482    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.234%)  route 0.192ns (50.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.192    -0.255    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y142       LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  TMDS_inst/bit_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    TMDS_inst/p_0_in[0]
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.228    -0.588    
    SLICE_X160Y142       FDRE (Hold_fdre_C_D)         0.092    -0.496    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.346%)  route 0.253ns (57.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.253    -0.194    TMDS_inst/bit_q_reg__0[3]
    SLICE_X162Y142       LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.149    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y142       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.212    -0.572    
    SLICE_X162Y142       FDRE (Hold_fdre_C_D)         0.120    -0.452    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.184ns (41.455%)  route 0.260ns (58.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.260    -0.187    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y142       LUT5 (Prop_lut5_I3_O)        0.043    -0.144 r  TMDS_inst/bit_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    TMDS_inst/p_0_in[4]
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.228    -0.588    
    SLICE_X160Y142       FDRE (Hold_fdre_C_D)         0.107    -0.481    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.230ns (50.835%)  route 0.222ns (49.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.222    -0.238    TMDS_inst/bit_q_reg__0[2]
    SLICE_X160Y142       LUT3 (Prop_lut3_I2_O)        0.102    -0.136 r  TMDS_inst/bit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    TMDS_inst/p_0_in[2]
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.228    -0.588    
    SLICE_X160Y142       FDRE (Hold_fdre_C_D)         0.107    -0.481    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.718%)  route 0.260ns (58.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.260    -0.187    TMDS_inst/bit_q_reg__0[3]
    SLICE_X160Y142       LUT4 (Prop_lut4_I3_O)        0.045    -0.142 r  TMDS_inst/bit_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    TMDS_inst/p_0_in[3]
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.228    -0.588    
    SLICE_X160Y142       FDRE (Hold_fdre_C_D)         0.092    -0.496    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.946%)  route 0.280ns (60.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.280    -0.168    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y142       LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  TMDS_inst/bit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    TMDS_inst/p_0_in[1]
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.228    -0.588    
    SLICE_X160Y142       FDRE (Hold_fdre_C_D)         0.091    -0.497    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.171%)  route 0.452ns (70.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.206    -0.242    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y142       LUT5 (Prop_lut5_I3_O)        0.045    -0.197 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.246     0.049    TMDS_inst/clear
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921    -0.359    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/C
                         clock pessimism             -0.212    -0.571    
    SLICE_X162Y143       FDRE (Hold_fdre_C_CE)       -0.016    -0.587    TMDS_inst/TmdsBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.171%)  route 0.452ns (70.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.647    -0.588    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y142       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.206    -0.242    TMDS_inst/bit_q_reg__0[0]
    SLICE_X160Y142       LUT5 (Prop_lut5_I3_O)        0.045    -0.197 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.246     0.049    TMDS_inst/clear
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921    -0.359    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/C
                         clock pessimism             -0.212    -0.571    
    SLICE_X162Y143       FDRE (Hold_fdre_C_CE)       -0.016    -0.587    TMDS_inst/TmdsBlue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.637    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   TMDS_inst/tmds_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y142  TMDS_inst/TMDSch0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X157Y142  TMDS_inst/TMDSch1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y142  TMDS_inst/TMDSch2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X160Y144  TMDS_inst/TmdsBlue_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X160Y144  TMDS_inst/TmdsBlue_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X163Y144  TMDS_inst/TmdsBlue_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y142  TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y144  TMDS_inst/TmdsBlue_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y144  TMDS_inst/TmdsBlue_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y144  TMDS_inst/TmdsBlue_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X163Y144  TMDS_inst/TmdsBlue_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y141  TMDS_inst/TmdsRed_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y142  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y141  TMDS_inst/TmdsRed_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y142  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X157Y142  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y142  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X162Y143  TMDS_inst/TmdsBlue_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X160Y144  TMDS_inst/TmdsBlue_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   DCM_INST/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.456ns (19.227%)  route 1.916ns (80.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.162ns = ( 1.838 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.557ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.756    -2.557    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X151Y144       FDSE                                         r  TMDS_inst/encode_green/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y144       FDSE (Prop_fdse_C_Q)         0.456    -2.101 r  TMDS_inst/encode_green/q_reg[5]/Q
                         net (fo=1, routed)           1.916    -0.185    TMDS_inst/encode_green_n_4
    SLICE_X152Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.636     1.838    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X152Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism             -0.604     1.234    
                         clock uncertainty           -0.215     1.019    
    SLICE_X152Y143       FDRE (Setup_fdre_C_D)       -0.045     0.974    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          0.974    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.456ns (21.149%)  route 1.700ns (78.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 1.915 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.832    -2.481    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X161Y144       FDSE                                         r  TMDS_inst/encode_blue/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y144       FDSE (Prop_fdse_C_Q)         0.456    -2.025 r  TMDS_inst/encode_blue/q_reg[3]/Q
                         net (fo=1, routed)           1.700    -0.325    TMDS_inst/encode_blue_n_7
    SLICE_X160Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     1.915    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism             -0.604     1.311    
                         clock uncertainty           -0.215     1.096    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)       -0.081     1.015    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.456ns (21.149%)  route 1.700ns (78.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.831    -2.482    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y141       FDSE                                         r  TMDS_inst/encode_red/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDSE (Prop_fdse_C_Q)         0.456    -2.026 r  TMDS_inst/encode_red/q_reg[7]/Q
                         net (fo=1, routed)           1.700    -0.326    TMDS_inst/encode_red_n_2
    SLICE_X160Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[7]/C
                         clock pessimism             -0.604     1.310    
                         clock uncertainty           -0.215     1.095    
    SLICE_X160Y141       FDRE (Setup_fdre_C_D)       -0.081     1.014    TMDS_inst/TmdsRed_reg[7]
  -------------------------------------------------------------------
                         required time                          1.014    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.518ns (23.920%)  route 1.648ns (76.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 1.915 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.832    -2.481    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X162Y144       FDSE                                         r  TMDS_inst/encode_blue/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDSE (Prop_fdse_C_Q)         0.518    -1.963 r  TMDS_inst/encode_blue/q_reg[4]/Q
                         net (fo=1, routed)           1.648    -0.315    TMDS_inst/encode_blue_n_6
    SLICE_X163Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     1.915    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[4]/C
                         clock pessimism             -0.604     1.311    
                         clock uncertainty           -0.215     1.096    
    SLICE_X163Y144       FDRE (Setup_fdre_C_D)       -0.067     1.029    TMDS_inst/TmdsBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          1.029    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.456ns (21.225%)  route 1.692ns (78.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 1.915 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.832    -2.481    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X161Y144       FDSE                                         r  TMDS_inst/encode_blue/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y144       FDSE (Prop_fdse_C_Q)         0.456    -2.025 r  TMDS_inst/encode_blue/q_reg[2]/Q
                         net (fo=1, routed)           1.692    -0.333    TMDS_inst/encode_blue_n_8
    SLICE_X160Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     1.915    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/C
                         clock pessimism             -0.604     1.311    
                         clock uncertainty           -0.215     1.096    
    SLICE_X160Y144       FDRE (Setup_fdre_C_D)       -0.067     1.029    TMDS_inst/TmdsBlue_reg[2]
  -------------------------------------------------------------------
                         required time                          1.029    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.518ns (24.157%)  route 1.626ns (75.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.831    -2.482    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X162Y141       FDSE                                         r  TMDS_inst/encode_red/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDSE (Prop_fdse_C_Q)         0.518    -1.964 r  TMDS_inst/encode_red/q_reg[0]/Q
                         net (fo=1, routed)           1.626    -0.338    TMDS_inst/encode_red_n_9
    SLICE_X163Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism             -0.604     1.310    
                         clock uncertainty           -0.215     1.095    
    SLICE_X163Y141       FDRE (Setup_fdre_C_D)       -0.067     1.028    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.518ns (24.341%)  route 1.610ns (75.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 1.915 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.832    -2.481    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X162Y144       FDSE                                         r  TMDS_inst/encode_blue/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDSE (Prop_fdse_C_Q)         0.518    -1.963 r  TMDS_inst/encode_blue/q_reg[5]/Q
                         net (fo=1, routed)           1.610    -0.353    TMDS_inst/encode_blue_n_5
    SLICE_X163Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     1.915    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y144       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/C
                         clock pessimism             -0.604     1.311    
                         clock uncertainty           -0.215     1.096    
    SLICE_X163Y144       FDRE (Setup_fdre_C_D)       -0.081     1.015    TMDS_inst/TmdsBlue_reg[5]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.518ns (24.328%)  route 1.611ns (75.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.829    -2.484    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y142       FDSE                                         r  TMDS_inst/encode_red/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y142       FDSE (Prop_fdse_C_Q)         0.518    -1.966 r  TMDS_inst/encode_red/q_reg[1]/Q
                         net (fo=1, routed)           1.611    -0.355    TMDS_inst/encode_red_n_8
    SLICE_X163Y142       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y142       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
                         clock pessimism             -0.604     1.310    
                         clock uncertainty           -0.215     1.095    
    SLICE_X163Y142       FDRE (Setup_fdre_C_D)       -0.081     1.014    TMDS_inst/TmdsRed_reg[1]
  -------------------------------------------------------------------
                         required time                          1.014    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.419ns (21.385%)  route 1.540ns (78.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 1.914 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.831    -2.482    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y141       FDSE                                         r  TMDS_inst/encode_red/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDSE (Prop_fdse_C_Q)         0.419    -2.063 r  TMDS_inst/encode_red/q_reg[8]/Q
                         net (fo=1, routed)           1.540    -0.523    TMDS_inst/encode_red_n_1
    SLICE_X160Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.712     1.914    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X160Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/C
                         clock pessimism             -0.604     1.310    
                         clock uncertainty           -0.215     1.095    
    SLICE_X160Y141       FDRE (Setup_fdre_C_D)       -0.236     0.859    TMDS_inst/TmdsRed_reg[8]
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.518ns (23.858%)  route 1.653ns (76.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 1.915 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.481ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          1.832    -2.481    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X162Y144       FDSE                                         r  TMDS_inst/encode_blue/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDSE (Prop_fdse_C_Q)         0.518    -1.963 r  TMDS_inst/encode_blue/q_reg[7]/Q
                         net (fo=1, routed)           1.653    -0.310    TMDS_inst/encode_blue_n_3
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     1.915    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/C
                         clock pessimism             -0.604     1.311    
                         clock uncertainty           -0.215     1.096    
    SLICE_X162Y143       FDRE (Setup_fdre_C_D)       -0.013     1.083    TMDS_inst/TmdsBlue_reg[7]
  -------------------------------------------------------------------
                         required time                          1.083    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  1.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.183%)  route 0.634ns (81.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.648    -0.587    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X163Y143       FDSE                                         r  TMDS_inst/encode_blue/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  TMDS_inst/encode_blue/q_reg[1]/Q
                         net (fo=1, routed)           0.634     0.188    TMDS_inst/encode_blue_n_9
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921    -0.359    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/C
                         clock pessimism              0.097    -0.262    
                         clock uncertainty            0.215    -0.048    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.087     0.039    TMDS_inst/TmdsBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.164ns (21.890%)  route 0.585ns (78.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.620    -0.615    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X152Y141       FDSE                                         r  TMDS_inst/encode_green/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y141       FDSE (Prop_fdse_C_Q)         0.164    -0.451 r  TMDS_inst/encode_green/q_reg[2]/Q
                         net (fo=1, routed)           0.585     0.134    TMDS_inst/encode_green_n_7
    SLICE_X155Y142       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.892    -0.388    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y142       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/C
                         clock pessimism              0.097    -0.291    
                         clock uncertainty            0.215    -0.077    
    SLICE_X155Y142       FDRE (Hold_fdre_C_D)         0.047    -0.030    TMDS_inst/TmdsGreen_reg[2]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.337%)  route 0.628ns (81.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.648    -0.587    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X161Y143       FDSE                                         r  TMDS_inst/encode_blue/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y143       FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  TMDS_inst/encode_blue/q_reg[6]/Q
                         net (fo=1, routed)           0.628     0.182    TMDS_inst/encode_blue_n_4
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921    -0.359    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/C
                         clock pessimism              0.097    -0.262    
                         clock uncertainty            0.215    -0.048    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.063     0.015    TMDS_inst/TmdsBlue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.148ns (20.385%)  route 0.578ns (79.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.648    -0.587    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X162Y144       FDSE                                         r  TMDS_inst/encode_blue/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDSE (Prop_fdse_C_Q)         0.148    -0.439 r  TMDS_inst/encode_blue/q_reg[8]/Q
                         net (fo=1, routed)           0.578     0.139    TMDS_inst/encode_blue_n_2
    SLICE_X161Y142       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X161Y142       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism              0.097    -0.263    
                         clock uncertainty            0.215    -0.049    
    SLICE_X161Y142       FDRE (Hold_fdre_C_D)         0.017    -0.032    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.148ns (19.605%)  route 0.607ns (80.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.620    -0.615    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X154Y142       FDSE                                         r  TMDS_inst/encode_green/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y142       FDSE (Prop_fdse_C_Q)         0.148    -0.467 r  TMDS_inst/encode_green/q_reg[8]/Q
                         net (fo=1, routed)           0.607     0.140    TMDS_inst/encode_green_n_1
    SLICE_X157Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y143       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism              0.097    -0.263    
                         clock uncertainty            0.215    -0.049    
    SLICE_X157Y143       FDRE (Hold_fdre_C_D)         0.016    -0.033    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.288%)  route 0.630ns (81.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.646    -0.589    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X157Y141       FDSE                                         r  TMDS_inst/encode_red/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y141       FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  TMDS_inst/encode_red/q_reg[3]/Q
                         net (fo=1, routed)           0.630     0.182    TMDS_inst/encode_red_n_6
    SLICE_X158Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/C
                         clock pessimism              0.097    -0.264    
                         clock uncertainty            0.215    -0.050    
    SLICE_X158Y141       FDRE (Hold_fdre_C_D)         0.052     0.002    TMDS_inst/TmdsRed_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.632%)  route 0.631ns (79.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.620    -0.615    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X154Y142       FDSE                                         r  TMDS_inst/encode_green/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y142       FDSE (Prop_fdse_C_Q)         0.164    -0.451 r  TMDS_inst/encode_green/q_reg[6]/Q
                         net (fo=1, routed)           0.631     0.180    TMDS_inst/encode_green_n_3
    SLICE_X155Y142       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.892    -0.388    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y142       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/C
                         clock pessimism              0.097    -0.291    
                         clock uncertainty            0.215    -0.077    
    SLICE_X155Y142       FDRE (Hold_fdre_C_D)         0.076    -0.001    TMDS_inst/TmdsGreen_reg[6]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.357%)  route 0.671ns (82.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.647    -0.588    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X161Y141       FDSE                                         r  TMDS_inst/encode_red/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDSE (Prop_fdse_C_Q)         0.141    -0.447 r  TMDS_inst/encode_red/q_reg[2]/Q
                         net (fo=1, routed)           0.671     0.224    TMDS_inst/encode_red_n_7
    SLICE_X163Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y141       FDRE                                         r  TMDS_inst/TmdsRed_reg[2]/C
                         clock pessimism              0.097    -0.263    
                         clock uncertainty            0.215    -0.049    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.066     0.017    TMDS_inst/TmdsRed_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.001%)  route 0.699ns (80.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.647    -0.588    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X162Y141       FDSE                                         r  TMDS_inst/encode_red/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDSE (Prop_fdse_C_Q)         0.164    -0.424 r  TMDS_inst/encode_red/q_reg[6]/Q
                         net (fo=1, routed)           0.699     0.275    TMDS_inst/encode_red_n_3
    SLICE_X163Y142       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.920    -0.360    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X163Y142       FDRE                                         r  TMDS_inst/TmdsRed_reg[6]/C
                         clock pessimism              0.097    -0.263    
                         clock uncertainty            0.215    -0.049    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.070     0.021    TMDS_inst/TmdsRed_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.596%)  route 0.709ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=99, routed)          0.648    -0.587    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X163Y143       FDSE                                         r  TMDS_inst/encode_blue/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  TMDS_inst/encode_blue/q_reg[0]/Q
                         net (fo=1, routed)           0.709     0.262    TMDS_inst/encode_blue_n_10
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921    -0.359    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X162Y143       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/C
                         clock pessimism              0.097    -0.262    
                         clock uncertainty            0.215    -0.048    
    SLICE_X162Y143       FDRE (Hold_fdre_C_D)         0.052     0.004    TMDS_inst/TmdsBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.258    





