# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../exp3a.gen/sources_1/ip/block_ram/sim/block_ram.v" \
"../../../../../dc_env/exp3/block_ram_top.v" \
"../../../../../dc_env/exp3/ram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
