TOPLEVEL_LANG = verilog
VERILOG_SOURCES = and16.v ../nand/nand.v ../not/not.v ../and/and.v
TOPLEVEL = and_16
MODULE = and16_test
SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
