INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 17:57:55 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 oehb6/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mem_controller0/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.283ns (32.011%)  route 2.725ns (67.989%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=628, unset)          0.537     0.537    oehb6/clk
                         FDCE                                         r  oehb6/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  oehb6/data_reg_reg[2]/Q
                         net (fo=3, unplaced)         0.545     1.257    oehb6/Q[2]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.380 f  oehb6/end_valid_INST_0_i_1/O
                         net (fo=15, unplaced)        0.323     1.703    control_merge4/fork_C1/generateBlocks[0].regblock/a_we0_INST_0_i_3_2
                         LUT6 (Prop_lut6_I5_O)        0.043     1.746 f  control_merge4/fork_C1/generateBlocks[0].regblock/a_we0_INST_0_i_7/O
                         net (fo=2, unplaced)         0.418     2.164    control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_i_3__1_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.207 f  control_merge5/fork_C1/generateBlocks[1].regblock/a_we0_INST_0_i_3/O
                         net (fo=5, unplaced)         0.435     2.642    control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     2.685 r  control_merge5/fork_C1/generateBlocks[1].regblock/a_we0_INST_0_i_2/O
                         net (fo=18, unplaced)        0.327     3.012    mc_load0/Buffer_2/a_we0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.055 f  mc_load0/Buffer_2/a_we0_INST_0/O
                         net (fo=63, unplaced)        0.358     3.413    tehb5/counter1_reg[3]
                         LUT4 (Prop_lut4_I3_O)        0.051     3.464 r  tehb5/minusOp__0_carry_i_1/O
                         net (fo=1, unplaced)         0.000     3.464    mem_controller0/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.265     3.729 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.736    mem_controller0/minusOp__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.790 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.790    mem_controller0/minusOp__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.844 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.844    mem_controller0/minusOp__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.898 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.898    mem_controller0/minusOp__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.952 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.952    mem_controller0/minusOp__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.006 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.006    mem_controller0/minusOp__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.060 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    mem_controller0/minusOp__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.233 r  mem_controller0/minusOp__0_carry__6/O[1]
                         net (fo=2, unplaced)         0.312     4.545    mem_controller0/counter[29]
                         FDCE                                         r  mem_controller0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=628, unset)          0.510     6.510    mem_controller0/clk
                         FDCE                                         r  mem_controller0/counter_reg[29]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_D)       -0.141     6.334    mem_controller0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          6.334    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                  1.789    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2474.941 ; gain = 189.887 ; free physical = 188285 ; free virtual = 249617
