// Seed: 334509985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  reg   id_5;
  logic id_6;
  initial begin
    id_5 <= 1;
  end
endmodule
