{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602997257596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602997257596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 13:00:57 2020 " "Processing started: Sun Oct 18 13:00:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602997257596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602997257596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Moore_Model -c Moore_Model " "Command: quartus_map --read_settings_files=on --write_settings_files=off Moore_Model -c Moore_Model" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602997257596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1602997258029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s0 S0 Moore_Model.v(3) " "Verilog HDL Declaration information at Moore_Model.v(3): object \"s0\" differs only in case from object \"S0\" in the same scope" {  } { { "Moore_Model.v" "" { Text "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/Moore_Model.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1602997258082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s1 S1 Moore_Model.v(3) " "Verilog HDL Declaration information at Moore_Model.v(3): object \"s1\" differs only in case from object \"S1\" in the same scope" {  } { { "Moore_Model.v" "" { Text "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/Moore_Model.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1602997258082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_model.v 1 1 " "Found 1 design units, including 1 entities, in source file moore_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 Moore_Model " "Found entity 1: Moore_Model" {  } { { "Moore_Model.v" "" { Text "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/Moore_Model.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602997258082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602997258082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Moore_Model " "Elaborating entity \"Moore_Model\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602997258113 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s1 Moore_Model.v(3) " "Output port \"s1\" at Moore_Model.v(3) has no driver" {  } { { "Moore_Model.v" "" { Text "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/Moore_Model.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1602997258113 "|Moore_Model"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s0 Moore_Model.v(3) " "Output port \"s0\" at Moore_Model.v(3) has no driver" {  } { { "Moore_Model.v" "" { Text "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/Moore_Model.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1602997258113 "|Moore_Model"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s1 GND " "Pin \"s1\" is stuck at GND" {  } { { "Moore_Model.v" "" { Text "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/Moore_Model.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602997258637 "|Moore_Model|s1"} { "Warning" "WMLS_MLS_STUCK_PIN" "s0 GND " "Pin \"s0\" is stuck at GND" {  } { { "Moore_Model.v" "" { Text "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/Moore_Model.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602997258637 "|Moore_Model|s0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602997258637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1602997258753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1602997258869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/output_files/Moore_Model.map.smsg " "Generated suppressed messages file D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_2/output_files/Moore_Model.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1602997258915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602997259053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602997259053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602997259132 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602997259132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602997259132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602997259132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602997259185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 13:00:59 2020 " "Processing ended: Sun Oct 18 13:00:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602997259185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602997259185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602997259185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602997259185 ""}
