{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@362:384@HdlStmProcess", "        sync_id_pending <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge clk) begin\n    if (up_sw_resetn == 1'b0) begin\n      offload_sync_id <= 'h00;\n      offload_sync_id_pending <= 1'b0;\n    end else begin\n      if (offload_sync_fifo_valid == 1'b1) begin\n        offload_sync_id <= offload_sync_fifo_data;\n        offload_sync_id_pending <= 1'b1;\n      end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[3] == 1'b1) begin\n        offload_sync_id_pending <= 1'b0;\n      end\n    end\n  end\n\n  generate if (ASYNC_SPI_CLK) begin\n\n    wire spi_reset;\n    ad_rst i_spi_resetn (\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@348:370", "      8'h41: up_rdata_ff <= {offload0_enabled_s};\n      default: up_rdata_ff <= 'h00;\n    endcase\n  end\n\n  always @(posedge clk) begin\n    if (up_sw_resetn == 1'b0) begin\n      sync_id <= 'h00;\n      sync_id_pending <= 1'b0;\n    end else begin\n      if (sync_fifo_valid == 1'b1) begin\n        sync_id <= sync_fifo_data;\n        sync_id_pending <= 1'b1;\n      end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[3] == 1'b1) begin\n        sync_id_pending <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge clk) begin\n    if (up_sw_resetn == 1'b0) begin\n      offload_sync_id <= 'h00;\n      offload_sync_id_pending <= 1'b0;\n"]], "Diff Content": {"Delete": [[375, "      end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[3] == 1'b1) begin\n"]], "Add": [[375, "      end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[4] == 1'b1) begin\n"]]}}