|poseidon_top
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => apple1_mist:guest_top.CLOCK_27
LED <= apple1_mist:guest_top.LED
VGA_R[0] <= apple1_mist:guest_top.VGA_R[0]
VGA_R[1] <= apple1_mist:guest_top.VGA_R[1]
VGA_R[2] <= apple1_mist:guest_top.VGA_R[2]
VGA_R[3] <= apple1_mist:guest_top.VGA_R[3]
VGA_R[4] <= apple1_mist:guest_top.VGA_R[4]
VGA_R[5] <= apple1_mist:guest_top.VGA_R[5]
VGA_G[0] <= apple1_mist:guest_top.VGA_G[0]
VGA_G[1] <= apple1_mist:guest_top.VGA_G[1]
VGA_G[2] <= apple1_mist:guest_top.VGA_G[2]
VGA_G[3] <= apple1_mist:guest_top.VGA_G[3]
VGA_G[4] <= apple1_mist:guest_top.VGA_G[4]
VGA_G[5] <= apple1_mist:guest_top.VGA_G[5]
VGA_B[0] <= apple1_mist:guest_top.VGA_B[0]
VGA_B[1] <= apple1_mist:guest_top.VGA_B[1]
VGA_B[2] <= apple1_mist:guest_top.VGA_B[2]
VGA_B[3] <= apple1_mist:guest_top.VGA_B[3]
VGA_B[4] <= apple1_mist:guest_top.VGA_B[4]
VGA_B[5] <= apple1_mist:guest_top.VGA_B[5]
VGA_HS <= apple1_mist:guest_top.VGA_HS
VGA_VS <= apple1_mist:guest_top.VGA_VS
SPI_SCK => apple1_mist:guest_top.SPI_SCK
SPI_DO <> SPI_DO
SPI_DI => apple1_mist:guest_top.SPI_DI
SPI_SS2 => apple1_mist:guest_top.SPI_SS2
SPI_SS3 => apple1_mist:guest_top.SPI_SS3
CONF_DATA0 => apple1_mist:guest_top.CONF_DATA0
SPI_SS4 => ~NO_FANOUT~
SDRAM_A[0] <= <GND>
SDRAM_A[1] <= <GND>
SDRAM_A[2] <= <GND>
SDRAM_A[3] <= <GND>
SDRAM_A[4] <= <GND>
SDRAM_A[5] <= <GND>
SDRAM_A[6] <= <GND>
SDRAM_A[7] <= <GND>
SDRAM_A[8] <= <GND>
SDRAM_A[9] <= <GND>
SDRAM_A[10] <= <GND>
SDRAM_A[11] <= <GND>
SDRAM_A[12] <= <GND>
SDRAM_DQ[0] <> <UNC>
SDRAM_DQ[1] <> <UNC>
SDRAM_DQ[2] <> <UNC>
SDRAM_DQ[3] <> <UNC>
SDRAM_DQ[4] <> <UNC>
SDRAM_DQ[5] <> <UNC>
SDRAM_DQ[6] <> <UNC>
SDRAM_DQ[7] <> <UNC>
SDRAM_DQ[8] <> <UNC>
SDRAM_DQ[9] <> <UNC>
SDRAM_DQ[10] <> <UNC>
SDRAM_DQ[11] <> <UNC>
SDRAM_DQ[12] <> <UNC>
SDRAM_DQ[13] <> <UNC>
SDRAM_DQ[14] <> <UNC>
SDRAM_DQ[15] <> <UNC>
SDRAM_DQML <= <GND>
SDRAM_DQMH <= <GND>
SDRAM_nWE <= <GND>
SDRAM_nCAS <= <GND>
SDRAM_nRAS <= <GND>
SDRAM_nCS <= <GND>
SDRAM_BA[0] <= <GND>
SDRAM_BA[1] <= <GND>
SDRAM_CLK <= <GND>
SDRAM_CKE <= <GND>
AUDIO_L <= <GND>
AUDIO_R <= <GND>
I2S_BCK <= <GND>
I2S_LRCK <= <GND>
I2S_DATA <= <GND>
AUDIO_IN => ~NO_FANOUT~
UART_RX => ~NO_FANOUT~
UART_TX <= <GND>


|poseidon_top|apple1_mist:guest_top
LED <= <VCC>
VGA_R[0] <= video_mixer:video_mixer.VGA_R
VGA_R[1] <= video_mixer:video_mixer.VGA_R
VGA_R[2] <= video_mixer:video_mixer.VGA_R
VGA_R[3] <= video_mixer:video_mixer.VGA_R
VGA_R[4] <= video_mixer:video_mixer.VGA_R
VGA_R[5] <= video_mixer:video_mixer.VGA_R
VGA_G[0] <= video_mixer:video_mixer.VGA_G
VGA_G[1] <= video_mixer:video_mixer.VGA_G
VGA_G[2] <= video_mixer:video_mixer.VGA_G
VGA_G[3] <= video_mixer:video_mixer.VGA_G
VGA_G[4] <= video_mixer:video_mixer.VGA_G
VGA_G[5] <= video_mixer:video_mixer.VGA_G
VGA_B[0] <= video_mixer:video_mixer.VGA_B
VGA_B[1] <= video_mixer:video_mixer.VGA_B
VGA_B[2] <= video_mixer:video_mixer.VGA_B
VGA_B[3] <= video_mixer:video_mixer.VGA_B
VGA_B[4] <= video_mixer:video_mixer.VGA_B
VGA_B[5] <= video_mixer:video_mixer.VGA_B
VGA_HS <= video_mixer:video_mixer.VGA_HS
VGA_VS <= video_mixer:video_mixer.VGA_VS
SPI_SCK => SPI_SCK.IN2
SPI_DO <= mist_io:mist_io.SPI_DO
SPI_DI => SPI_DI.IN2
SPI_SS2 => SPI_SS2.IN1
SPI_SS3 => SPI_SS3.IN1
CONF_DATA0 => CONF_DATA0.IN1
CLOCK_27 => CLOCK_27.IN1


|poseidon_top|apple1_mist:guest_top|pll:pll
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|poseidon_top|apple1_mist:guest_top|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|poseidon_top|apple1_mist:guest_top|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|poseidon_top|apple1_mist:guest_top|apple1:apple1
clk25 => clk25.IN9
rst_n => rst_n.IN2
uart_rx => uart_rx.IN1
uart_tx <= uart:my_uart.uart_tx
uart_cts <= uart:my_uart.uart_cts
ps2_clk => ps2_clk.IN1
ps2_din => ps2_din.IN1
ps2_select => comb.IN1
ps2_select => comb.IN1
vga_h_sync <= vga:vga.vga_h_sync
vga_v_sync <= vga:vga.vga_v_sync
vga_red <= vga:vga.vga_red
vga_grn <= vga:vga.vga_grn
vga_blu <= vga:vga.vga_blu
vga_cls => vga_cls.IN1
pc_monitor[0] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[1] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[2] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[3] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[4] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[5] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[6] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[7] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[8] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[9] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[10] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[11] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[12] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[13] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[14] <= arlet_6502:arlet_6502.pc_monitor
pc_monitor[15] <= arlet_6502:arlet_6502.pc_monitor


|poseidon_top|apple1_mist:guest_top|apple1:apple1|clock:clock
clk25 => cpu_clken~reg0.CLK
clk25 => clk_div[0].CLK
clk25 => clk_div[1].CLK
clk25 => clk_div[2].CLK
clk25 => clk_div[3].CLK
clk25 => clk_div[4].CLK
rst_n => always0.IN1
cpu_clken <= cpu_clken~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset
clk25 => hard_reset.CLK
clk25 => reset_cnt[0].CLK
clk25 => reset_cnt[1].CLK
clk25 => reset_cnt[2].CLK
clk25 => reset_cnt[3].CLK
clk25 => reset_cnt[4].CLK
clk25 => reset_cnt[5].CLK
rst_n => reset_cnt.OUTPUTSELECT
rst_n => reset_cnt.OUTPUTSELECT
rst_n => reset_cnt.OUTPUTSELECT
rst_n => reset_cnt.OUTPUTSELECT
rst_n => reset_cnt.OUTPUTSELECT
rst_n => reset_cnt.OUTPUTSELECT
rst_n => hard_reset.OUTPUTSELECT
enable => reset_cnt.OUTPUTSELECT
enable => reset_cnt.OUTPUTSELECT
enable => reset_cnt.OUTPUTSELECT
enable => reset_cnt.OUTPUTSELECT
enable => reset_cnt.OUTPUTSELECT
enable => reset_cnt.OUTPUTSELECT
enable => hard_reset.OUTPUTSELECT
rst <= hard_reset.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502
clk => clk.IN1
enable => ab[15]~reg0.ENA
enable => ab[14]~reg0.ENA
enable => ab[13]~reg0.ENA
enable => ab[12]~reg0.ENA
enable => ab[11]~reg0.ENA
enable => ab[10]~reg0.ENA
enable => ab[9]~reg0.ENA
enable => ab[8]~reg0.ENA
enable => ab[7]~reg0.ENA
enable => ab[6]~reg0.ENA
enable => ab[5]~reg0.ENA
enable => ab[4]~reg0.ENA
enable => ab[3]~reg0.ENA
enable => ab[2]~reg0.ENA
enable => ab[1]~reg0.ENA
enable => ab[0]~reg0.ENA
enable => dbo[7]~reg0.ENA
enable => dbo[6]~reg0.ENA
enable => dbo[5]~reg0.ENA
enable => dbo[4]~reg0.ENA
enable => dbo[3]~reg0.ENA
enable => dbo[2]~reg0.ENA
enable => dbo[1]~reg0.ENA
enable => dbo[0]~reg0.ENA
enable => we~reg0.ENA
rst => rst.IN1
ab[0] <= ab[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[1] <= ab[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[2] <= ab[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[3] <= ab[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[4] <= ab[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[5] <= ab[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[6] <= ab[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[7] <= ab[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[8] <= ab[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[9] <= ab[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[10] <= ab[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[11] <= ab[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[12] <= ab[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[13] <= ab[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[14] <= ab[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ab[15] <= ab[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[0] => dbi[0].IN1
dbi[1] => dbi[1].IN1
dbi[2] => dbi[2].IN1
dbi[3] => dbi[3].IN1
dbi[4] => dbi[4].IN1
dbi[5] => dbi[5].IN1
dbi[6] => dbi[6].IN1
dbi[7] => dbi[7].IN1
dbo[0] <= dbo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[1] <= dbo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[2] <= dbo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[3] <= dbo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[4] <= dbo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[5] <= dbo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[6] <= dbo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[7] <= dbo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we <= we~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_n => _.IN1
nmi_n => _.IN1
ready => ready.IN1
pc_monitor[0] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[1] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[2] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[3] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[4] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[5] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[6] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[7] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[8] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[9] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[10] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[11] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[12] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[13] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[14] <= cpu:arlet_cpu.PC_MONITOR
pc_monitor[15] <= cpu:arlet_cpu.PC_MONITOR


|poseidon_top|apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu
clk => clk.IN1
reset => IRHOLD_valid.OUTPUTSELECT
reset => res.OUTPUTSELECT
reset => AXYS[0][0].ACLR
reset => AXYS[0][1].ACLR
reset => AXYS[0][2].ACLR
reset => AXYS[0][3].ACLR
reset => AXYS[0][4].ACLR
reset => AXYS[0][5].ACLR
reset => AXYS[0][6].ACLR
reset => AXYS[0][7].ACLR
reset => AXYS[1][0].ACLR
reset => AXYS[1][1].ACLR
reset => AXYS[1][2].ACLR
reset => AXYS[1][3].ACLR
reset => AXYS[1][4].ACLR
reset => AXYS[1][5].ACLR
reset => AXYS[1][6].ACLR
reset => AXYS[1][7].ACLR
reset => AXYS[2][0].ACLR
reset => AXYS[2][1].ACLR
reset => AXYS[2][2].ACLR
reset => AXYS[2][3].ACLR
reset => AXYS[2][4].ACLR
reset => AXYS[2][5].ACLR
reset => AXYS[2][6].ACLR
reset => AXYS[2][7].ACLR
reset => AXYS[3][0].ACLR
reset => AXYS[3][1].ACLR
reset => AXYS[3][2].ACLR
reset => AXYS[3][3].ACLR
reset => AXYS[3][4].ACLR
reset => AXYS[3][5].ACLR
reset => AXYS[3][6].ACLR
reset => AXYS[3][7].ACLR
reset => state~4.DATAIN
reset => IRHOLD[0].ENA
reset => IRHOLD[1].ENA
reset => IRHOLD[2].ENA
reset => IRHOLD[3].ENA
reset => IRHOLD[4].ENA
reset => IRHOLD[5].ENA
reset => IRHOLD[6].ENA
reset => IRHOLD[7].ENA
AB[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
AB[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
AB[2] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
AB[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
AB[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
AB[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
AB[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
AB[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
AB[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
AB[9] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
AB[10] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
AB[11] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
AB[12] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
AB[13] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
AB[14] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
AB[15] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
DI[0] => DIMUX[0].DATAA
DI[0] => DIHOLD[0].DATAIN
DI[1] => DIMUX[1].DATAA
DI[1] => DIHOLD[1].DATAIN
DI[2] => DIMUX[2].DATAA
DI[2] => DIHOLD[2].DATAIN
DI[3] => DIMUX[3].DATAA
DI[3] => DIHOLD[3].DATAIN
DI[4] => DIMUX[4].DATAA
DI[4] => DIHOLD[4].DATAIN
DI[5] => DIMUX[5].DATAA
DI[5] => DIHOLD[5].DATAIN
DI[6] => DIMUX[6].DATAA
DI[6] => DIHOLD[6].DATAIN
DI[7] => DIMUX[7].DATAA
DI[7] => DIHOLD[7].DATAIN
DO[0] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
WE <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
IRQ => always0.IN1
IRQ => DO.IN1
NMI => always49.IN1
NMI => NMI_1.DATAIN
RDY => RDY.IN1
PC_MONITOR[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC_MONITOR[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|ALU:ALU
clk => HC~reg0.CLK
clk => N~reg0.CLK
clk => CO~reg0.CLK
clk => OUT[0]~reg0.CLK
clk => OUT[1]~reg0.CLK
clk => OUT[2]~reg0.CLK
clk => OUT[3]~reg0.CLK
clk => OUT[4]~reg0.CLK
clk => OUT[5]~reg0.CLK
clk => OUT[6]~reg0.CLK
clk => OUT[7]~reg0.CLK
clk => BI7.CLK
clk => AI7.CLK
op[0] => Mux0.IN4
op[0] => Mux1.IN4
op[0] => Mux2.IN4
op[0] => Mux3.IN4
op[0] => Mux4.IN4
op[0] => Mux5.IN4
op[0] => Mux6.IN4
op[0] => Mux7.IN4
op[1] => Mux0.IN3
op[1] => Mux1.IN3
op[1] => Mux2.IN3
op[1] => Mux3.IN3
op[1] => Mux4.IN3
op[1] => Mux5.IN3
op[1] => Mux6.IN3
op[1] => Mux7.IN3
op[2] => Mux8.IN3
op[2] => Mux9.IN3
op[2] => Mux10.IN3
op[2] => Mux11.IN3
op[2] => Mux12.IN3
op[2] => Mux13.IN3
op[2] => Mux14.IN3
op[2] => Mux15.IN3
op[2] => Equal0.IN1
op[3] => Mux8.IN2
op[3] => Mux9.IN2
op[3] => Mux10.IN2
op[3] => Mux11.IN2
op[3] => Mux12.IN2
op[3] => Mux13.IN2
op[3] => Mux14.IN2
op[3] => Mux15.IN2
op[3] => Equal0.IN0
right => comb.IN1
right => temp_logic[8].OUTPUTSELECT
right => temp_logic[7].OUTPUTSELECT
right => temp_logic[6].OUTPUTSELECT
right => temp_logic[5].OUTPUTSELECT
right => temp_logic[4].OUTPUTSELECT
right => temp_logic[3].OUTPUTSELECT
right => temp_logic[2].OUTPUTSELECT
right => temp_logic[1].OUTPUTSELECT
right => temp_logic[0].OUTPUTSELECT
AI[0] => temp_logic.IN0
AI[0] => temp_logic.IN0
AI[0] => temp_logic.IN0
AI[0] => Mux7.IN5
AI[0] => temp_logic[8].DATAB
AI[1] => temp_logic.IN0
AI[1] => temp_logic.IN0
AI[1] => temp_logic.IN0
AI[1] => Mux6.IN5
AI[1] => temp_logic[0].DATAB
AI[2] => temp_logic.IN0
AI[2] => temp_logic.IN0
AI[2] => temp_logic.IN0
AI[2] => Mux5.IN5
AI[2] => temp_logic[1].DATAB
AI[3] => temp_logic.IN0
AI[3] => temp_logic.IN0
AI[3] => temp_logic.IN0
AI[3] => Mux4.IN5
AI[3] => temp_logic[2].DATAB
AI[4] => temp_logic.IN0
AI[4] => temp_logic.IN0
AI[4] => temp_logic.IN0
AI[4] => Mux3.IN5
AI[4] => temp_logic[3].DATAB
AI[5] => temp_logic.IN0
AI[5] => temp_logic.IN0
AI[5] => temp_logic.IN0
AI[5] => Mux2.IN5
AI[5] => temp_logic[4].DATAB
AI[6] => temp_logic.IN0
AI[6] => temp_logic.IN0
AI[6] => temp_logic.IN0
AI[6] => Mux1.IN5
AI[6] => temp_logic[5].DATAB
AI[7] => temp_logic.IN0
AI[7] => temp_logic.IN0
AI[7] => temp_logic.IN0
AI[7] => Mux0.IN5
AI[7] => temp_logic[6].DATAB
AI[7] => AI7.DATAIN
BI[0] => temp_logic.IN1
BI[0] => temp_logic.IN1
BI[0] => temp_logic.IN1
BI[0] => Mux15.IN4
BI[0] => Mux15.IN1
BI[1] => temp_logic.IN1
BI[1] => temp_logic.IN1
BI[1] => temp_logic.IN1
BI[1] => Mux14.IN4
BI[1] => Mux14.IN1
BI[2] => temp_logic.IN1
BI[2] => temp_logic.IN1
BI[2] => temp_logic.IN1
BI[2] => Mux13.IN4
BI[2] => Mux13.IN1
BI[3] => temp_logic.IN1
BI[3] => temp_logic.IN1
BI[3] => temp_logic.IN1
BI[3] => Mux12.IN4
BI[3] => Mux12.IN1
BI[4] => temp_logic.IN1
BI[4] => temp_logic.IN1
BI[4] => temp_logic.IN1
BI[4] => Mux11.IN4
BI[4] => Mux11.IN1
BI[5] => temp_logic.IN1
BI[5] => temp_logic.IN1
BI[5] => temp_logic.IN1
BI[5] => Mux10.IN4
BI[5] => Mux10.IN1
BI[6] => temp_logic.IN1
BI[6] => temp_logic.IN1
BI[6] => temp_logic.IN1
BI[6] => Mux9.IN4
BI[6] => Mux9.IN1
BI[7] => temp_logic.IN1
BI[7] => temp_logic.IN1
BI[7] => temp_logic.IN1
BI[7] => Mux8.IN4
BI[7] => Mux8.IN1
CI => adder_CI.DATAA
CI => temp_logic[7].DATAB
CO <= CO~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCD => HC9.IN1
BCD => CO9.IN1
OUT[0] <= OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE
Z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
N <= N~reg0.DB_MAX_OUTPUT_PORT_TYPE
HC <= HC~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDY => HC~reg0.ENA
RDY => N~reg0.ENA
RDY => CO~reg0.ENA
RDY => OUT[0]~reg0.ENA
RDY => OUT[1]~reg0.ENA
RDY => OUT[2]~reg0.ENA
RDY => OUT[3]~reg0.ENA
RDY => OUT[4]~reg0.ENA
RDY => OUT[5]~reg0.ENA
RDY => OUT[6]~reg0.ENA
RDY => OUT[7]~reg0.ENA
RDY => BI7.ENA
RDY => AI7.ENA


|poseidon_top|apple1_mist:guest_top|apple1:apple1|ram:ram
clk => ram_data.we_a.CLK
clk => ram_data.waddr_a[12].CLK
clk => ram_data.waddr_a[11].CLK
clk => ram_data.waddr_a[10].CLK
clk => ram_data.waddr_a[9].CLK
clk => ram_data.waddr_a[8].CLK
clk => ram_data.waddr_a[7].CLK
clk => ram_data.waddr_a[6].CLK
clk => ram_data.waddr_a[5].CLK
clk => ram_data.waddr_a[4].CLK
clk => ram_data.waddr_a[3].CLK
clk => ram_data.waddr_a[2].CLK
clk => ram_data.waddr_a[1].CLK
clk => ram_data.waddr_a[0].CLK
clk => ram_data.data_a[7].CLK
clk => ram_data.data_a[6].CLK
clk => ram_data.data_a[5].CLK
clk => ram_data.data_a[4].CLK
clk => ram_data.data_a[3].CLK
clk => ram_data.data_a[2].CLK
clk => ram_data.data_a[1].CLK
clk => ram_data.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => ram_data.CLK0
address[0] => ram_data.waddr_a[0].DATAIN
address[0] => ram_data.WADDR
address[0] => ram_data.RADDR
address[1] => ram_data.waddr_a[1].DATAIN
address[1] => ram_data.WADDR1
address[1] => ram_data.RADDR1
address[2] => ram_data.waddr_a[2].DATAIN
address[2] => ram_data.WADDR2
address[2] => ram_data.RADDR2
address[3] => ram_data.waddr_a[3].DATAIN
address[3] => ram_data.WADDR3
address[3] => ram_data.RADDR3
address[4] => ram_data.waddr_a[4].DATAIN
address[4] => ram_data.WADDR4
address[4] => ram_data.RADDR4
address[5] => ram_data.waddr_a[5].DATAIN
address[5] => ram_data.WADDR5
address[5] => ram_data.RADDR5
address[6] => ram_data.waddr_a[6].DATAIN
address[6] => ram_data.WADDR6
address[6] => ram_data.RADDR6
address[7] => ram_data.waddr_a[7].DATAIN
address[7] => ram_data.WADDR7
address[7] => ram_data.RADDR7
address[8] => ram_data.waddr_a[8].DATAIN
address[8] => ram_data.WADDR8
address[8] => ram_data.RADDR8
address[9] => ram_data.waddr_a[9].DATAIN
address[9] => ram_data.WADDR9
address[9] => ram_data.RADDR9
address[10] => ram_data.waddr_a[10].DATAIN
address[10] => ram_data.WADDR10
address[10] => ram_data.RADDR10
address[11] => ram_data.waddr_a[11].DATAIN
address[11] => ram_data.WADDR11
address[11] => ram_data.RADDR11
address[12] => ram_data.waddr_a[12].DATAIN
address[12] => ram_data.WADDR12
address[12] => ram_data.RADDR12
w_en => ram_data.we_a.DATAIN
w_en => ram_data.WE
din[0] => ram_data.data_a[0].DATAIN
din[0] => ram_data.DATAIN
din[1] => ram_data.data_a[1].DATAIN
din[1] => ram_data.DATAIN1
din[2] => ram_data.data_a[2].DATAIN
din[2] => ram_data.DATAIN2
din[3] => ram_data.data_a[3].DATAIN
din[3] => ram_data.DATAIN3
din[4] => ram_data.data_a[4].DATAIN
din[4] => ram_data.DATAIN4
din[5] => ram_data.data_a[5].DATAIN
din[5] => ram_data.DATAIN5
din[6] => ram_data.data_a[6].DATAIN
din[6] => ram_data.DATAIN6
din[7] => ram_data.data_a[7].DATAIN
din[7] => ram_data.DATAIN7
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
address[0] => rom_data.RADDR
address[1] => rom_data.RADDR1
address[2] => rom_data.RADDR2
address[3] => rom_data.RADDR3
address[4] => rom_data.RADDR4
address[5] => rom_data.RADDR5
address[6] => rom_data.RADDR6
address[7] => rom_data.RADDR7
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
address[0] => rom_data.RADDR
address[1] => rom_data.RADDR1
address[2] => rom_data.RADDR2
address[3] => rom_data.RADDR3
address[4] => rom_data.RADDR4
address[5] => rom_data.RADDR5
address[6] => rom_data.RADDR6
address[7] => rom_data.RADDR7
address[8] => rom_data.RADDR8
address[9] => rom_data.RADDR9
address[10] => rom_data.RADDR10
address[11] => rom_data.RADDR11
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|uart:my_uart
clk => clk.IN2
enable => always1.IN1
enable => uart_tx_init.DATAA
rst => rst.IN2
address[0] => Mux0.IN3
address[0] => Decoder0.IN1
address[1] => Mux0.IN2
address[1] => Decoder0.IN0
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_byte.OUTPUTSELECT
w_en => uart_tx_stb.OUTPUTSELECT
w_en => uart_tx_init.OUTPUTSELECT
w_en => always1.IN1
din[0] => uart_tx_byte.DATAB
din[1] => uart_tx_byte.DATAB
din[2] => uart_tx_byte.DATAB
din[3] => uart_tx_byte.DATAB
din[4] => uart_tx_byte.DATAB
din[5] => uart_tx_byte.DATAB
din[6] => uart_tx_byte.DATAB
din[7] => ~NO_FANOUT~
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx => uart_rx.IN1
uart_tx <= async_transmitter:my_tx.TxD
uart_cts <= uart_cts.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx
clk => clk.IN1
rst => rst.IN1
TxD_start => always0.IN1
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_data[0] => TxD_shift.DATAB
TxD_data[1] => TxD_shift.DATAB
TxD_data[2] => TxD_shift.DATAB
TxD_data[3] => TxD_shift.DATAB
TxD_data[4] => TxD_shift.DATAB
TxD_data[5] => TxD_shift.DATAB
TxD_data[6] => TxD_shift.DATAB
TxD_data[7] => TxD_shift.DATAB
TxD <= TxD.DB_MAX_OUTPUT_PORT_TYPE
TxD_busy <= TxD_busy.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|BaudTickGen:tickgen
clk => Acc[1].CLK
clk => Acc[2].CLK
clk => Acc[3].CLK
clk => Acc[4].CLK
clk => Acc[5].CLK
clk => Acc[6].CLK
clk => Acc[7].CLK
clk => Acc[8].CLK
clk => Acc[9].CLK
clk => Acc[10].CLK
clk => Acc[11].CLK
clk => Acc[12].CLK
clk => Acc[13].CLK
clk => Acc[14].CLK
clk => Acc[15].CLK
clk => Acc[16].CLK
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
tick <= Acc[16].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx
clk => clk.IN1
rst => rst.IN1
RxD => RxD_sync[0].DATAIN
RxD_data_ready <= RxD_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[0] <= RxD_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[1] <= RxD_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[2] <= RxD_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[3] <= RxD_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[4] <= RxD_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[5] <= RxD_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[6] <= RxD_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[7] <= RxD_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_idle <= GapCnt[5].DB_MAX_OUTPUT_PORT_TYPE
RxD_endofpacket <= RxD_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|BaudTickGen:tickgen
clk => Acc[4].CLK
clk => Acc[5].CLK
clk => Acc[6].CLK
clk => Acc[7].CLK
clk => Acc[8].CLK
clk => Acc[9].CLK
clk => Acc[10].CLK
clk => Acc[11].CLK
clk => Acc[12].CLK
clk => Acc[13].CLK
clk => Acc[14].CLK
clk => Acc[15].CLK
clk => Acc[16].CLK
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
rst => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
tick <= Acc[16].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard
clk25 => ascii[0].CLK
clk25 => ascii[1].CLK
clk25 => ascii[2].CLK
clk25 => ascii[3].CLK
clk25 => ascii[4].CLK
clk25 => ascii[5].CLK
clk25 => ascii[6].CLK
clk25 => dout[0]~reg0.CLK
clk25 => dout[1]~reg0.CLK
clk25 => dout[2]~reg0.CLK
clk25 => dout[3]~reg0.CLK
clk25 => dout[4]~reg0.CLK
clk25 => dout[5]~reg0.CLK
clk25 => dout[6]~reg0.CLK
clk25 => dout[7]~reg0.CLK
clk25 => shift.CLK
clk25 => ascii_rdy.CLK
clk25 => rx[0].CLK
clk25 => rx[1].CLK
clk25 => rx[2].CLK
clk25 => rx[3].CLK
clk25 => rx[4].CLK
clk25 => rx[5].CLK
clk25 => rx[6].CLK
clk25 => rx[7].CLK
clk25 => rxcnt[0].CLK
clk25 => rxcnt[1].CLK
clk25 => rxcnt[2].CLK
clk25 => rxcnt[3].CLK
clk25 => rxshiftbuf[1].CLK
clk25 => rxshiftbuf[2].CLK
clk25 => rxshiftbuf[3].CLK
clk25 => rxshiftbuf[4].CLK
clk25 => rxshiftbuf[5].CLK
clk25 => rxshiftbuf[6].CLK
clk25 => rxshiftbuf[7].CLK
clk25 => rxshiftbuf[8].CLK
clk25 => rxshiftbuf[9].CLK
clk25 => rxshiftbuf[10].CLK
clk25 => rx_flag.CLK
clk25 => prev_ps2_clkdb.CLK
clk25 => cur_state~1.DATAIN
clk25 => next_state~7.DATAIN
rst => shift.ACLR
rst => ascii_rdy.ACLR
rst => rx[0].ACLR
rst => rx[1].ACLR
rst => rx[2].ACLR
rst => rx[3].ACLR
rst => rx[4].ACLR
rst => rx[5].ACLR
rst => rx[6].ACLR
rst => rx[7].ACLR
rst => next_state.S_KEYE0F0.OUTPUTSELECT
rst => next_state.S_KEYE0.OUTPUTSELECT
rst => next_state.S_KEYF0.OUTPUTSELECT
rst => next_state.S_KEYNORMAL.OUTPUTSELECT
rst => rx_flag.ACLR
rst => prev_ps2_clkdb.ACLR
rst => cur_state~3.DATAIN
rst => rxshiftbuf[10].ENA
rst => rxshiftbuf[9].ENA
rst => rxshiftbuf[8].ENA
rst => rxshiftbuf[7].ENA
rst => rxshiftbuf[6].ENA
rst => rxshiftbuf[5].ENA
rst => rxshiftbuf[4].ENA
rst => rxshiftbuf[3].ENA
rst => rxshiftbuf[2].ENA
rst => rxshiftbuf[1].ENA
rst => rxcnt[3].ENA
rst => rxcnt[2].ENA
rst => rxcnt[1].ENA
rst => rxcnt[0].ENA
rst => ascii[0].ENA
rst => dout[7]~reg0.ENA
rst => dout[6]~reg0.ENA
rst => dout[5]~reg0.ENA
rst => dout[4]~reg0.ENA
rst => dout[3]~reg0.ENA
rst => dout[2]~reg0.ENA
rst => dout[1]~reg0.ENA
rst => dout[0]~reg0.ENA
rst => ascii[6].ENA
rst => ascii[5].ENA
rst => ascii[4].ENA
rst => ascii[3].ENA
rst => ascii[2].ENA
rst => ascii[1].ENA
key_clk => prev_ps2_clkdb.DATAIN
key_clk => always0.IN1
key_din => rxshiftbuf.DATAB
cs => dout.OUTPUTSELECT
cs => dout.OUTPUTSELECT
cs => dout.OUTPUTSELECT
cs => dout.OUTPUTSELECT
cs => dout.OUTPUTSELECT
cs => dout.OUTPUTSELECT
cs => dout.OUTPUTSELECT
cs => dout.OUTPUTSELECT
cs => ascii_rdy.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => dout.OUTPUTSELECT
address => ascii_rdy.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|vga:vga
clk25 => clk25.IN2
enable => always3.IN0
enable => always3.IN0
rst => vram_din[0].OUTPUTSELECT
rst => vram_din[1].OUTPUTSELECT
rst => vram_din[2].OUTPUTSELECT
rst => vram_din[3].OUTPUTSELECT
rst => vram_din[4].OUTPUTSELECT
rst => vram_din[5].OUTPUTSELECT
rst => vram_w_addr[0].OUTPUTSELECT
rst => vram_w_addr[1].OUTPUTSELECT
rst => vram_w_addr[2].OUTPUTSELECT
rst => vram_w_addr[3].OUTPUTSELECT
rst => vram_w_addr[4].OUTPUTSELECT
rst => vram_w_addr[5].OUTPUTSELECT
rst => vram_w_addr[6].OUTPUTSELECT
rst => vram_w_addr[7].OUTPUTSELECT
rst => vram_w_addr[8].OUTPUTSELECT
rst => vram_w_addr[9].OUTPUTSELECT
rst => vram_w_addr[10].OUTPUTSELECT
rst => vram_w_en.OUTPUTSELECT
rst => vram_end_addr[0].ACLR
rst => vram_end_addr[1].ACLR
rst => vram_end_addr[2].ACLR
rst => vram_end_addr[3].PRESET
rst => vram_end_addr[4].PRESET
rst => vram_start_addr[0].ACLR
rst => vram_start_addr[1].ACLR
rst => vram_start_addr[2].ACLR
rst => vram_start_addr[3].ACLR
rst => vram_start_addr[4].ACLR
rst => char_seen.ACLR
rst => v_cursor[0].ACLR
rst => v_cursor[1].ACLR
rst => v_cursor[2].ACLR
rst => v_cursor[3].ACLR
rst => v_cursor[4].ACLR
rst => h_cursor[0].ACLR
rst => h_cursor[1].ACLR
rst => h_cursor[2].ACLR
rst => h_cursor[3].ACLR
rst => h_cursor[4].ACLR
rst => h_cursor[5].ACLR
rst => blink_div[0].ACLR
rst => blink_div[1].ACLR
rst => blink_div[2].ACLR
rst => blink_div[3].ACLR
rst => blink_div[4].ACLR
rst => blink_div[5].ACLR
rst => blink_div[6].ACLR
rst => blink_div[7].ACLR
rst => blink_div[8].ACLR
rst => blink_div[9].ACLR
rst => blink_div[10].ACLR
rst => blink_div[11].ACLR
rst => blink_div[12].ACLR
rst => blink_div[13].ACLR
rst => blink_div[14].ACLR
rst => blink_div[15].ACLR
rst => blink_div[16].ACLR
rst => blink_div[17].ACLR
rst => blink_div[18].ACLR
rst => blink_div[19].ACLR
rst => blink_div[20].ACLR
rst => blink_div[21].ACLR
rst => blink_div[22].ACLR
rst => vram_v_addr[0].ACLR
rst => vram_v_addr[1].ACLR
rst => vram_v_addr[2].ACLR
rst => vram_v_addr[3].ACLR
rst => vram_v_addr[4].ACLR
rst => vram_h_addr[0].ACLR
rst => vram_h_addr[1].ACLR
rst => vram_h_addr[2].ACLR
rst => vram_h_addr[3].ACLR
rst => vram_h_addr[4].ACLR
rst => vram_h_addr[5].ACLR
rst => v_dot[0].ACLR
rst => v_dot[1].ACLR
rst => v_dot[2].ACLR
rst => v_dot[3].ACLR
rst => v_dot[4].ACLR
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => blink.ENA
vga_h_sync <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
vga_red <= vga_red.DB_MAX_OUTPUT_PORT_TYPE
vga_grn <= vga_grn.DB_MAX_OUTPUT_PORT_TYPE
vga_blu <= vga_blu.DB_MAX_OUTPUT_PORT_TYPE
address => char_seen.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_w_addr.OUTPUTSELECT
address => vram_din.OUTPUTSELECT
address => vram_din.OUTPUTSELECT
address => vram_din.OUTPUTSELECT
address => vram_din.OUTPUTSELECT
address => vram_din.OUTPUTSELECT
address => vram_din.OUTPUTSELECT
address => vram_w_en.OUTPUTSELECT
address => h_cursor.OUTPUTSELECT
address => h_cursor.OUTPUTSELECT
address => h_cursor.OUTPUTSELECT
address => h_cursor.OUTPUTSELECT
address => h_cursor.OUTPUTSELECT
address => h_cursor.OUTPUTSELECT
address => v_cursor.OUTPUTSELECT
address => v_cursor.OUTPUTSELECT
address => v_cursor.OUTPUTSELECT
address => v_cursor.OUTPUTSELECT
address => v_cursor.OUTPUTSELECT
w_en => always3.IN1
w_en => always3.IN1
din[0] => Decoder0.IN7
din[0] => vram_din.DATAA
din[1] => Decoder0.IN6
din[1] => vram_din.DATAA
din[2] => Decoder0.IN5
din[2] => vram_din.DATAA
din[3] => Decoder0.IN4
din[3] => vram_din.DATAA
din[4] => Decoder0.IN3
din[4] => vram_din.DATAA
din[5] => Decoder0.IN2
din[6] => Decoder0.IN1
din[6] => vram_din.DATAA
din[7] => Decoder0.IN0
mode[0] => mode[0].IN1
mode[1] => mode[1].IN1
bg_colour[0] => vga_blu.DATAA
bg_colour[1] => vga_grn.DATAA
bg_colour[2] => vga_red.DATAA
fg_colour[0] => vga_blu.DATAB
fg_colour[1] => vga_grn.DATAB
fg_colour[2] => vga_red.DATAB
clr_screen => h_cursor.OUTPUTSELECT
clr_screen => h_cursor.OUTPUTSELECT
clr_screen => h_cursor.OUTPUTSELECT
clr_screen => h_cursor.OUTPUTSELECT
clr_screen => h_cursor.OUTPUTSELECT
clr_screen => h_cursor.OUTPUTSELECT
clr_screen => v_cursor.OUTPUTSELECT
clr_screen => v_cursor.OUTPUTSELECT
clr_screen => v_cursor.OUTPUTSELECT
clr_screen => v_cursor.OUTPUTSELECT
clr_screen => v_cursor.OUTPUTSELECT
clr_screen => vram_start_addr.OUTPUTSELECT
clr_screen => vram_start_addr.OUTPUTSELECT
clr_screen => vram_start_addr.OUTPUTSELECT
clr_screen => vram_start_addr.OUTPUTSELECT
clr_screen => vram_start_addr.OUTPUTSELECT
clr_screen => vram_end_addr.OUTPUTSELECT
clr_screen => vram_end_addr.OUTPUTSELECT
clr_screen => vram_end_addr.OUTPUTSELECT
clr_screen => vram_end_addr.OUTPUTSELECT
clr_screen => vram_end_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_w_addr.OUTPUTSELECT
clr_screen => vram_din.OUTPUTSELECT
clr_screen => vram_din.OUTPUTSELECT
clr_screen => vram_din.OUTPUTSELECT
clr_screen => vram_din.OUTPUTSELECT
clr_screen => vram_din.OUTPUTSELECT
clr_screen => vram_din.OUTPUTSELECT
clr_screen => vram_w_en.OUTPUTSELECT
clr_screen => char_seen.ENA


|poseidon_top|apple1_mist:guest_top|apple1:apple1|vga:vga|font_rom:font_rom
clk => out~reg0.CLK
mode[0] => out.IN0
mode[1] => out.IN0
character[0] => Add0.IN12
character[0] => Add1.IN15
character[1] => Add0.IN11
character[1] => Add1.IN14
character[2] => Add0.IN9
character[2] => Add0.IN10
character[3] => Add0.IN7
character[3] => Add0.IN8
character[4] => Add0.IN5
character[4] => Add0.IN6
character[5] => Add0.IN3
character[5] => Add0.IN4
pixel[0] => out.IN1
pixel[1] => Mux0.IN2
pixel[2] => Mux0.IN1
pixel[3] => Mux0.IN0
line[0] => out.IN1
line[1] => rom.RADDR
line[2] => Add1.IN18
line[3] => Add1.IN17
line[4] => Add1.IN16
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram
clk => ram_data.we_a.CLK
clk => ram_data.waddr_a[10].CLK
clk => ram_data.waddr_a[9].CLK
clk => ram_data.waddr_a[8].CLK
clk => ram_data.waddr_a[7].CLK
clk => ram_data.waddr_a[6].CLK
clk => ram_data.waddr_a[5].CLK
clk => ram_data.waddr_a[4].CLK
clk => ram_data.waddr_a[3].CLK
clk => ram_data.waddr_a[2].CLK
clk => ram_data.waddr_a[1].CLK
clk => ram_data.waddr_a[0].CLK
clk => ram_data.data_a[5].CLK
clk => ram_data.data_a[4].CLK
clk => ram_data.data_a[3].CLK
clk => ram_data.data_a[2].CLK
clk => ram_data.data_a[1].CLK
clk => ram_data.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => ram_data.CLK0
read_addr[0] => ram_data.RADDR
read_addr[1] => ram_data.RADDR1
read_addr[2] => ram_data.RADDR2
read_addr[3] => ram_data.RADDR3
read_addr[4] => ram_data.RADDR4
read_addr[5] => ram_data.RADDR5
read_addr[6] => ram_data.RADDR6
read_addr[7] => ram_data.RADDR7
read_addr[8] => ram_data.RADDR8
read_addr[9] => ram_data.RADDR9
read_addr[10] => ram_data.RADDR10
write_addr[0] => ram_data.waddr_a[0].DATAIN
write_addr[0] => ram_data.WADDR
write_addr[1] => ram_data.waddr_a[1].DATAIN
write_addr[1] => ram_data.WADDR1
write_addr[2] => ram_data.waddr_a[2].DATAIN
write_addr[2] => ram_data.WADDR2
write_addr[3] => ram_data.waddr_a[3].DATAIN
write_addr[3] => ram_data.WADDR3
write_addr[4] => ram_data.waddr_a[4].DATAIN
write_addr[4] => ram_data.WADDR4
write_addr[5] => ram_data.waddr_a[5].DATAIN
write_addr[5] => ram_data.WADDR5
write_addr[6] => ram_data.waddr_a[6].DATAIN
write_addr[6] => ram_data.WADDR6
write_addr[7] => ram_data.waddr_a[7].DATAIN
write_addr[7] => ram_data.WADDR7
write_addr[8] => ram_data.waddr_a[8].DATAIN
write_addr[8] => ram_data.WADDR8
write_addr[9] => ram_data.waddr_a[9].DATAIN
write_addr[9] => ram_data.WADDR9
write_addr[10] => ram_data.waddr_a[10].DATAIN
write_addr[10] => ram_data.WADDR10
r_en => dout[0]~reg0.ENA
r_en => dout[1]~reg0.ENA
r_en => dout[2]~reg0.ENA
r_en => dout[3]~reg0.ENA
r_en => dout[4]~reg0.ENA
r_en => dout[5]~reg0.ENA
w_en => ram_data.we_a.DATAIN
w_en => ram_data.WE
din[0] => ram_data.data_a[0].DATAIN
din[0] => ram_data.DATAIN
din[1] => ram_data.data_a[1].DATAIN
din[1] => ram_data.DATAIN1
din[2] => ram_data.data_a[2].DATAIN
din[2] => ram_data.DATAIN2
din[3] => ram_data.data_a[3].DATAIN
din[3] => ram_data.DATAIN3
din[4] => ram_data.data_a[4].DATAIN
din[4] => ram_data.DATAIN4
din[5] => ram_data.data_a[5].DATAIN
din[5] => ram_data.DATAIN5
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer
clk_sys => scandoubler:scandoubler.clk_sys
clk_sys => osd:osd.clk_sys
clk_sys => scanline.CLK
clk_sys => old_vs.CLK
clk_sys => old_hs.CLK
ce_pix => scandoubler:scandoubler.ce_pix
ce_pix_actual => scandoubler:scandoubler.ce_pix_actual
SPI_SCK => osd:osd.SPI_SCK
SPI_SS3 => osd:osd.SPI_SS3
SPI_DI => osd:osd.SPI_DI
scanlines[0] => always1.IN1
scanlines[1] => always1.IN1
scandoubler_disable => rt[2].OUTPUTSELECT
scandoubler_disable => r[1].OUTPUTSELECT
scandoubler_disable => r[0].OUTPUTSELECT
scandoubler_disable => gt[2].OUTPUTSELECT
scandoubler_disable => gt[1].OUTPUTSELECT
scandoubler_disable => gt[0].OUTPUTSELECT
scandoubler_disable => bt[2].OUTPUTSELECT
scandoubler_disable => bt[1].OUTPUTSELECT
scandoubler_disable => bt[0].OUTPUTSELECT
scandoubler_disable => hs.OUTPUTSELECT
scandoubler_disable => vs.OUTPUTSELECT
scandoubler_disable => VGA_VS.IN0
scandoubler_disable => VGA_HS.OUTPUTSELECT
hq2x => scandoubler:scandoubler.hq2x
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_VS.IN1
ypbpr => VGA_HS.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_R.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_G.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
ypbpr_full => VGA_B.OUTPUTSELECT
R[0] => scandoubler:scandoubler.r_in[0]
R[0] => r[0].DATAB
R[1] => scandoubler:scandoubler.r_in[1]
R[1] => r[1].DATAB
R[2] => scandoubler:scandoubler.r_in[2]
R[2] => rt[2].DATAB
G[0] => scandoubler:scandoubler.g_in[0]
G[0] => gt[0].DATAB
G[1] => scandoubler:scandoubler.g_in[1]
G[1] => gt[1].DATAB
G[2] => scandoubler:scandoubler.g_in[2]
G[2] => gt[2].DATAB
B[0] => scandoubler:scandoubler.b_in[0]
B[0] => bt[0].DATAB
B[1] => scandoubler:scandoubler.b_in[1]
B[1] => bt[1].DATAB
B[2] => scandoubler:scandoubler.b_in[2]
B[2] => bt[2].DATAB
mono => scandoubler:scandoubler.mono
mono => r[5].OUTPUTSELECT
mono => r[4].OUTPUTSELECT
mono => r[3].OUTPUTSELECT
mono => g[2].OUTPUTSELECT
mono => g[1].OUTPUTSELECT
mono => g[0].OUTPUTSELECT
mono => b[5].OUTPUTSELECT
mono => b[4].OUTPUTSELECT
mono => b[3].OUTPUTSELECT
mono => b[2].OUTPUTSELECT
mono => b[1].OUTPUTSELECT
mono => b[0].OUTPUTSELECT
HSync => scandoubler:scandoubler.hs_in
HSync => hs.DATAB
HSync => VGA_HS.IN0
VSync => scandoubler:scandoubler.vs_in
VSync => vs.DATAB
VSync => VGA_HS.IN1
line_start => scandoubler:scandoubler.line_start
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler
clk_sys => clk_sys.IN1
ce_pix => always0.IN1
ce_pix => old_ce.DATAIN
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => phase.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_div.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => ce_cnt.OUTPUTSELECT
ce_pix_actual => req_line_reset.OUTPUTSELECT
hq2x => _.IN1
hs_in => ls_in.IN0
hs_in => always3.IN1
hs_in => always3.IN1
hs_in => always3.IN1
hs_in => hs2.DATAIN
hs_in => hs.DATAIN
vs_in => vs_in.IN1
line_start => ls_in.IN1
r_in[0] => r_in[0].IN1
r_in[1] => r_in[1].IN1
r_in[2] => r_in[2].IN1
g_in[0] => g_in[0].IN1
g_in[1] => g_in[1].IN1
g_in[2] => g_in[2].IN1
b_in[0] => b_in[0].IN1
b_in[1] => b_in[1].IN1
b_in[2] => b_in[2].IN1
mono => mono.IN1
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_in.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= Hq2x:Hq2x.outpixel
r_out[1] <= Hq2x:Hq2x.outpixel
r_out[2] <= Hq2x:Hq2x.outpixel
g_out[0] <= Hq2x:Hq2x.outpixel
g_out[1] <= Hq2x:Hq2x.outpixel
g_out[2] <= Hq2x:Hq2x.outpixel
b_out[0] <= Hq2x:Hq2x.outpixel
b_out[1] <= Hq2x:Hq2x.outpixel
b_out[2] <= Hq2x:Hq2x.outpixel


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x
clk => clk.IN2
ce_x4 => Curr2_addr1.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => Curr2_addr2.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrpix.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_addr2.OUTPUTSELECT
ce_x4 => wrin_en.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrdata.OUTPUTSELECT
ce_x4 => wrout_addr1.OUTPUTSELECT
ce_x4 => wrout_addr1.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_addr2.OUTPUTSELECT
ce_x4 => wrout_en.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => B.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => F.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => H.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => D.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr0.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => Curr1.OUTPUTSELECT
ce_x4 => y[1].ENA
ce_x4 => y[0].ENA
ce_x4 => prevbuf.ENA
ce_x4 => old_reset_line.ENA
ce_x4 => y[2].ENA
ce_x4 => y[3].ENA
ce_x4 => y[4].ENA
ce_x4 => y[5].ENA
ce_x4 => y[6].ENA
ce_x4 => y[7].ENA
ce_x4 => old_reset_frame.ENA
ce_x4 => i[0].ENA
ce_x4 => i[1].ENA
ce_x4 => Next1[0].ENA
ce_x4 => Next1[1].ENA
ce_x4 => Next1[2].ENA
ce_x4 => Next1[3].ENA
ce_x4 => Next1[4].ENA
ce_x4 => Next1[5].ENA
ce_x4 => Next1[6].ENA
ce_x4 => Next1[7].ENA
ce_x4 => Next1[8].ENA
ce_x4 => Next1[9].ENA
ce_x4 => Next1[10].ENA
ce_x4 => Next1[11].ENA
ce_x4 => Next1[12].ENA
ce_x4 => Next1[13].ENA
ce_x4 => Next1[14].ENA
ce_x4 => Next1[15].ENA
ce_x4 => Next1[16].ENA
ce_x4 => Next1[17].ENA
ce_x4 => Next0[0].ENA
ce_x4 => Next0[1].ENA
ce_x4 => Next0[2].ENA
ce_x4 => Next0[3].ENA
ce_x4 => Next0[4].ENA
ce_x4 => Next0[5].ENA
ce_x4 => Next0[6].ENA
ce_x4 => Next0[7].ENA
ce_x4 => Next0[8].ENA
ce_x4 => Next0[9].ENA
ce_x4 => Next0[10].ENA
ce_x4 => Next0[11].ENA
ce_x4 => Next0[12].ENA
ce_x4 => Next0[13].ENA
ce_x4 => Next0[14].ENA
ce_x4 => Next0[15].ENA
ce_x4 => Next0[16].ENA
ce_x4 => Next0[17].ENA
ce_x4 => Prev1[0].ENA
ce_x4 => Prev1[1].ENA
ce_x4 => Prev1[2].ENA
ce_x4 => Prev1[3].ENA
ce_x4 => Prev1[4].ENA
ce_x4 => Prev1[5].ENA
ce_x4 => Prev1[6].ENA
ce_x4 => Prev1[7].ENA
ce_x4 => Prev1[8].ENA
ce_x4 => Prev1[9].ENA
ce_x4 => Prev1[10].ENA
ce_x4 => Prev1[11].ENA
ce_x4 => Prev1[12].ENA
ce_x4 => Prev1[13].ENA
ce_x4 => Prev1[14].ENA
ce_x4 => Prev1[15].ENA
ce_x4 => Prev1[16].ENA
ce_x4 => Prev1[17].ENA
ce_x4 => Prev0[0].ENA
ce_x4 => Prev0[1].ENA
ce_x4 => Prev0[2].ENA
ce_x4 => Prev0[3].ENA
ce_x4 => Prev0[4].ENA
ce_x4 => Prev0[5].ENA
ce_x4 => Prev0[6].ENA
ce_x4 => Prev0[7].ENA
ce_x4 => Prev0[8].ENA
ce_x4 => Prev0[9].ENA
ce_x4 => Prev0[10].ENA
ce_x4 => Prev0[11].ENA
ce_x4 => Prev0[12].ENA
ce_x4 => Prev0[13].ENA
ce_x4 => Prev0[14].ENA
ce_x4 => Prev0[15].ENA
ce_x4 => Prev0[16].ENA
ce_x4 => Prev0[17].ENA
ce_x4 => G[0].ENA
ce_x4 => G[1].ENA
ce_x4 => G[2].ENA
ce_x4 => G[3].ENA
ce_x4 => G[4].ENA
ce_x4 => G[5].ENA
ce_x4 => G[6].ENA
ce_x4 => G[7].ENA
ce_x4 => G[8].ENA
ce_x4 => G[9].ENA
ce_x4 => G[10].ENA
ce_x4 => G[11].ENA
ce_x4 => G[12].ENA
ce_x4 => G[13].ENA
ce_x4 => G[14].ENA
ce_x4 => G[15].ENA
ce_x4 => G[16].ENA
ce_x4 => G[17].ENA
ce_x4 => A[0].ENA
ce_x4 => A[1].ENA
ce_x4 => A[2].ENA
ce_x4 => A[3].ENA
ce_x4 => A[4].ENA
ce_x4 => A[5].ENA
ce_x4 => A[6].ENA
ce_x4 => A[7].ENA
ce_x4 => A[8].ENA
ce_x4 => A[9].ENA
ce_x4 => A[10].ENA
ce_x4 => A[11].ENA
ce_x4 => A[12].ENA
ce_x4 => A[13].ENA
ce_x4 => A[14].ENA
ce_x4 => A[15].ENA
ce_x4 => A[16].ENA
ce_x4 => A[17].ENA
ce_x4 => nextpatt[0].ENA
ce_x4 => nextpatt[1].ENA
ce_x4 => nextpatt[2].ENA
ce_x4 => nextpatt[3].ENA
ce_x4 => nextpatt[4].ENA
ce_x4 => nextpatt[5].ENA
ce_x4 => nextpatt[6].ENA
ce_x4 => nextpatt[7].ENA
ce_x4 => offs[0].ENA
ce_x4 => offs[1].ENA
ce_x4 => offs[2].ENA
ce_x4 => offs[3].ENA
ce_x4 => offs[4].ENA
ce_x4 => offs[5].ENA
ce_x4 => offs[6].ENA
ce_x4 => offs[7].ENA
ce_x4 => offs[8].ENA
ce_x4 => offs[9].ENA
ce_x4 => Next2[0].ENA
ce_x4 => Next2[1].ENA
ce_x4 => Next2[2].ENA
ce_x4 => Next2[3].ENA
ce_x4 => Next2[4].ENA
ce_x4 => Next2[5].ENA
ce_x4 => Next2[6].ENA
ce_x4 => Next2[7].ENA
ce_x4 => Next2[8].ENA
ce_x4 => Next2[9].ENA
ce_x4 => Next2[10].ENA
ce_x4 => Next2[11].ENA
ce_x4 => Next2[12].ENA
ce_x4 => Next2[13].ENA
ce_x4 => Next2[14].ENA
ce_x4 => Next2[15].ENA
ce_x4 => Next2[16].ENA
ce_x4 => Next2[17].ENA
ce_x4 => Prev2[0].ENA
ce_x4 => Prev2[1].ENA
ce_x4 => Prev2[2].ENA
ce_x4 => Prev2[3].ENA
ce_x4 => Prev2[4].ENA
ce_x4 => Prev2[5].ENA
ce_x4 => Prev2[6].ENA
ce_x4 => Prev2[7].ENA
ce_x4 => Prev2[8].ENA
ce_x4 => Prev2[9].ENA
ce_x4 => Prev2[10].ENA
ce_x4 => Prev2[11].ENA
ce_x4 => Prev2[12].ENA
ce_x4 => Prev2[13].ENA
ce_x4 => Prev2[14].ENA
ce_x4 => Prev2[15].ENA
ce_x4 => Prev2[16].ENA
ce_x4 => Prev2[17].ENA
ce_x4 => pattern[2].ENA
ce_x4 => pattern[3].ENA
ce_x4 => pattern[4].ENA
ce_x4 => pattern[5].ENA
ce_x4 => pattern[6].ENA
ce_x4 => pattern[7].ENA
inputpixel[0] => h2rgb.DATAB
inputpixel[0] => h2rgb.DATAB
inputpixel[0] => h2rgb.DATAA
inputpixel[0] => Next2.DATAB
inputpixel[0] => wrpix.DATAB
inputpixel[1] => h2rgb.DATAB
inputpixel[1] => h2rgb.DATAB
inputpixel[1] => h2rgb.DATAA
inputpixel[1] => Next2.DATAB
inputpixel[1] => wrpix.DATAB
inputpixel[2] => h2rgb.DATAB
inputpixel[2] => h2rgb.DATAB
inputpixel[2] => h2rgb.DATAA
inputpixel[2] => Next2.DATAB
inputpixel[2] => wrpix.DATAB
inputpixel[3] => h2rgb.DATAB
inputpixel[3] => h2rgb.DATAA
inputpixel[3] => h2rgb.DATAB
inputpixel[3] => Next2.DATAB
inputpixel[3] => wrpix.DATAB
inputpixel[4] => h2rgb.DATAB
inputpixel[4] => h2rgb.DATAA
inputpixel[4] => h2rgb.DATAB
inputpixel[4] => Next2.DATAB
inputpixel[4] => wrpix.DATAB
inputpixel[5] => h2rgb.DATAB
inputpixel[5] => h2rgb.DATAA
inputpixel[5] => h2rgb.DATAB
inputpixel[5] => Next2.DATAB
inputpixel[5] => wrpix.DATAB
inputpixel[6] => h2rgb.DATAA
inputpixel[6] => h2rgb.DATAA
inputpixel[6] => wrpix.DATAB
inputpixel[7] => h2rgb.DATAA
inputpixel[7] => h2rgb.DATAA
inputpixel[7] => wrpix.DATAB
inputpixel[8] => h2rgb.DATAA
inputpixel[8] => h2rgb.DATAA
inputpixel[8] => wrpix.DATAB
mono => Curr2[17].OUTPUTSELECT
mono => Curr2[16].OUTPUTSELECT
mono => Curr2[15].OUTPUTSELECT
mono => Curr2[14].OUTPUTSELECT
mono => Curr2[13].OUTPUTSELECT
mono => Curr2[12].OUTPUTSELECT
mono => Curr2[8].OUTPUTSELECT
mono => Curr2[7].OUTPUTSELECT
mono => Curr2[6].OUTPUTSELECT
mono => Curr2[5].OUTPUTSELECT
mono => Curr2[4].OUTPUTSELECT
mono => Curr2[3].OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => h2rgb.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
mono => rgb2h.OUTPUTSELECT
disable_hq2x => disable_hq2x.IN1
reset_frame => old_reset_frame.DATAB
reset_frame => always0.IN1
reset_line => always0.IN1
reset_line => old_reset_line.DATAIN
read_y[0] => read_y[0].IN1
read_y[1] => read_y[1].IN1
read_x[0] => read_x[0].IN1
read_x[1] => read_x[1].IN1
read_x[2] => read_x[2].IN1
read_x[3] => read_x[3].IN1
read_x[4] => read_x[4].IN1
read_x[5] => read_x[5].IN1
read_x[6] => read_x[6].IN1
read_x[7] => read_x[7].IN1
read_x[8] => read_x[8].IN1
read_x[9] => read_x[9].IN1
read_x[10] => read_x[10].IN1
outpixel[0] <= hq2x_out:hq2x_out.q
outpixel[1] <= hq2x_out:hq2x_out.q
outpixel[2] <= hq2x_out:hq2x_out.q
outpixel[3] <= hq2x_out:hq2x_out.q
outpixel[4] <= hq2x_out:hq2x_out.q
outpixel[5] <= hq2x_out:hq2x_out.q
outpixel[6] <= hq2x_out:hq2x_out.q
outpixel[7] <= hq2x_out:hq2x_out.q
outpixel[8] <= hq2x_out:hq2x_out.q


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|DiffCheck:diffcheck0
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|DiffCheck:diffcheck1
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[0] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[1] => comb.OUTPUTSELECT
rule[2] => Mux0.IN36
rule[2] => Decoder0.IN3
rule[2] => Mux1.IN36
rule[2] => Mux2.IN36
rule[2] => Mux3.IN19
rule[2] => Mux4.IN36
rule[2] => Mux5.IN36
rule[2] => Mux6.IN36
rule[2] => Mux7.IN36
rule[2] => Decoder1.IN4
rule[3] => Mux0.IN35
rule[3] => Decoder0.IN2
rule[3] => Mux1.IN35
rule[3] => Mux2.IN35
rule[3] => Mux3.IN18
rule[3] => Mux4.IN35
rule[3] => Mux5.IN35
rule[3] => Mux6.IN35
rule[3] => Mux7.IN35
rule[3] => Decoder1.IN3
rule[4] => Mux0.IN34
rule[4] => Mux1.IN34
rule[4] => Mux2.IN34
rule[4] => Mux3.IN17
rule[4] => Mux4.IN34
rule[4] => Mux5.IN34
rule[4] => Mux6.IN34
rule[4] => Mux7.IN34
rule[4] => Decoder1.IN2
rule[5] => Mux0.IN33
rule[5] => Decoder0.IN1
rule[5] => Mux1.IN33
rule[5] => Mux2.IN33
rule[5] => Mux3.IN16
rule[5] => Mux4.IN33
rule[5] => Mux5.IN33
rule[5] => Mux6.IN33
rule[5] => Mux7.IN33
rule[5] => Decoder1.IN1
disable_hq2x => op.OUTPUTSELECT
E[0] => Input1[0].IN1
E[1] => Input1[1].IN1
E[2] => Input1[2].IN1
E[3] => Input1[3].IN1
E[4] => Input1[4].IN1
E[5] => Input1[5].IN1
E[6] => Input1[6].IN1
E[7] => Input1[7].IN1
E[8] => Input1[8].IN1
E[9] => Input1[9].IN1
E[10] => Input1[10].IN1
E[11] => Input1[11].IN1
E[12] => Input1[12].IN1
E[13] => Input1[13].IN1
E[14] => Input1[14].IN1
E[15] => Input1[15].IN1
E[16] => Input1[16].IN1
E[17] => Input1[17].IN1
A[0] => comb.DATAB
A[1] => comb.DATAB
A[2] => comb.DATAB
A[3] => comb.DATAB
A[4] => comb.DATAB
A[5] => comb.DATAB
A[6] => comb.DATAB
A[7] => comb.DATAB
A[8] => comb.DATAB
A[9] => comb.DATAB
A[10] => comb.DATAB
A[11] => comb.DATAB
A[12] => comb.DATAB
A[13] => comb.DATAB
A[14] => comb.DATAB
A[15] => comb.DATAB
A[16] => comb.DATAB
A[17] => comb.DATAB
B[0] => comb.DATAB
B[0] => comb.DATAA
B[0] => comb.DATAB
B[1] => comb.DATAB
B[1] => comb.DATAA
B[1] => comb.DATAB
B[2] => comb.DATAB
B[2] => comb.DATAA
B[2] => comb.DATAB
B[3] => comb.DATAB
B[3] => comb.DATAA
B[3] => comb.DATAB
B[4] => comb.DATAB
B[4] => comb.DATAA
B[4] => comb.DATAB
B[5] => comb.DATAB
B[5] => comb.DATAA
B[5] => comb.DATAB
B[6] => comb.DATAB
B[6] => comb.DATAA
B[6] => comb.DATAB
B[7] => comb.DATAB
B[7] => comb.DATAA
B[7] => comb.DATAB
B[8] => comb.DATAB
B[8] => comb.DATAA
B[8] => comb.DATAB
B[9] => comb.DATAB
B[9] => comb.DATAA
B[9] => comb.DATAB
B[10] => comb.DATAB
B[10] => comb.DATAA
B[10] => comb.DATAB
B[11] => comb.DATAB
B[11] => comb.DATAA
B[11] => comb.DATAB
B[12] => comb.DATAB
B[12] => comb.DATAA
B[12] => comb.DATAB
B[13] => comb.DATAB
B[13] => comb.DATAA
B[13] => comb.DATAB
B[14] => comb.DATAB
B[14] => comb.DATAA
B[14] => comb.DATAB
B[15] => comb.DATAB
B[15] => comb.DATAA
B[15] => comb.DATAB
B[16] => comb.DATAB
B[16] => comb.DATAA
B[16] => comb.DATAB
B[17] => comb.DATAB
B[17] => comb.DATAA
B[17] => comb.DATAB
D[0] => comb.DATAB
D[0] => comb.DATAB
D[0] => comb.DATAA
D[1] => comb.DATAB
D[1] => comb.DATAB
D[1] => comb.DATAA
D[2] => comb.DATAB
D[2] => comb.DATAB
D[2] => comb.DATAA
D[3] => comb.DATAB
D[3] => comb.DATAB
D[3] => comb.DATAA
D[4] => comb.DATAB
D[4] => comb.DATAB
D[4] => comb.DATAA
D[5] => comb.DATAB
D[5] => comb.DATAB
D[5] => comb.DATAA
D[6] => comb.DATAB
D[6] => comb.DATAB
D[6] => comb.DATAA
D[7] => comb.DATAB
D[7] => comb.DATAB
D[7] => comb.DATAA
D[8] => comb.DATAB
D[8] => comb.DATAB
D[8] => comb.DATAA
D[9] => comb.DATAB
D[9] => comb.DATAB
D[9] => comb.DATAA
D[10] => comb.DATAB
D[10] => comb.DATAB
D[10] => comb.DATAA
D[11] => comb.DATAB
D[11] => comb.DATAB
D[11] => comb.DATAA
D[12] => comb.DATAB
D[12] => comb.DATAB
D[12] => comb.DATAA
D[13] => comb.DATAB
D[13] => comb.DATAB
D[13] => comb.DATAA
D[14] => comb.DATAB
D[14] => comb.DATAB
D[14] => comb.DATAA
D[15] => comb.DATAB
D[15] => comb.DATAB
D[15] => comb.DATAA
D[16] => comb.DATAB
D[16] => comb.DATAB
D[16] => comb.DATAA
D[17] => comb.DATAB
D[17] => comb.DATAB
D[17] => comb.DATAA
F[0] => comb.DATAA
F[1] => comb.DATAA
F[2] => comb.DATAA
F[3] => comb.DATAA
F[4] => comb.DATAA
F[5] => comb.DATAA
F[6] => comb.DATAA
F[7] => comb.DATAA
F[8] => comb.DATAA
F[9] => comb.DATAA
F[10] => comb.DATAA
F[11] => comb.DATAA
F[12] => comb.DATAA
F[13] => comb.DATAA
F[14] => comb.DATAA
F[15] => comb.DATAA
F[16] => comb.DATAA
F[17] => comb.DATAA
H[0] => comb.DATAA
H[1] => comb.DATAA
H[2] => comb.DATAA
H[3] => comb.DATAA
H[4] => comb.DATAA
H[5] => comb.DATAA
H[6] => comb.DATAA
H[7] => comb.DATAA
H[8] => comb.DATAA
H[9] => comb.DATAA
H[10] => comb.DATAA
H[11] => comb.DATAA
H[12] => comb.DATAA
H[13] => comb.DATAA
H[14] => comb.DATAA
H[15] => comb.DATAA
H[16] => comb.DATAA
H[17] => comb.DATAA
Result[0] <= InnerBlend:inner_blend1.port4
Result[1] <= InnerBlend:inner_blend1.port4
Result[2] <= InnerBlend:inner_blend1.port4
Result[3] <= InnerBlend:inner_blend1.port4
Result[4] <= InnerBlend:inner_blend1.port4
Result[5] <= InnerBlend:inner_blend1.port4
Result[6] <= InnerBlend:inner_blend2.port4
Result[7] <= InnerBlend:inner_blend2.port4
Result[8] <= InnerBlend:inner_blend2.port4
Result[9] <= InnerBlend:inner_blend2.port4
Result[10] <= InnerBlend:inner_blend2.port4
Result[11] <= InnerBlend:inner_blend2.port4
Result[12] <= InnerBlend:inner_blend3.port4
Result[13] <= InnerBlend:inner_blend3.port4
Result[14] <= InnerBlend:inner_blend3.port4
Result[15] <= InnerBlend:inner_blend3.port4
Result[16] <= InnerBlend:inner_blend3.port4
Result[17] <= InnerBlend:inner_blend3.port4


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker
rgb1[0] => ~NO_FANOUT~
rgb1[1] => Add0.IN10
rgb1[2] => Add0.IN9
rgb1[3] => Add0.IN8
rgb1[4] => Add0.IN7
rgb1[5] => Add0.IN6
rgb1[6] => ~NO_FANOUT~
rgb1[7] => Add1.IN10
rgb1[8] => Add1.IN9
rgb1[9] => Add1.IN8
rgb1[10] => Add1.IN7
rgb1[11] => Add1.IN6
rgb1[12] => ~NO_FANOUT~
rgb1[13] => Add2.IN10
rgb1[14] => Add2.IN9
rgb1[15] => Add2.IN8
rgb1[16] => Add2.IN7
rgb1[17] => Add2.IN6
rgb2[0] => ~NO_FANOUT~
rgb2[1] => Add0.IN5
rgb2[2] => Add0.IN4
rgb2[3] => Add0.IN3
rgb2[4] => Add0.IN2
rgb2[5] => Add0.IN1
rgb2[6] => ~NO_FANOUT~
rgb2[7] => Add1.IN5
rgb2[8] => Add1.IN4
rgb2[9] => Add1.IN3
rgb2[10] => Add1.IN2
rgb2[11] => Add1.IN1
rgb2[12] => ~NO_FANOUT~
rgb2[13] => Add2.IN5
rgb2[14] => Add2.IN4
rgb2[15] => Add2.IN3
rgb2[16] => Add2.IN2
rgb2[17] => Add2.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend1
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend2
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|Blend:blender|InnerBlend:inner_blend3
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => mul6x3.OUTPUTSELECT
Op[0] => Cmul[1].OUTPUTSELECT
Op[1] => Cmul[8].OUTPUTSELECT
Op[1] => Cmul[7].OUTPUTSELECT
Op[1] => Cmul[6].OUTPUTSELECT
Op[1] => Cmul[5].OUTPUTSELECT
Op[1] => Cmul[4].OUTPUTSELECT
Op[1] => Cmul[3].OUTPUTSELECT
Op[1] => Cmul[2].OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => mul6x3.OUTPUTSELECT
Op[2] => Bmul[1].OUTPUTSELECT
Op[3] => Bmul[8].OUTPUTSELECT
Op[3] => Bmul[7].OUTPUTSELECT
Op[3] => Bmul[6].OUTPUTSELECT
Op[3] => Bmul[5].OUTPUTSELECT
Op[3] => Bmul[4].OUTPUTSELECT
Op[3] => Bmul[3].OUTPUTSELECT
Op[3] => Bmul[2].OUTPUTSELECT
Op[4] => Bt[8].OUTPUTSELECT
Op[4] => Bt[7].OUTPUTSELECT
Op[4] => Bt[6].OUTPUTSELECT
Op[4] => Bt[5].OUTPUTSELECT
Op[4] => Bt[4].OUTPUTSELECT
Op[4] => Bt[3].OUTPUTSELECT
Op[4] => Bt[2].OUTPUTSELECT
Op[4] => Bt[1].OUTPUTSELECT
Op[4] => Bt[0].OUTPUTSELECT
Op[4] => Ct[8].OUTPUTSELECT
Op[4] => Ct[7].OUTPUTSELECT
Op[4] => Ct[6].OUTPUTSELECT
Op[4] => Ct[5].OUTPUTSELECT
Op[4] => Ct[4].OUTPUTSELECT
Op[4] => Ct[3].OUTPUTSELECT
Op[4] => Ct[2].OUTPUTSELECT
Op[4] => Ct[1].OUTPUTSELECT
Op[4] => Ct[0].OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => mul6x3.OUTPUTSELECT
Op[5] => Amul[0].OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => mul6x3.OUTPUTSELECT
Op[6] => Amul[1].OUTPUTSELECT
Op[7] => Amul[8].OUTPUTSELECT
Op[7] => Amul[7].OUTPUTSELECT
Op[7] => Amul[6].OUTPUTSELECT
Op[7] => Amul[5].OUTPUTSELECT
Op[7] => Amul[4].OUTPUTSELECT
Op[7] => Amul[3].OUTPUTSELECT
Op[7] => Amul[2].OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
Op[8] => O.OUTPUTSELECT
A[0] => Amul[0].DATAB
A[0] => Add0.IN12
A[0] => Add1.IN12
A[0] => O.DATAB
A[1] => mul6x3.DATAB
A[1] => Add0.IN11
A[1] => Add1.IN11
A[1] => O.DATAB
A[2] => mul6x3.DATAB
A[2] => Add0.IN10
A[2] => Add1.IN10
A[2] => O.DATAB
A[3] => mul6x3.DATAB
A[3] => Add0.IN9
A[3] => Add1.IN9
A[3] => O.DATAB
A[4] => mul6x3.DATAB
A[4] => Add0.IN8
A[4] => Add1.IN8
A[4] => O.DATAB
A[5] => mul6x3.DATAB
A[5] => Add0.IN7
A[5] => Add1.IN7
A[5] => O.DATAB
B[0] => Bmul[1].DATAB
B[0] => Add2.IN12
B[0] => Bt[0].DATAA
B[1] => mul6x3.DATAB
B[1] => Add2.IN11
B[1] => Bt[1].DATAA
B[2] => mul6x3.DATAB
B[2] => Add2.IN10
B[2] => Bt[2].DATAA
B[3] => mul6x3.DATAB
B[3] => Add2.IN9
B[3] => Bt[3].DATAA
B[4] => mul6x3.DATAB
B[4] => Add2.IN8
B[4] => Bt[4].DATAA
B[5] => mul6x3.DATAB
B[5] => Add2.IN7
B[5] => Bt[5].DATAA
C[0] => Cmul[1].DATAB
C[0] => Add3.IN12
C[0] => Ct[0].DATAA
C[1] => mul6x3.DATAB
C[1] => Add3.IN11
C[1] => Ct[1].DATAA
C[2] => mul6x3.DATAB
C[2] => Add3.IN10
C[2] => Ct[2].DATAA
C[3] => mul6x3.DATAB
C[3] => Add3.IN9
C[3] => Ct[3].DATAA
C[4] => mul6x3.DATAB
C[4] => Add3.IN8
C[4] => Ct[4].DATAA
C[5] => mul6x3.DATAB
C[5] => Add3.IN7
C[5] => Ct[5].DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in
clk => clk.IN2
rdaddr[0] => rdaddr[0].IN2
rdaddr[1] => rdaddr[1].IN2
rdaddr[2] => rdaddr[2].IN2
rdaddr[3] => rdaddr[3].IN2
rdaddr[4] => rdaddr[4].IN2
rdaddr[5] => rdaddr[5].IN2
rdaddr[6] => rdaddr[6].IN2
rdaddr[7] => rdaddr[7].IN2
rdaddr[8] => rdaddr[8].IN2
rdaddr[9] => rdaddr[9].IN2
rdbuf => Decoder0.IN0
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
wraddr[0] => wraddr[0].IN2
wraddr[1] => wraddr[1].IN2
wraddr[2] => wraddr[2].IN2
wraddr[3] => wraddr[3].IN2
wraddr[4] => wraddr[4].IN2
wraddr[5] => wraddr[5].IN2
wraddr[6] => wraddr[6].IN2
wraddr[7] => wraddr[7].IN2
wraddr[8] => wraddr[8].IN2
wraddr[9] => wraddr[9].IN2
wrbuf => comb.IN0
wrbuf => comb.IN0
data[0] => data[0].IN2
data[1] => data[1].IN2
data[2] => data[2].IN2
data[3] => data[3].IN2
data[4] => data[4].IN2
data[5] => data[5].IN2
data[6] => data[6].IN2
data[7] => data[7].IN2
data[8] => data[8].IN2
wren => comb.IN1
wren => comb.IN1


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component
wren_a => altsyncram_rco1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rco1:auto_generated.data_a[0]
data_a[1] => altsyncram_rco1:auto_generated.data_a[1]
data_a[2] => altsyncram_rco1:auto_generated.data_a[2]
data_a[3] => altsyncram_rco1:auto_generated.data_a[3]
data_a[4] => altsyncram_rco1:auto_generated.data_a[4]
data_a[5] => altsyncram_rco1:auto_generated.data_a[5]
data_a[6] => altsyncram_rco1:auto_generated.data_a[6]
data_a[7] => altsyncram_rco1:auto_generated.data_a[7]
data_a[8] => altsyncram_rco1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_rco1:auto_generated.address_a[0]
address_a[1] => altsyncram_rco1:auto_generated.address_a[1]
address_a[2] => altsyncram_rco1:auto_generated.address_a[2]
address_a[3] => altsyncram_rco1:auto_generated.address_a[3]
address_a[4] => altsyncram_rco1:auto_generated.address_a[4]
address_a[5] => altsyncram_rco1:auto_generated.address_a[5]
address_a[6] => altsyncram_rco1:auto_generated.address_a[6]
address_a[7] => altsyncram_rco1:auto_generated.address_a[7]
address_a[8] => altsyncram_rco1:auto_generated.address_a[8]
address_a[9] => altsyncram_rco1:auto_generated.address_a[9]
address_b[0] => altsyncram_rco1:auto_generated.address_b[0]
address_b[1] => altsyncram_rco1:auto_generated.address_b[1]
address_b[2] => altsyncram_rco1:auto_generated.address_b[2]
address_b[3] => altsyncram_rco1:auto_generated.address_b[3]
address_b[4] => altsyncram_rco1:auto_generated.address_b[4]
address_b[5] => altsyncram_rco1:auto_generated.address_b[5]
address_b[6] => altsyncram_rco1:auto_generated.address_b[6]
address_b[7] => altsyncram_rco1:auto_generated.address_b[7]
address_b[8] => altsyncram_rco1:auto_generated.address_b[8]
address_b[9] => altsyncram_rco1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rco1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_rco1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rco1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rco1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rco1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rco1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rco1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rco1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rco1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rco1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_rco1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component
wren_a => altsyncram_rco1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rco1:auto_generated.data_a[0]
data_a[1] => altsyncram_rco1:auto_generated.data_a[1]
data_a[2] => altsyncram_rco1:auto_generated.data_a[2]
data_a[3] => altsyncram_rco1:auto_generated.data_a[3]
data_a[4] => altsyncram_rco1:auto_generated.data_a[4]
data_a[5] => altsyncram_rco1:auto_generated.data_a[5]
data_a[6] => altsyncram_rco1:auto_generated.data_a[6]
data_a[7] => altsyncram_rco1:auto_generated.data_a[7]
data_a[8] => altsyncram_rco1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_rco1:auto_generated.address_a[0]
address_a[1] => altsyncram_rco1:auto_generated.address_a[1]
address_a[2] => altsyncram_rco1:auto_generated.address_a[2]
address_a[3] => altsyncram_rco1:auto_generated.address_a[3]
address_a[4] => altsyncram_rco1:auto_generated.address_a[4]
address_a[5] => altsyncram_rco1:auto_generated.address_a[5]
address_a[6] => altsyncram_rco1:auto_generated.address_a[6]
address_a[7] => altsyncram_rco1:auto_generated.address_a[7]
address_a[8] => altsyncram_rco1:auto_generated.address_a[8]
address_a[9] => altsyncram_rco1:auto_generated.address_a[9]
address_b[0] => altsyncram_rco1:auto_generated.address_b[0]
address_b[1] => altsyncram_rco1:auto_generated.address_b[1]
address_b[2] => altsyncram_rco1:auto_generated.address_b[2]
address_b[3] => altsyncram_rco1:auto_generated.address_b[3]
address_b[4] => altsyncram_rco1:auto_generated.address_b[4]
address_b[5] => altsyncram_rco1:auto_generated.address_b[5]
address_b[6] => altsyncram_rco1:auto_generated.address_b[6]
address_b[7] => altsyncram_rco1:auto_generated.address_b[7]
address_b[8] => altsyncram_rco1:auto_generated.address_b[8]
address_b[9] => altsyncram_rco1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rco1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_rco1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rco1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rco1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rco1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rco1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rco1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rco1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rco1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rco1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_rco1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out
clk => clk.IN4
rdaddr[0] => rdaddr[0].IN4
rdaddr[1] => rdaddr[1].IN4
rdaddr[2] => rdaddr[2].IN4
rdaddr[3] => rdaddr[3].IN4
rdaddr[4] => rdaddr[4].IN4
rdaddr[5] => rdaddr[5].IN4
rdaddr[6] => rdaddr[6].IN4
rdaddr[7] => rdaddr[7].IN4
rdaddr[8] => rdaddr[8].IN4
rdaddr[9] => rdaddr[9].IN4
rdaddr[10] => rdaddr[10].IN4
rdbuf[0] => Mux0.IN1
rdbuf[0] => Mux1.IN1
rdbuf[0] => Mux2.IN1
rdbuf[0] => Mux3.IN1
rdbuf[0] => Mux4.IN1
rdbuf[0] => Mux5.IN1
rdbuf[0] => Mux6.IN1
rdbuf[0] => Mux7.IN1
rdbuf[0] => Mux8.IN1
rdbuf[1] => Mux0.IN0
rdbuf[1] => Mux1.IN0
rdbuf[1] => Mux2.IN0
rdbuf[1] => Mux3.IN0
rdbuf[1] => Mux4.IN0
rdbuf[1] => Mux5.IN0
rdbuf[1] => Mux6.IN0
rdbuf[1] => Mux7.IN0
rdbuf[1] => Mux8.IN0
q[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[0] => wraddr[0].IN4
wraddr[1] => wraddr[1].IN4
wraddr[2] => wraddr[2].IN4
wraddr[3] => wraddr[3].IN4
wraddr[4] => wraddr[4].IN4
wraddr[5] => wraddr[5].IN4
wraddr[6] => wraddr[6].IN4
wraddr[7] => wraddr[7].IN4
wraddr[8] => wraddr[8].IN4
wraddr[9] => wraddr[9].IN4
wraddr[10] => wraddr[10].IN4
wrbuf[0] => Equal0.IN31
wrbuf[0] => Equal1.IN0
wrbuf[0] => Equal2.IN31
wrbuf[0] => Equal3.IN1
wrbuf[1] => Equal0.IN30
wrbuf[1] => Equal1.IN31
wrbuf[1] => Equal2.IN0
wrbuf[1] => Equal3.IN0
data[0] => data[0].IN4
data[1] => data[1].IN4
data[2] => data[2].IN4
data[3] => data[3].IN4
data[4] => data[4].IN4
data[5] => data[5].IN4
data[6] => data[6].IN4
data[7] => data[7].IN4
data[8] => data[8].IN4
wren => comb.IN1
wren => comb.IN1
wren => comb.IN1
wren => comb.IN1


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component
wren_a => altsyncram_vfo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vfo1:auto_generated.data_a[0]
data_a[1] => altsyncram_vfo1:auto_generated.data_a[1]
data_a[2] => altsyncram_vfo1:auto_generated.data_a[2]
data_a[3] => altsyncram_vfo1:auto_generated.data_a[3]
data_a[4] => altsyncram_vfo1:auto_generated.data_a[4]
data_a[5] => altsyncram_vfo1:auto_generated.data_a[5]
data_a[6] => altsyncram_vfo1:auto_generated.data_a[6]
data_a[7] => altsyncram_vfo1:auto_generated.data_a[7]
data_a[8] => altsyncram_vfo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_vfo1:auto_generated.address_a[0]
address_a[1] => altsyncram_vfo1:auto_generated.address_a[1]
address_a[2] => altsyncram_vfo1:auto_generated.address_a[2]
address_a[3] => altsyncram_vfo1:auto_generated.address_a[3]
address_a[4] => altsyncram_vfo1:auto_generated.address_a[4]
address_a[5] => altsyncram_vfo1:auto_generated.address_a[5]
address_a[6] => altsyncram_vfo1:auto_generated.address_a[6]
address_a[7] => altsyncram_vfo1:auto_generated.address_a[7]
address_a[8] => altsyncram_vfo1:auto_generated.address_a[8]
address_a[9] => altsyncram_vfo1:auto_generated.address_a[9]
address_a[10] => altsyncram_vfo1:auto_generated.address_a[10]
address_b[0] => altsyncram_vfo1:auto_generated.address_b[0]
address_b[1] => altsyncram_vfo1:auto_generated.address_b[1]
address_b[2] => altsyncram_vfo1:auto_generated.address_b[2]
address_b[3] => altsyncram_vfo1:auto_generated.address_b[3]
address_b[4] => altsyncram_vfo1:auto_generated.address_b[4]
address_b[5] => altsyncram_vfo1:auto_generated.address_b[5]
address_b[6] => altsyncram_vfo1:auto_generated.address_b[6]
address_b[7] => altsyncram_vfo1:auto_generated.address_b[7]
address_b[8] => altsyncram_vfo1:auto_generated.address_b[8]
address_b[9] => altsyncram_vfo1:auto_generated.address_b[9]
address_b[10] => altsyncram_vfo1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vfo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_vfo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vfo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vfo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vfo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vfo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vfo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vfo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vfo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vfo1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf0|altsyncram:altsyncram_component|altsyncram_vfo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component
wren_a => altsyncram_vfo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vfo1:auto_generated.data_a[0]
data_a[1] => altsyncram_vfo1:auto_generated.data_a[1]
data_a[2] => altsyncram_vfo1:auto_generated.data_a[2]
data_a[3] => altsyncram_vfo1:auto_generated.data_a[3]
data_a[4] => altsyncram_vfo1:auto_generated.data_a[4]
data_a[5] => altsyncram_vfo1:auto_generated.data_a[5]
data_a[6] => altsyncram_vfo1:auto_generated.data_a[6]
data_a[7] => altsyncram_vfo1:auto_generated.data_a[7]
data_a[8] => altsyncram_vfo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_vfo1:auto_generated.address_a[0]
address_a[1] => altsyncram_vfo1:auto_generated.address_a[1]
address_a[2] => altsyncram_vfo1:auto_generated.address_a[2]
address_a[3] => altsyncram_vfo1:auto_generated.address_a[3]
address_a[4] => altsyncram_vfo1:auto_generated.address_a[4]
address_a[5] => altsyncram_vfo1:auto_generated.address_a[5]
address_a[6] => altsyncram_vfo1:auto_generated.address_a[6]
address_a[7] => altsyncram_vfo1:auto_generated.address_a[7]
address_a[8] => altsyncram_vfo1:auto_generated.address_a[8]
address_a[9] => altsyncram_vfo1:auto_generated.address_a[9]
address_a[10] => altsyncram_vfo1:auto_generated.address_a[10]
address_b[0] => altsyncram_vfo1:auto_generated.address_b[0]
address_b[1] => altsyncram_vfo1:auto_generated.address_b[1]
address_b[2] => altsyncram_vfo1:auto_generated.address_b[2]
address_b[3] => altsyncram_vfo1:auto_generated.address_b[3]
address_b[4] => altsyncram_vfo1:auto_generated.address_b[4]
address_b[5] => altsyncram_vfo1:auto_generated.address_b[5]
address_b[6] => altsyncram_vfo1:auto_generated.address_b[6]
address_b[7] => altsyncram_vfo1:auto_generated.address_b[7]
address_b[8] => altsyncram_vfo1:auto_generated.address_b[8]
address_b[9] => altsyncram_vfo1:auto_generated.address_b[9]
address_b[10] => altsyncram_vfo1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vfo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_vfo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vfo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vfo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vfo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vfo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vfo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vfo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vfo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vfo1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf1|altsyncram:altsyncram_component|altsyncram_vfo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component
wren_a => altsyncram_vfo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vfo1:auto_generated.data_a[0]
data_a[1] => altsyncram_vfo1:auto_generated.data_a[1]
data_a[2] => altsyncram_vfo1:auto_generated.data_a[2]
data_a[3] => altsyncram_vfo1:auto_generated.data_a[3]
data_a[4] => altsyncram_vfo1:auto_generated.data_a[4]
data_a[5] => altsyncram_vfo1:auto_generated.data_a[5]
data_a[6] => altsyncram_vfo1:auto_generated.data_a[6]
data_a[7] => altsyncram_vfo1:auto_generated.data_a[7]
data_a[8] => altsyncram_vfo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_vfo1:auto_generated.address_a[0]
address_a[1] => altsyncram_vfo1:auto_generated.address_a[1]
address_a[2] => altsyncram_vfo1:auto_generated.address_a[2]
address_a[3] => altsyncram_vfo1:auto_generated.address_a[3]
address_a[4] => altsyncram_vfo1:auto_generated.address_a[4]
address_a[5] => altsyncram_vfo1:auto_generated.address_a[5]
address_a[6] => altsyncram_vfo1:auto_generated.address_a[6]
address_a[7] => altsyncram_vfo1:auto_generated.address_a[7]
address_a[8] => altsyncram_vfo1:auto_generated.address_a[8]
address_a[9] => altsyncram_vfo1:auto_generated.address_a[9]
address_a[10] => altsyncram_vfo1:auto_generated.address_a[10]
address_b[0] => altsyncram_vfo1:auto_generated.address_b[0]
address_b[1] => altsyncram_vfo1:auto_generated.address_b[1]
address_b[2] => altsyncram_vfo1:auto_generated.address_b[2]
address_b[3] => altsyncram_vfo1:auto_generated.address_b[3]
address_b[4] => altsyncram_vfo1:auto_generated.address_b[4]
address_b[5] => altsyncram_vfo1:auto_generated.address_b[5]
address_b[6] => altsyncram_vfo1:auto_generated.address_b[6]
address_b[7] => altsyncram_vfo1:auto_generated.address_b[7]
address_b[8] => altsyncram_vfo1:auto_generated.address_b[8]
address_b[9] => altsyncram_vfo1:auto_generated.address_b[9]
address_b[10] => altsyncram_vfo1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vfo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_vfo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vfo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vfo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vfo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vfo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vfo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vfo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vfo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vfo1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf2|altsyncram:altsyncram_component|altsyncram_vfo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component
wren_a => altsyncram_vfo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vfo1:auto_generated.data_a[0]
data_a[1] => altsyncram_vfo1:auto_generated.data_a[1]
data_a[2] => altsyncram_vfo1:auto_generated.data_a[2]
data_a[3] => altsyncram_vfo1:auto_generated.data_a[3]
data_a[4] => altsyncram_vfo1:auto_generated.data_a[4]
data_a[5] => altsyncram_vfo1:auto_generated.data_a[5]
data_a[6] => altsyncram_vfo1:auto_generated.data_a[6]
data_a[7] => altsyncram_vfo1:auto_generated.data_a[7]
data_a[8] => altsyncram_vfo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_vfo1:auto_generated.address_a[0]
address_a[1] => altsyncram_vfo1:auto_generated.address_a[1]
address_a[2] => altsyncram_vfo1:auto_generated.address_a[2]
address_a[3] => altsyncram_vfo1:auto_generated.address_a[3]
address_a[4] => altsyncram_vfo1:auto_generated.address_a[4]
address_a[5] => altsyncram_vfo1:auto_generated.address_a[5]
address_a[6] => altsyncram_vfo1:auto_generated.address_a[6]
address_a[7] => altsyncram_vfo1:auto_generated.address_a[7]
address_a[8] => altsyncram_vfo1:auto_generated.address_a[8]
address_a[9] => altsyncram_vfo1:auto_generated.address_a[9]
address_a[10] => altsyncram_vfo1:auto_generated.address_a[10]
address_b[0] => altsyncram_vfo1:auto_generated.address_b[0]
address_b[1] => altsyncram_vfo1:auto_generated.address_b[1]
address_b[2] => altsyncram_vfo1:auto_generated.address_b[2]
address_b[3] => altsyncram_vfo1:auto_generated.address_b[3]
address_b[4] => altsyncram_vfo1:auto_generated.address_b[4]
address_b[5] => altsyncram_vfo1:auto_generated.address_b[5]
address_b[6] => altsyncram_vfo1:auto_generated.address_b[6]
address_b[7] => altsyncram_vfo1:auto_generated.address_b[7]
address_b[8] => altsyncram_vfo1:auto_generated.address_b[8]
address_b[9] => altsyncram_vfo1:auto_generated.address_b[9]
address_b[10] => altsyncram_vfo1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vfo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_vfo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vfo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vfo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vfo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vfo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vfo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vfo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vfo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vfo1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|scandoubler:scandoubler|Hq2x:Hq2x|hq2x_out:hq2x_out|hq2x_buf:buf3|altsyncram:altsyncram_component|altsyncram_vfo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0


|poseidon_top|apple1_mist:guest_top|video_mixer:video_mixer|osd:osd
clk_sys => osd_byte[0].CLK
clk_sys => osd_byte[1].CLK
clk_sys => osd_byte[2].CLK
clk_sys => osd_byte[3].CLK
clk_sys => osd_byte[4].CLK
clk_sys => osd_byte[5].CLK
clk_sys => osd_byte[6].CLK
clk_sys => osd_byte[7].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vsD2.CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => hsD2.CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => pixsz[3].CLK
clk_sys => pixsz[4].CLK
clk_sys => pixsz[5].CLK
clk_sys => pixsz[6].CLK
clk_sys => pixsz[7].CLK
clk_sys => pixsz[8].CLK
clk_sys => pixsz[9].CLK
clk_sys => pixsz[10].CLK
clk_sys => pixsz[11].CLK
clk_sys => pixsz[12].CLK
clk_sys => pixsz[13].CLK
clk_sys => pixsz[14].CLK
clk_sys => pixsz[15].CLK
clk_sys => pixsz[16].CLK
clk_sys => pixsz[17].CLK
clk_sys => pixsz[18].CLK
clk_sys => pixsz[19].CLK
clk_sys => pixsz[20].CLK
clk_sys => pixsz[21].CLK
clk_sys => pixsz[22].CLK
clk_sys => pixsz[23].CLK
clk_sys => pixsz[24].CLK
clk_sys => pixsz[25].CLK
clk_sys => pixsz[26].CLK
clk_sys => pixsz[27].CLK
clk_sys => pixsz[28].CLK
clk_sys => pixsz[29].CLK
clk_sys => pixsz[30].CLK
clk_sys => pixsz[31].CLK
clk_sys => ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => pixcnt[3].CLK
clk_sys => pixcnt[4].CLK
clk_sys => pixcnt[5].CLK
clk_sys => pixcnt[6].CLK
clk_sys => pixcnt[7].CLK
clk_sys => pixcnt[8].CLK
clk_sys => pixcnt[9].CLK
clk_sys => pixcnt[10].CLK
clk_sys => pixcnt[11].CLK
clk_sys => pixcnt[12].CLK
clk_sys => pixcnt[13].CLK
clk_sys => pixcnt[14].CLK
clk_sys => pixcnt[15].CLK
clk_sys => pixcnt[16].CLK
clk_sys => pixcnt[17].CLK
clk_sys => pixcnt[18].CLK
clk_sys => pixcnt[19].CLK
clk_sys => pixcnt[20].CLK
clk_sys => pixcnt[21].CLK
clk_sys => pixcnt[22].CLK
clk_sys => pixcnt[23].CLK
clk_sys => pixcnt[24].CLK
clk_sys => pixcnt[25].CLK
clk_sys => pixcnt[26].CLK
clk_sys => pixcnt[27].CLK
clk_sys => pixcnt[28].CLK
clk_sys => pixcnt[29].CLK
clk_sys => pixcnt[30].CLK
clk_sys => pixcnt[31].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => comb.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => hsD.DATAIN
VSync => comb.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|apple1_mist:guest_top|mist_io:mist_io
conf_str[0] => Mux1.IN1018
conf_str[1] => Mux1.IN1019
conf_str[2] => Mux1.IN1020
conf_str[3] => Mux1.IN1021
conf_str[4] => Mux1.IN1022
conf_str[5] => Mux1.IN1023
conf_str[6] => Mux1.IN1024
conf_str[7] => Mux1.IN1025
conf_str[8] => Mux1.IN1026
conf_str[9] => Mux1.IN1027
conf_str[10] => Mux1.IN1028
conf_str[11] => Mux1.IN1029
conf_str[12] => Mux1.IN1030
conf_str[13] => Mux1.IN1031
conf_str[14] => Mux1.IN1032
conf_str[15] => Mux1.IN1033
conf_str[16] => Mux1.IN1002
conf_str[17] => Mux1.IN1003
conf_str[18] => Mux1.IN1004
conf_str[19] => Mux1.IN1005
conf_str[20] => Mux1.IN1006
conf_str[21] => Mux1.IN1007
conf_str[22] => Mux1.IN1008
conf_str[23] => Mux1.IN1009
conf_str[24] => Mux1.IN1010
conf_str[25] => Mux1.IN1011
conf_str[26] => Mux1.IN1012
conf_str[27] => Mux1.IN1013
conf_str[28] => Mux1.IN1014
conf_str[29] => Mux1.IN1015
conf_str[30] => Mux1.IN1016
conf_str[31] => Mux1.IN1017
conf_str[32] => Mux1.IN986
conf_str[33] => Mux1.IN987
conf_str[34] => Mux1.IN988
conf_str[35] => Mux1.IN989
conf_str[36] => Mux1.IN990
conf_str[37] => Mux1.IN991
conf_str[38] => Mux1.IN992
conf_str[39] => Mux1.IN993
conf_str[40] => Mux1.IN994
conf_str[41] => Mux1.IN995
conf_str[42] => Mux1.IN996
conf_str[43] => Mux1.IN997
conf_str[44] => Mux1.IN998
conf_str[45] => Mux1.IN999
conf_str[46] => Mux1.IN1000
conf_str[47] => Mux1.IN1001
conf_str[48] => Mux1.IN970
conf_str[49] => Mux1.IN971
conf_str[50] => Mux1.IN972
conf_str[51] => Mux1.IN973
conf_str[52] => Mux1.IN974
conf_str[53] => Mux1.IN975
conf_str[54] => Mux1.IN976
conf_str[55] => Mux1.IN977
conf_str[56] => Mux1.IN978
conf_str[57] => Mux1.IN979
conf_str[58] => Mux1.IN980
conf_str[59] => Mux1.IN981
conf_str[60] => Mux1.IN982
conf_str[61] => Mux1.IN983
conf_str[62] => Mux1.IN984
conf_str[63] => Mux1.IN985
conf_str[64] => Mux1.IN954
conf_str[65] => Mux1.IN955
conf_str[66] => Mux1.IN956
conf_str[67] => Mux1.IN957
conf_str[68] => Mux1.IN958
conf_str[69] => Mux1.IN959
conf_str[70] => Mux1.IN960
conf_str[71] => Mux1.IN961
conf_str[72] => Mux1.IN962
conf_str[73] => Mux1.IN963
conf_str[74] => Mux1.IN964
conf_str[75] => Mux1.IN965
conf_str[76] => Mux1.IN966
conf_str[77] => Mux1.IN967
conf_str[78] => Mux1.IN968
conf_str[79] => Mux1.IN969
conf_str[80] => Mux1.IN938
conf_str[81] => Mux1.IN939
conf_str[82] => Mux1.IN940
conf_str[83] => Mux1.IN941
conf_str[84] => Mux1.IN942
conf_str[85] => Mux1.IN943
conf_str[86] => Mux1.IN944
conf_str[87] => Mux1.IN945
conf_str[88] => Mux1.IN946
conf_str[89] => Mux1.IN947
conf_str[90] => Mux1.IN948
conf_str[91] => Mux1.IN949
conf_str[92] => Mux1.IN950
conf_str[93] => Mux1.IN951
conf_str[94] => Mux1.IN952
conf_str[95] => Mux1.IN953
conf_str[96] => Mux1.IN922
conf_str[97] => Mux1.IN923
conf_str[98] => Mux1.IN924
conf_str[99] => Mux1.IN925
conf_str[100] => Mux1.IN926
conf_str[101] => Mux1.IN927
conf_str[102] => Mux1.IN928
conf_str[103] => Mux1.IN929
conf_str[104] => Mux1.IN930
conf_str[105] => Mux1.IN931
conf_str[106] => Mux1.IN932
conf_str[107] => Mux1.IN933
conf_str[108] => Mux1.IN934
conf_str[109] => Mux1.IN935
conf_str[110] => Mux1.IN936
conf_str[111] => Mux1.IN937
conf_str[112] => Mux1.IN906
conf_str[113] => Mux1.IN907
conf_str[114] => Mux1.IN908
conf_str[115] => Mux1.IN909
conf_str[116] => Mux1.IN910
conf_str[117] => Mux1.IN911
conf_str[118] => Mux1.IN912
conf_str[119] => Mux1.IN913
conf_str[120] => Mux1.IN914
conf_str[121] => Mux1.IN915
conf_str[122] => Mux1.IN916
conf_str[123] => Mux1.IN917
conf_str[124] => Mux1.IN918
conf_str[125] => Mux1.IN919
conf_str[126] => Mux1.IN920
conf_str[127] => Mux1.IN921
conf_str[128] => Mux1.IN890
conf_str[129] => Mux1.IN891
conf_str[130] => Mux1.IN892
conf_str[131] => Mux1.IN893
conf_str[132] => Mux1.IN894
conf_str[133] => Mux1.IN895
conf_str[134] => Mux1.IN896
conf_str[135] => Mux1.IN897
conf_str[136] => Mux1.IN898
conf_str[137] => Mux1.IN899
conf_str[138] => Mux1.IN900
conf_str[139] => Mux1.IN901
conf_str[140] => Mux1.IN902
conf_str[141] => Mux1.IN903
conf_str[142] => Mux1.IN904
conf_str[143] => Mux1.IN905
conf_str[144] => Mux1.IN874
conf_str[145] => Mux1.IN875
conf_str[146] => Mux1.IN876
conf_str[147] => Mux1.IN877
conf_str[148] => Mux1.IN878
conf_str[149] => Mux1.IN879
conf_str[150] => Mux1.IN880
conf_str[151] => Mux1.IN881
conf_str[152] => Mux1.IN882
conf_str[153] => Mux1.IN883
conf_str[154] => Mux1.IN884
conf_str[155] => Mux1.IN885
conf_str[156] => Mux1.IN886
conf_str[157] => Mux1.IN887
conf_str[158] => Mux1.IN888
conf_str[159] => Mux1.IN889
conf_str[160] => Mux1.IN858
conf_str[161] => Mux1.IN859
conf_str[162] => Mux1.IN860
conf_str[163] => Mux1.IN861
conf_str[164] => Mux1.IN862
conf_str[165] => Mux1.IN863
conf_str[166] => Mux1.IN864
conf_str[167] => Mux1.IN865
conf_str[168] => Mux1.IN866
conf_str[169] => Mux1.IN867
conf_str[170] => Mux1.IN868
conf_str[171] => Mux1.IN869
conf_str[172] => Mux1.IN870
conf_str[173] => Mux1.IN871
conf_str[174] => Mux1.IN872
conf_str[175] => Mux1.IN873
conf_str[176] => Mux1.IN842
conf_str[177] => Mux1.IN843
conf_str[178] => Mux1.IN844
conf_str[179] => Mux1.IN845
conf_str[180] => Mux1.IN846
conf_str[181] => Mux1.IN847
conf_str[182] => Mux1.IN848
conf_str[183] => Mux1.IN849
conf_str[184] => Mux1.IN850
conf_str[185] => Mux1.IN851
conf_str[186] => Mux1.IN852
conf_str[187] => Mux1.IN853
conf_str[188] => Mux1.IN854
conf_str[189] => Mux1.IN855
conf_str[190] => Mux1.IN856
conf_str[191] => Mux1.IN857
conf_str[192] => Mux1.IN826
conf_str[193] => Mux1.IN827
conf_str[194] => Mux1.IN828
conf_str[195] => Mux1.IN829
conf_str[196] => Mux1.IN830
conf_str[197] => Mux1.IN831
conf_str[198] => Mux1.IN832
conf_str[199] => Mux1.IN833
conf_str[200] => Mux1.IN834
conf_str[201] => Mux1.IN835
conf_str[202] => Mux1.IN836
conf_str[203] => Mux1.IN837
conf_str[204] => Mux1.IN838
conf_str[205] => Mux1.IN839
conf_str[206] => Mux1.IN840
conf_str[207] => Mux1.IN841
conf_str[208] => Mux1.IN810
conf_str[209] => Mux1.IN811
conf_str[210] => Mux1.IN812
conf_str[211] => Mux1.IN813
conf_str[212] => Mux1.IN814
conf_str[213] => Mux1.IN815
conf_str[214] => Mux1.IN816
conf_str[215] => Mux1.IN817
conf_str[216] => Mux1.IN818
conf_str[217] => Mux1.IN819
conf_str[218] => Mux1.IN820
conf_str[219] => Mux1.IN821
conf_str[220] => Mux1.IN822
conf_str[221] => Mux1.IN823
conf_str[222] => Mux1.IN824
conf_str[223] => Mux1.IN825
conf_str[224] => Mux1.IN794
conf_str[225] => Mux1.IN795
conf_str[226] => Mux1.IN796
conf_str[227] => Mux1.IN797
conf_str[228] => Mux1.IN798
conf_str[229] => Mux1.IN799
conf_str[230] => Mux1.IN800
conf_str[231] => Mux1.IN801
conf_str[232] => Mux1.IN802
conf_str[233] => Mux1.IN803
conf_str[234] => Mux1.IN804
conf_str[235] => Mux1.IN805
conf_str[236] => Mux1.IN806
conf_str[237] => Mux1.IN807
conf_str[238] => Mux1.IN808
conf_str[239] => Mux1.IN809
conf_str[240] => Mux1.IN778
conf_str[241] => Mux1.IN779
conf_str[242] => Mux1.IN780
conf_str[243] => Mux1.IN781
conf_str[244] => Mux1.IN782
conf_str[245] => Mux1.IN783
conf_str[246] => Mux1.IN784
conf_str[247] => Mux1.IN785
conf_str[248] => Mux1.IN786
conf_str[249] => Mux1.IN787
conf_str[250] => Mux1.IN788
conf_str[251] => Mux1.IN789
conf_str[252] => Mux1.IN790
conf_str[253] => Mux1.IN791
conf_str[254] => Mux1.IN792
conf_str[255] => Mux1.IN793
conf_str[256] => Mux1.IN762
conf_str[257] => Mux1.IN763
conf_str[258] => Mux1.IN764
conf_str[259] => Mux1.IN765
conf_str[260] => Mux1.IN766
conf_str[261] => Mux1.IN767
conf_str[262] => Mux1.IN768
conf_str[263] => Mux1.IN769
conf_str[264] => Mux1.IN770
conf_str[265] => Mux1.IN771
conf_str[266] => Mux1.IN772
conf_str[267] => Mux1.IN773
conf_str[268] => Mux1.IN774
conf_str[269] => Mux1.IN775
conf_str[270] => Mux1.IN776
conf_str[271] => Mux1.IN777
conf_str[272] => Mux1.IN746
conf_str[273] => Mux1.IN747
conf_str[274] => Mux1.IN748
conf_str[275] => Mux1.IN749
conf_str[276] => Mux1.IN750
conf_str[277] => Mux1.IN751
conf_str[278] => Mux1.IN752
conf_str[279] => Mux1.IN753
conf_str[280] => Mux1.IN754
conf_str[281] => Mux1.IN755
conf_str[282] => Mux1.IN756
conf_str[283] => Mux1.IN757
conf_str[284] => Mux1.IN758
conf_str[285] => Mux1.IN759
conf_str[286] => Mux1.IN760
conf_str[287] => Mux1.IN761
conf_str[288] => Mux1.IN730
conf_str[289] => Mux1.IN731
conf_str[290] => Mux1.IN732
conf_str[291] => Mux1.IN733
conf_str[292] => Mux1.IN734
conf_str[293] => Mux1.IN735
conf_str[294] => Mux1.IN736
conf_str[295] => Mux1.IN737
conf_str[296] => Mux1.IN738
conf_str[297] => Mux1.IN739
conf_str[298] => Mux1.IN740
conf_str[299] => Mux1.IN741
conf_str[300] => Mux1.IN742
conf_str[301] => Mux1.IN743
conf_str[302] => Mux1.IN744
conf_str[303] => Mux1.IN745
conf_str[304] => Mux1.IN714
conf_str[305] => Mux1.IN715
conf_str[306] => Mux1.IN716
conf_str[307] => Mux1.IN717
conf_str[308] => Mux1.IN718
conf_str[309] => Mux1.IN719
conf_str[310] => Mux1.IN720
conf_str[311] => Mux1.IN721
conf_str[312] => Mux1.IN722
conf_str[313] => Mux1.IN723
conf_str[314] => Mux1.IN724
conf_str[315] => Mux1.IN725
conf_str[316] => Mux1.IN726
conf_str[317] => Mux1.IN727
conf_str[318] => Mux1.IN728
conf_str[319] => Mux1.IN729
conf_str[320] => Mux1.IN698
conf_str[321] => Mux1.IN699
conf_str[322] => Mux1.IN700
conf_str[323] => Mux1.IN701
conf_str[324] => Mux1.IN702
conf_str[325] => Mux1.IN703
conf_str[326] => Mux1.IN704
conf_str[327] => Mux1.IN705
conf_str[328] => Mux1.IN706
conf_str[329] => Mux1.IN707
conf_str[330] => Mux1.IN708
conf_str[331] => Mux1.IN709
conf_str[332] => Mux1.IN710
conf_str[333] => Mux1.IN711
conf_str[334] => Mux1.IN712
conf_str[335] => Mux1.IN713
conf_str[336] => Mux1.IN682
conf_str[337] => Mux1.IN683
conf_str[338] => Mux1.IN684
conf_str[339] => Mux1.IN685
conf_str[340] => Mux1.IN686
conf_str[341] => Mux1.IN687
conf_str[342] => Mux1.IN688
conf_str[343] => Mux1.IN689
conf_str[344] => Mux1.IN690
conf_str[345] => Mux1.IN691
conf_str[346] => Mux1.IN692
conf_str[347] => Mux1.IN693
conf_str[348] => Mux1.IN694
conf_str[349] => Mux1.IN695
conf_str[350] => Mux1.IN696
conf_str[351] => Mux1.IN697
conf_str[352] => Mux1.IN666
conf_str[353] => Mux1.IN667
conf_str[354] => Mux1.IN668
conf_str[355] => Mux1.IN669
conf_str[356] => Mux1.IN670
conf_str[357] => Mux1.IN671
conf_str[358] => Mux1.IN672
conf_str[359] => Mux1.IN673
conf_str[360] => Mux1.IN674
conf_str[361] => Mux1.IN675
conf_str[362] => Mux1.IN676
conf_str[363] => Mux1.IN677
conf_str[364] => Mux1.IN678
conf_str[365] => Mux1.IN679
conf_str[366] => Mux1.IN680
conf_str[367] => Mux1.IN681
conf_str[368] => Mux1.IN650
conf_str[369] => Mux1.IN651
conf_str[370] => Mux1.IN652
conf_str[371] => Mux1.IN653
conf_str[372] => Mux1.IN654
conf_str[373] => Mux1.IN655
conf_str[374] => Mux1.IN656
conf_str[375] => Mux1.IN657
conf_str[376] => Mux1.IN658
conf_str[377] => Mux1.IN659
conf_str[378] => Mux1.IN660
conf_str[379] => Mux1.IN661
conf_str[380] => Mux1.IN662
conf_str[381] => Mux1.IN663
conf_str[382] => Mux1.IN664
conf_str[383] => Mux1.IN665
conf_str[384] => Mux1.IN634
conf_str[385] => Mux1.IN635
conf_str[386] => Mux1.IN636
conf_str[387] => Mux1.IN637
conf_str[388] => Mux1.IN638
conf_str[389] => Mux1.IN639
conf_str[390] => Mux1.IN640
conf_str[391] => Mux1.IN641
conf_str[392] => Mux1.IN642
conf_str[393] => Mux1.IN643
conf_str[394] => Mux1.IN644
conf_str[395] => Mux1.IN645
conf_str[396] => Mux1.IN646
conf_str[397] => Mux1.IN647
conf_str[398] => Mux1.IN648
conf_str[399] => Mux1.IN649
conf_str[400] => Mux1.IN618
conf_str[401] => Mux1.IN619
conf_str[402] => Mux1.IN620
conf_str[403] => Mux1.IN621
conf_str[404] => Mux1.IN622
conf_str[405] => Mux1.IN623
conf_str[406] => Mux1.IN624
conf_str[407] => Mux1.IN625
conf_str[408] => Mux1.IN626
conf_str[409] => Mux1.IN627
conf_str[410] => Mux1.IN628
conf_str[411] => Mux1.IN629
conf_str[412] => Mux1.IN630
conf_str[413] => Mux1.IN631
conf_str[414] => Mux1.IN632
conf_str[415] => Mux1.IN633
conf_str[416] => Mux1.IN602
conf_str[417] => Mux1.IN603
conf_str[418] => Mux1.IN604
conf_str[419] => Mux1.IN605
conf_str[420] => Mux1.IN606
conf_str[421] => Mux1.IN607
conf_str[422] => Mux1.IN608
conf_str[423] => Mux1.IN609
conf_str[424] => Mux1.IN610
conf_str[425] => Mux1.IN611
conf_str[426] => Mux1.IN612
conf_str[427] => Mux1.IN613
conf_str[428] => Mux1.IN614
conf_str[429] => Mux1.IN615
conf_str[430] => Mux1.IN616
conf_str[431] => Mux1.IN617
conf_str[432] => Mux1.IN586
conf_str[433] => Mux1.IN587
conf_str[434] => Mux1.IN588
conf_str[435] => Mux1.IN589
conf_str[436] => Mux1.IN590
conf_str[437] => Mux1.IN591
conf_str[438] => Mux1.IN592
conf_str[439] => Mux1.IN593
conf_str[440] => Mux1.IN594
conf_str[441] => Mux1.IN595
conf_str[442] => Mux1.IN596
conf_str[443] => Mux1.IN597
conf_str[444] => Mux1.IN598
conf_str[445] => Mux1.IN599
conf_str[446] => Mux1.IN600
conf_str[447] => Mux1.IN601
conf_str[448] => Mux1.IN570
conf_str[449] => Mux1.IN571
conf_str[450] => Mux1.IN572
conf_str[451] => Mux1.IN573
conf_str[452] => Mux1.IN574
conf_str[453] => Mux1.IN575
conf_str[454] => Mux1.IN576
conf_str[455] => Mux1.IN577
conf_str[456] => Mux1.IN578
conf_str[457] => Mux1.IN579
conf_str[458] => Mux1.IN580
conf_str[459] => Mux1.IN581
conf_str[460] => Mux1.IN582
conf_str[461] => Mux1.IN583
conf_str[462] => Mux1.IN584
conf_str[463] => Mux1.IN585
conf_str[464] => Mux1.IN554
conf_str[465] => Mux1.IN555
conf_str[466] => Mux1.IN556
conf_str[467] => Mux1.IN557
conf_str[468] => Mux1.IN558
conf_str[469] => Mux1.IN559
conf_str[470] => Mux1.IN560
conf_str[471] => Mux1.IN561
conf_str[472] => Mux1.IN562
conf_str[473] => Mux1.IN563
conf_str[474] => Mux1.IN564
conf_str[475] => Mux1.IN565
conf_str[476] => Mux1.IN566
conf_str[477] => Mux1.IN567
conf_str[478] => Mux1.IN568
conf_str[479] => Mux1.IN569
conf_str[480] => Mux1.IN538
conf_str[481] => Mux1.IN539
conf_str[482] => Mux1.IN540
conf_str[483] => Mux1.IN541
conf_str[484] => Mux1.IN542
conf_str[485] => Mux1.IN543
conf_str[486] => Mux1.IN544
conf_str[487] => Mux1.IN545
conf_str[488] => Mux1.IN546
conf_str[489] => Mux1.IN547
conf_str[490] => Mux1.IN548
conf_str[491] => Mux1.IN549
conf_str[492] => Mux1.IN550
conf_str[493] => Mux1.IN551
conf_str[494] => Mux1.IN552
conf_str[495] => Mux1.IN553
conf_str[496] => Mux1.IN522
conf_str[497] => Mux1.IN523
conf_str[498] => Mux1.IN524
conf_str[499] => Mux1.IN525
conf_str[500] => Mux1.IN526
conf_str[501] => Mux1.IN527
conf_str[502] => Mux1.IN528
conf_str[503] => Mux1.IN529
conf_str[504] => Mux1.IN530
conf_str[505] => Mux1.IN531
conf_str[506] => Mux1.IN532
conf_str[507] => Mux1.IN533
conf_str[508] => Mux1.IN534
conf_str[509] => Mux1.IN535
conf_str[510] => Mux1.IN536
conf_str[511] => Mux1.IN537
conf_str[512] => Mux1.IN506
conf_str[513] => Mux1.IN507
conf_str[514] => Mux1.IN508
conf_str[515] => Mux1.IN509
conf_str[516] => Mux1.IN510
conf_str[517] => Mux1.IN511
conf_str[518] => Mux1.IN512
conf_str[519] => Mux1.IN513
conf_str[520] => Mux1.IN514
conf_str[521] => Mux1.IN515
conf_str[522] => Mux1.IN516
conf_str[523] => Mux1.IN517
conf_str[524] => Mux1.IN518
conf_str[525] => Mux1.IN519
conf_str[526] => Mux1.IN520
conf_str[527] => Mux1.IN521
conf_str[528] => Mux1.IN490
conf_str[529] => Mux1.IN491
conf_str[530] => Mux1.IN492
conf_str[531] => Mux1.IN493
conf_str[532] => Mux1.IN494
conf_str[533] => Mux1.IN495
conf_str[534] => Mux1.IN496
conf_str[535] => Mux1.IN497
conf_str[536] => Mux1.IN498
conf_str[537] => Mux1.IN499
conf_str[538] => Mux1.IN500
conf_str[539] => Mux1.IN501
conf_str[540] => Mux1.IN502
conf_str[541] => Mux1.IN503
conf_str[542] => Mux1.IN504
conf_str[543] => Mux1.IN505
conf_str[544] => Mux1.IN474
conf_str[545] => Mux1.IN475
conf_str[546] => Mux1.IN476
conf_str[547] => Mux1.IN477
conf_str[548] => Mux1.IN478
conf_str[549] => Mux1.IN479
conf_str[550] => Mux1.IN480
conf_str[551] => Mux1.IN481
conf_str[552] => Mux1.IN482
conf_str[553] => Mux1.IN483
conf_str[554] => Mux1.IN484
conf_str[555] => Mux1.IN485
conf_str[556] => Mux1.IN486
conf_str[557] => Mux1.IN487
conf_str[558] => Mux1.IN488
conf_str[559] => Mux1.IN489
conf_str[560] => Mux1.IN458
conf_str[561] => Mux1.IN459
conf_str[562] => Mux1.IN460
conf_str[563] => Mux1.IN461
conf_str[564] => Mux1.IN462
conf_str[565] => Mux1.IN463
conf_str[566] => Mux1.IN464
conf_str[567] => Mux1.IN465
conf_str[568] => Mux1.IN466
conf_str[569] => Mux1.IN467
conf_str[570] => Mux1.IN468
conf_str[571] => Mux1.IN469
conf_str[572] => Mux1.IN470
conf_str[573] => Mux1.IN471
conf_str[574] => Mux1.IN472
conf_str[575] => Mux1.IN473
conf_str[576] => Mux1.IN442
conf_str[577] => Mux1.IN443
conf_str[578] => Mux1.IN444
conf_str[579] => Mux1.IN445
conf_str[580] => Mux1.IN446
conf_str[581] => Mux1.IN447
conf_str[582] => Mux1.IN448
conf_str[583] => Mux1.IN449
conf_str[584] => Mux1.IN450
conf_str[585] => Mux1.IN451
conf_str[586] => Mux1.IN452
conf_str[587] => Mux1.IN453
conf_str[588] => Mux1.IN454
conf_str[589] => Mux1.IN455
conf_str[590] => Mux1.IN456
conf_str[591] => Mux1.IN457
conf_str[592] => Mux1.IN426
conf_str[593] => Mux1.IN427
conf_str[594] => Mux1.IN428
conf_str[595] => Mux1.IN429
conf_str[596] => Mux1.IN430
conf_str[597] => Mux1.IN431
conf_str[598] => Mux1.IN432
conf_str[599] => Mux1.IN433
conf_str[600] => Mux1.IN434
conf_str[601] => Mux1.IN435
conf_str[602] => Mux1.IN436
conf_str[603] => Mux1.IN437
conf_str[604] => Mux1.IN438
conf_str[605] => Mux1.IN439
conf_str[606] => Mux1.IN440
conf_str[607] => Mux1.IN441
conf_str[608] => Mux1.IN400
conf_str[609] => Mux1.IN401
conf_str[610] => Mux1.IN402
conf_str[611] => Mux1.IN403
conf_str[612] => Mux1.IN404
conf_str[613] => Mux1.IN405
conf_str[614] => Mux1.IN406
conf_str[615] => Mux1.IN407
clk_sys => ps2_mouse_data~reg0.CLK
clk_sys => ps2_mouse_tx_state[0].CLK
clk_sys => ps2_mouse_tx_state[1].CLK
clk_sys => ps2_mouse_tx_state[2].CLK
clk_sys => ps2_mouse_tx_state[3].CLK
clk_sys => ps2_mouse_parity.CLK
clk_sys => ps2_mouse_tx_byte[0].CLK
clk_sys => ps2_mouse_tx_byte[1].CLK
clk_sys => ps2_mouse_tx_byte[2].CLK
clk_sys => ps2_mouse_tx_byte[3].CLK
clk_sys => ps2_mouse_tx_byte[4].CLK
clk_sys => ps2_mouse_tx_byte[5].CLK
clk_sys => ps2_mouse_tx_byte[6].CLK
clk_sys => ps2_mouse_tx_byte[7].CLK
clk_sys => ps2_mouse_rptr[0].CLK
clk_sys => ps2_mouse_rptr[1].CLK
clk_sys => ps2_mouse_rptr[2].CLK
clk_sys => ps2_mouse_r_inc.CLK
clk_sys => old_clk~reg1.CLK
clk_sys => ps2_kbd_data~reg0.CLK
clk_sys => ps2_kbd_tx_state[0].CLK
clk_sys => ps2_kbd_tx_state[1].CLK
clk_sys => ps2_kbd_tx_state[2].CLK
clk_sys => ps2_kbd_tx_state[3].CLK
clk_sys => ps2_kbd_parity.CLK
clk_sys => ps2_kbd_tx_byte[0].CLK
clk_sys => ps2_kbd_tx_byte[1].CLK
clk_sys => ps2_kbd_tx_byte[2].CLK
clk_sys => ps2_kbd_tx_byte[3].CLK
clk_sys => ps2_kbd_tx_byte[4].CLK
clk_sys => ps2_kbd_tx_byte[5].CLK
clk_sys => ps2_kbd_tx_byte[6].CLK
clk_sys => ps2_kbd_tx_byte[7].CLK
clk_sys => ps2_kbd_rptr[0].CLK
clk_sys => ps2_kbd_rptr[1].CLK
clk_sys => ps2_kbd_rptr[2].CLK
clk_sys => ps2_kbd_r_inc.CLK
clk_sys => old_clk.CLK
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => ioctl_wrd[0].CLK
clk_sys => ioctl_wrd[1].CLK
clk_sys => rclkD2.CLK
clk_sys => rclkD.CLK
clk_sys => sd_buff_wr~reg0.CLK
clk_sys => b_wr3.CLK
clk_sys => clk_ps2.CLK
clk_sys => cnt[0].CLK
clk_sys => cnt[1].CLK
clk_sys => cnt[2].CLK
clk_sys => cnt[3].CLK
clk_sys => cnt[4].CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
SPI_SCK => ps2_kbd_fifo.we_a.CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[2].CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[1].CLK
SPI_SCK => ps2_kbd_fifo.waddr_a[0].CLK
SPI_SCK => ps2_kbd_fifo.data_a[7].CLK
SPI_SCK => ps2_kbd_fifo.data_a[6].CLK
SPI_SCK => ps2_kbd_fifo.data_a[5].CLK
SPI_SCK => ps2_kbd_fifo.data_a[4].CLK
SPI_SCK => ps2_kbd_fifo.data_a[3].CLK
SPI_SCK => ps2_kbd_fifo.data_a[2].CLK
SPI_SCK => ps2_kbd_fifo.data_a[1].CLK
SPI_SCK => ps2_kbd_fifo.data_a[0].CLK
SPI_SCK => ps2_mouse_fifo.we_a.CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[2].CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[1].CLK
SPI_SCK => ps2_mouse_fifo.waddr_a[0].CLK
SPI_SCK => ps2_mouse_fifo.data_a[7].CLK
SPI_SCK => ps2_mouse_fifo.data_a[6].CLK
SPI_SCK => ps2_mouse_fifo.data_a[5].CLK
SPI_SCK => ps2_mouse_fifo.data_a[4].CLK
SPI_SCK => ps2_mouse_fifo.data_a[3].CLK
SPI_SCK => ps2_mouse_fifo.data_a[2].CLK
SPI_SCK => ps2_mouse_fifo.data_a[1].CLK
SPI_SCK => ps2_mouse_fifo.data_a[0].CLK
SPI_SCK => ioctl_index[0]~reg0.CLK
SPI_SCK => ioctl_index[1]~reg0.CLK
SPI_SCK => ioctl_index[2]~reg0.CLK
SPI_SCK => ioctl_index[3]~reg0.CLK
SPI_SCK => ioctl_index[4]~reg0.CLK
SPI_SCK => ioctl_index[5]~reg0.CLK
SPI_SCK => ioctl_index[6]~reg0.CLK
SPI_SCK => ioctl_index[7]~reg0.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => addr_w[0].CLK
SPI_SCK => addr_w[1].CLK
SPI_SCK => addr_w[2].CLK
SPI_SCK => addr_w[3].CLK
SPI_SCK => addr_w[4].CLK
SPI_SCK => addr_w[5].CLK
SPI_SCK => addr_w[6].CLK
SPI_SCK => addr_w[7].CLK
SPI_SCK => addr_w[8].CLK
SPI_SCK => addr_w[9].CLK
SPI_SCK => addr_w[10].CLK
SPI_SCK => addr_w[11].CLK
SPI_SCK => addr_w[12].CLK
SPI_SCK => addr_w[13].CLK
SPI_SCK => addr_w[14].CLK
SPI_SCK => addr_w[15].CLK
SPI_SCK => addr_w[16].CLK
SPI_SCK => addr_w[17].CLK
SPI_SCK => addr_w[18].CLK
SPI_SCK => addr_w[19].CLK
SPI_SCK => addr_w[20].CLK
SPI_SCK => addr_w[21].CLK
SPI_SCK => addr_w[22].CLK
SPI_SCK => addr_w[23].CLK
SPI_SCK => addr_w[24].CLK
SPI_SCK => ioctl_download~reg0.CLK
SPI_SCK => cmd[0]~reg1.CLK
SPI_SCK => cmd[1]~reg1.CLK
SPI_SCK => cmd[2]~reg1.CLK
SPI_SCK => cmd[3]~reg1.CLK
SPI_SCK => cmd[4]~reg1.CLK
SPI_SCK => cmd[5]~reg1.CLK
SPI_SCK => cmd[6]~reg1.CLK
SPI_SCK => cmd[7]~reg1.CLK
SPI_SCK => addr[0].CLK
SPI_SCK => addr[1].CLK
SPI_SCK => addr[2].CLK
SPI_SCK => addr[3].CLK
SPI_SCK => addr[4].CLK
SPI_SCK => addr[5].CLK
SPI_SCK => addr[6].CLK
SPI_SCK => addr[7].CLK
SPI_SCK => addr[8].CLK
SPI_SCK => addr[9].CLK
SPI_SCK => addr[10].CLK
SPI_SCK => addr[11].CLK
SPI_SCK => addr[12].CLK
SPI_SCK => addr[13].CLK
SPI_SCK => addr[14].CLK
SPI_SCK => addr[15].CLK
SPI_SCK => addr[16].CLK
SPI_SCK => addr[17].CLK
SPI_SCK => addr[18].CLK
SPI_SCK => addr[19].CLK
SPI_SCK => addr[20].CLK
SPI_SCK => addr[21].CLK
SPI_SCK => addr[22].CLK
SPI_SCK => addr[23].CLK
SPI_SCK => addr[24].CLK
SPI_SCK => sbuf[0]~reg1.CLK
SPI_SCK => sbuf[1]~reg1.CLK
SPI_SCK => sbuf[2]~reg1.CLK
SPI_SCK => sbuf[3]~reg1.CLK
SPI_SCK => sbuf[4]~reg1.CLK
SPI_SCK => sbuf[5]~reg1.CLK
SPI_SCK => sbuf[6]~reg1.CLK
SPI_SCK => rclk.CLK
SPI_SCK => cnt[0]~reg1.CLK
SPI_SCK => cnt[1]~reg1.CLK
SPI_SCK => cnt[2]~reg1.CLK
SPI_SCK => cnt[3]~reg1.CLK
SPI_SCK => cnt[4]~reg1.CLK
SPI_SCK => but_sw[0].CLK
SPI_SCK => but_sw[1].CLK
SPI_SCK => but_sw[2].CLK
SPI_SCK => but_sw[3].CLK
SPI_SCK => but_sw[4].CLK
SPI_SCK => but_sw[5].CLK
SPI_SCK => joystick_0[0]~reg0.CLK
SPI_SCK => joystick_0[1]~reg0.CLK
SPI_SCK => joystick_0[2]~reg0.CLK
SPI_SCK => joystick_0[3]~reg0.CLK
SPI_SCK => joystick_0[4]~reg0.CLK
SPI_SCK => joystick_0[5]~reg0.CLK
SPI_SCK => joystick_0[6]~reg0.CLK
SPI_SCK => joystick_0[7]~reg0.CLK
SPI_SCK => joystick_1[0]~reg0.CLK
SPI_SCK => joystick_1[1]~reg0.CLK
SPI_SCK => joystick_1[2]~reg0.CLK
SPI_SCK => joystick_1[3]~reg0.CLK
SPI_SCK => joystick_1[4]~reg0.CLK
SPI_SCK => joystick_1[5]~reg0.CLK
SPI_SCK => joystick_1[6]~reg0.CLK
SPI_SCK => joystick_1[7]~reg0.CLK
SPI_SCK => ps2_mouse_wptr[0].CLK
SPI_SCK => ps2_mouse_wptr[1].CLK
SPI_SCK => ps2_mouse_wptr[2].CLK
SPI_SCK => ps2_kbd_wptr[0].CLK
SPI_SCK => ps2_kbd_wptr[1].CLK
SPI_SCK => ps2_kbd_wptr[2].CLK
SPI_SCK => sd_buff_dout[0]~reg0.CLK
SPI_SCK => sd_buff_dout[1]~reg0.CLK
SPI_SCK => sd_buff_dout[2]~reg0.CLK
SPI_SCK => sd_buff_dout[3]~reg0.CLK
SPI_SCK => sd_buff_dout[4]~reg0.CLK
SPI_SCK => sd_buff_dout[5]~reg0.CLK
SPI_SCK => sd_buff_dout[6]~reg0.CLK
SPI_SCK => sd_buff_dout[7]~reg0.CLK
SPI_SCK => joystick_analog_1[0]~reg0.CLK
SPI_SCK => joystick_analog_1[1]~reg0.CLK
SPI_SCK => joystick_analog_1[2]~reg0.CLK
SPI_SCK => joystick_analog_1[3]~reg0.CLK
SPI_SCK => joystick_analog_1[4]~reg0.CLK
SPI_SCK => joystick_analog_1[5]~reg0.CLK
SPI_SCK => joystick_analog_1[6]~reg0.CLK
SPI_SCK => joystick_analog_1[7]~reg0.CLK
SPI_SCK => joystick_analog_1[8]~reg0.CLK
SPI_SCK => joystick_analog_1[9]~reg0.CLK
SPI_SCK => joystick_analog_1[10]~reg0.CLK
SPI_SCK => joystick_analog_1[11]~reg0.CLK
SPI_SCK => joystick_analog_1[12]~reg0.CLK
SPI_SCK => joystick_analog_1[13]~reg0.CLK
SPI_SCK => joystick_analog_1[14]~reg0.CLK
SPI_SCK => joystick_analog_1[15]~reg0.CLK
SPI_SCK => joystick_analog_0[0]~reg0.CLK
SPI_SCK => joystick_analog_0[1]~reg0.CLK
SPI_SCK => joystick_analog_0[2]~reg0.CLK
SPI_SCK => joystick_analog_0[3]~reg0.CLK
SPI_SCK => joystick_analog_0[4]~reg0.CLK
SPI_SCK => joystick_analog_0[5]~reg0.CLK
SPI_SCK => joystick_analog_0[6]~reg0.CLK
SPI_SCK => joystick_analog_0[7]~reg0.CLK
SPI_SCK => joystick_analog_0[8]~reg0.CLK
SPI_SCK => joystick_analog_0[9]~reg0.CLK
SPI_SCK => joystick_analog_0[10]~reg0.CLK
SPI_SCK => joystick_analog_0[11]~reg0.CLK
SPI_SCK => joystick_analog_0[12]~reg0.CLK
SPI_SCK => joystick_analog_0[13]~reg0.CLK
SPI_SCK => joystick_analog_0[14]~reg0.CLK
SPI_SCK => joystick_analog_0[15]~reg0.CLK
SPI_SCK => stick_idx[0].CLK
SPI_SCK => stick_idx[1].CLK
SPI_SCK => stick_idx[2].CLK
SPI_SCK => img_size[0]~reg0.CLK
SPI_SCK => img_size[1]~reg0.CLK
SPI_SCK => img_size[2]~reg0.CLK
SPI_SCK => img_size[3]~reg0.CLK
SPI_SCK => img_size[4]~reg0.CLK
SPI_SCK => img_size[5]~reg0.CLK
SPI_SCK => img_size[6]~reg0.CLK
SPI_SCK => img_size[7]~reg0.CLK
SPI_SCK => img_size[8]~reg0.CLK
SPI_SCK => img_size[9]~reg0.CLK
SPI_SCK => img_size[10]~reg0.CLK
SPI_SCK => img_size[11]~reg0.CLK
SPI_SCK => img_size[12]~reg0.CLK
SPI_SCK => img_size[13]~reg0.CLK
SPI_SCK => img_size[14]~reg0.CLK
SPI_SCK => img_size[15]~reg0.CLK
SPI_SCK => img_size[16]~reg0.CLK
SPI_SCK => img_size[17]~reg0.CLK
SPI_SCK => img_size[18]~reg0.CLK
SPI_SCK => img_size[19]~reg0.CLK
SPI_SCK => img_size[20]~reg0.CLK
SPI_SCK => img_size[21]~reg0.CLK
SPI_SCK => img_size[22]~reg0.CLK
SPI_SCK => img_size[23]~reg0.CLK
SPI_SCK => img_size[24]~reg0.CLK
SPI_SCK => img_size[25]~reg0.CLK
SPI_SCK => img_size[26]~reg0.CLK
SPI_SCK => img_size[27]~reg0.CLK
SPI_SCK => img_size[28]~reg0.CLK
SPI_SCK => img_size[29]~reg0.CLK
SPI_SCK => img_size[30]~reg0.CLK
SPI_SCK => img_size[31]~reg0.CLK
SPI_SCK => status[0]~reg0.CLK
SPI_SCK => status[1]~reg0.CLK
SPI_SCK => status[2]~reg0.CLK
SPI_SCK => status[3]~reg0.CLK
SPI_SCK => status[4]~reg0.CLK
SPI_SCK => status[5]~reg0.CLK
SPI_SCK => status[6]~reg0.CLK
SPI_SCK => status[7]~reg0.CLK
SPI_SCK => status[8]~reg0.CLK
SPI_SCK => status[9]~reg0.CLK
SPI_SCK => status[10]~reg0.CLK
SPI_SCK => status[11]~reg0.CLK
SPI_SCK => status[12]~reg0.CLK
SPI_SCK => status[13]~reg0.CLK
SPI_SCK => status[14]~reg0.CLK
SPI_SCK => status[15]~reg0.CLK
SPI_SCK => status[16]~reg0.CLK
SPI_SCK => status[17]~reg0.CLK
SPI_SCK => status[18]~reg0.CLK
SPI_SCK => status[19]~reg0.CLK
SPI_SCK => status[20]~reg0.CLK
SPI_SCK => status[21]~reg0.CLK
SPI_SCK => status[22]~reg0.CLK
SPI_SCK => status[23]~reg0.CLK
SPI_SCK => status[24]~reg0.CLK
SPI_SCK => status[25]~reg0.CLK
SPI_SCK => status[26]~reg0.CLK
SPI_SCK => status[27]~reg0.CLK
SPI_SCK => status[28]~reg0.CLK
SPI_SCK => status[29]~reg0.CLK
SPI_SCK => status[30]~reg0.CLK
SPI_SCK => status[31]~reg0.CLK
SPI_SCK => mount_strobe.CLK
SPI_SCK => b_data[0].CLK
SPI_SCK => b_data[1].CLK
SPI_SCK => b_data[2].CLK
SPI_SCK => b_data[3].CLK
SPI_SCK => b_data[4].CLK
SPI_SCK => b_data[5].CLK
SPI_SCK => b_data[6].CLK
SPI_SCK => b_data[7].CLK
SPI_SCK => cmd[0].CLK
SPI_SCK => cmd[1].CLK
SPI_SCK => cmd[2].CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sd_buff_addr[0]~reg0.CLK
SPI_SCK => sd_buff_addr[1]~reg0.CLK
SPI_SCK => sd_buff_addr[2]~reg0.CLK
SPI_SCK => sd_buff_addr[3]~reg0.CLK
SPI_SCK => sd_buff_addr[4]~reg0.CLK
SPI_SCK => sd_buff_addr[5]~reg0.CLK
SPI_SCK => sd_buff_addr[6]~reg0.CLK
SPI_SCK => sd_buff_addr[7]~reg0.CLK
SPI_SCK => sd_buff_addr[8]~reg0.CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => sd_ack_conf~reg0.CLK
SPI_SCK => sd_ack~reg0.CLK
SPI_SCK => byte_cnt[0].CLK
SPI_SCK => byte_cnt[1].CLK
SPI_SCK => byte_cnt[2].CLK
SPI_SCK => byte_cnt[3].CLK
SPI_SCK => byte_cnt[4].CLK
SPI_SCK => byte_cnt[5].CLK
SPI_SCK => byte_cnt[6].CLK
SPI_SCK => byte_cnt[7].CLK
SPI_SCK => byte_cnt[8].CLK
SPI_SCK => byte_cnt[9].CLK
SPI_SCK => bit_cnt[0].CLK
SPI_SCK => bit_cnt[1].CLK
SPI_SCK => bit_cnt[2].CLK
SPI_SCK => b_wr2.CLK
SPI_SCK => spi_do.CLK
SPI_SCK => ps2_kbd_fifo.CLK0
SPI_SCK => ps2_mouse_fifo.CLK0
CONF_DATA0 => sd_ack_conf~reg0.ACLR
CONF_DATA0 => sd_ack~reg0.ACLR
CONF_DATA0 => byte_cnt[0].ACLR
CONF_DATA0 => byte_cnt[1].ACLR
CONF_DATA0 => byte_cnt[2].ACLR
CONF_DATA0 => byte_cnt[3].ACLR
CONF_DATA0 => byte_cnt[4].ACLR
CONF_DATA0 => byte_cnt[5].ACLR
CONF_DATA0 => byte_cnt[6].ACLR
CONF_DATA0 => byte_cnt[7].ACLR
CONF_DATA0 => byte_cnt[8].ACLR
CONF_DATA0 => byte_cnt[9].ACLR
CONF_DATA0 => bit_cnt[0].ACLR
CONF_DATA0 => bit_cnt[1].ACLR
CONF_DATA0 => bit_cnt[2].ACLR
CONF_DATA0 => b_wr2.ACLR
CONF_DATA0 => SPI_DO.OE
CONF_DATA0 => comb.IN1
CONF_DATA0 => comb.IN1
CONF_DATA0 => spi_do.ENA
CONF_DATA0 => sbuf[6].ENA
CONF_DATA0 => sbuf[5].ENA
CONF_DATA0 => sbuf[4].ENA
CONF_DATA0 => sbuf[3].ENA
CONF_DATA0 => sbuf[2].ENA
CONF_DATA0 => sbuf[1].ENA
CONF_DATA0 => sbuf[0].ENA
CONF_DATA0 => sd_buff_addr[8]~reg0.ENA
CONF_DATA0 => sd_buff_addr[7]~reg0.ENA
CONF_DATA0 => sd_buff_addr[6]~reg0.ENA
CONF_DATA0 => sd_buff_addr[5]~reg0.ENA
CONF_DATA0 => sd_buff_addr[4]~reg0.ENA
CONF_DATA0 => sd_buff_addr[3]~reg0.ENA
CONF_DATA0 => sd_buff_addr[2]~reg0.ENA
CONF_DATA0 => sd_buff_addr[1]~reg0.ENA
CONF_DATA0 => sd_buff_addr[0]~reg0.ENA
CONF_DATA0 => cmd[7].ENA
CONF_DATA0 => cmd[6].ENA
CONF_DATA0 => cmd[5].ENA
CONF_DATA0 => cmd[4].ENA
CONF_DATA0 => cmd[3].ENA
CONF_DATA0 => cmd[2].ENA
CONF_DATA0 => cmd[1].ENA
CONF_DATA0 => cmd[0].ENA
CONF_DATA0 => b_data[7].ENA
CONF_DATA0 => b_data[6].ENA
CONF_DATA0 => b_data[5].ENA
CONF_DATA0 => b_data[4].ENA
CONF_DATA0 => b_data[3].ENA
CONF_DATA0 => b_data[2].ENA
CONF_DATA0 => b_data[1].ENA
CONF_DATA0 => b_data[0].ENA
CONF_DATA0 => mount_strobe.ENA
CONF_DATA0 => status[31]~reg0.ENA
CONF_DATA0 => status[30]~reg0.ENA
CONF_DATA0 => status[29]~reg0.ENA
CONF_DATA0 => status[28]~reg0.ENA
CONF_DATA0 => status[27]~reg0.ENA
CONF_DATA0 => status[26]~reg0.ENA
CONF_DATA0 => status[25]~reg0.ENA
CONF_DATA0 => status[24]~reg0.ENA
CONF_DATA0 => status[23]~reg0.ENA
CONF_DATA0 => status[22]~reg0.ENA
CONF_DATA0 => status[21]~reg0.ENA
CONF_DATA0 => status[20]~reg0.ENA
CONF_DATA0 => status[19]~reg0.ENA
CONF_DATA0 => status[18]~reg0.ENA
CONF_DATA0 => status[17]~reg0.ENA
CONF_DATA0 => status[16]~reg0.ENA
CONF_DATA0 => status[15]~reg0.ENA
CONF_DATA0 => status[14]~reg0.ENA
CONF_DATA0 => status[13]~reg0.ENA
CONF_DATA0 => status[12]~reg0.ENA
CONF_DATA0 => status[11]~reg0.ENA
CONF_DATA0 => status[10]~reg0.ENA
CONF_DATA0 => status[9]~reg0.ENA
CONF_DATA0 => status[8]~reg0.ENA
CONF_DATA0 => status[7]~reg0.ENA
CONF_DATA0 => status[6]~reg0.ENA
CONF_DATA0 => status[5]~reg0.ENA
CONF_DATA0 => status[4]~reg0.ENA
CONF_DATA0 => status[3]~reg0.ENA
CONF_DATA0 => status[2]~reg0.ENA
CONF_DATA0 => status[1]~reg0.ENA
CONF_DATA0 => status[0]~reg0.ENA
CONF_DATA0 => img_size[31]~reg0.ENA
CONF_DATA0 => img_size[30]~reg0.ENA
CONF_DATA0 => img_size[29]~reg0.ENA
CONF_DATA0 => img_size[28]~reg0.ENA
CONF_DATA0 => img_size[27]~reg0.ENA
CONF_DATA0 => img_size[26]~reg0.ENA
CONF_DATA0 => img_size[25]~reg0.ENA
CONF_DATA0 => img_size[24]~reg0.ENA
CONF_DATA0 => img_size[23]~reg0.ENA
CONF_DATA0 => img_size[22]~reg0.ENA
CONF_DATA0 => img_size[21]~reg0.ENA
CONF_DATA0 => img_size[20]~reg0.ENA
CONF_DATA0 => img_size[19]~reg0.ENA
CONF_DATA0 => img_size[18]~reg0.ENA
CONF_DATA0 => img_size[17]~reg0.ENA
CONF_DATA0 => img_size[16]~reg0.ENA
CONF_DATA0 => img_size[15]~reg0.ENA
CONF_DATA0 => img_size[14]~reg0.ENA
CONF_DATA0 => img_size[13]~reg0.ENA
CONF_DATA0 => img_size[12]~reg0.ENA
CONF_DATA0 => img_size[11]~reg0.ENA
CONF_DATA0 => img_size[10]~reg0.ENA
CONF_DATA0 => img_size[9]~reg0.ENA
CONF_DATA0 => img_size[8]~reg0.ENA
CONF_DATA0 => img_size[7]~reg0.ENA
CONF_DATA0 => img_size[6]~reg0.ENA
CONF_DATA0 => img_size[5]~reg0.ENA
CONF_DATA0 => img_size[4]~reg0.ENA
CONF_DATA0 => img_size[3]~reg0.ENA
CONF_DATA0 => img_size[2]~reg0.ENA
CONF_DATA0 => img_size[1]~reg0.ENA
CONF_DATA0 => img_size[0]~reg0.ENA
CONF_DATA0 => stick_idx[2].ENA
CONF_DATA0 => stick_idx[1].ENA
CONF_DATA0 => stick_idx[0].ENA
CONF_DATA0 => joystick_analog_0[15]~reg0.ENA
CONF_DATA0 => joystick_analog_0[14]~reg0.ENA
CONF_DATA0 => joystick_analog_0[13]~reg0.ENA
CONF_DATA0 => joystick_analog_0[12]~reg0.ENA
CONF_DATA0 => joystick_analog_0[11]~reg0.ENA
CONF_DATA0 => joystick_analog_0[10]~reg0.ENA
CONF_DATA0 => joystick_analog_0[9]~reg0.ENA
CONF_DATA0 => joystick_analog_0[8]~reg0.ENA
CONF_DATA0 => joystick_analog_0[7]~reg0.ENA
CONF_DATA0 => joystick_analog_0[6]~reg0.ENA
CONF_DATA0 => joystick_analog_0[5]~reg0.ENA
CONF_DATA0 => joystick_analog_0[4]~reg0.ENA
CONF_DATA0 => joystick_analog_0[3]~reg0.ENA
CONF_DATA0 => joystick_analog_0[2]~reg0.ENA
CONF_DATA0 => joystick_analog_0[1]~reg0.ENA
CONF_DATA0 => joystick_analog_0[0]~reg0.ENA
CONF_DATA0 => joystick_analog_1[15]~reg0.ENA
CONF_DATA0 => joystick_analog_1[14]~reg0.ENA
CONF_DATA0 => joystick_analog_1[13]~reg0.ENA
CONF_DATA0 => joystick_analog_1[12]~reg0.ENA
CONF_DATA0 => joystick_analog_1[11]~reg0.ENA
CONF_DATA0 => joystick_analog_1[10]~reg0.ENA
CONF_DATA0 => joystick_analog_1[9]~reg0.ENA
CONF_DATA0 => joystick_analog_1[8]~reg0.ENA
CONF_DATA0 => joystick_analog_1[7]~reg0.ENA
CONF_DATA0 => joystick_analog_1[6]~reg0.ENA
CONF_DATA0 => joystick_analog_1[5]~reg0.ENA
CONF_DATA0 => joystick_analog_1[4]~reg0.ENA
CONF_DATA0 => joystick_analog_1[3]~reg0.ENA
CONF_DATA0 => joystick_analog_1[2]~reg0.ENA
CONF_DATA0 => joystick_analog_1[1]~reg0.ENA
CONF_DATA0 => joystick_analog_1[0]~reg0.ENA
CONF_DATA0 => sd_buff_dout[7]~reg0.ENA
CONF_DATA0 => sd_buff_dout[6]~reg0.ENA
CONF_DATA0 => sd_buff_dout[5]~reg0.ENA
CONF_DATA0 => sd_buff_dout[4]~reg0.ENA
CONF_DATA0 => sd_buff_dout[3]~reg0.ENA
CONF_DATA0 => sd_buff_dout[2]~reg0.ENA
CONF_DATA0 => sd_buff_dout[1]~reg0.ENA
CONF_DATA0 => sd_buff_dout[0]~reg0.ENA
CONF_DATA0 => ps2_kbd_wptr[2].ENA
CONF_DATA0 => ps2_kbd_wptr[1].ENA
CONF_DATA0 => ps2_kbd_wptr[0].ENA
CONF_DATA0 => ps2_mouse_wptr[2].ENA
CONF_DATA0 => ps2_mouse_wptr[1].ENA
CONF_DATA0 => ps2_mouse_wptr[0].ENA
CONF_DATA0 => joystick_1[7]~reg0.ENA
CONF_DATA0 => joystick_1[6]~reg0.ENA
CONF_DATA0 => joystick_1[5]~reg0.ENA
CONF_DATA0 => joystick_1[4]~reg0.ENA
CONF_DATA0 => joystick_1[3]~reg0.ENA
CONF_DATA0 => joystick_1[2]~reg0.ENA
CONF_DATA0 => joystick_1[1]~reg0.ENA
CONF_DATA0 => joystick_1[0]~reg0.ENA
CONF_DATA0 => joystick_0[7]~reg0.ENA
CONF_DATA0 => joystick_0[6]~reg0.ENA
CONF_DATA0 => joystick_0[5]~reg0.ENA
CONF_DATA0 => joystick_0[4]~reg0.ENA
CONF_DATA0 => joystick_0[3]~reg0.ENA
CONF_DATA0 => joystick_0[2]~reg0.ENA
CONF_DATA0 => joystick_0[1]~reg0.ENA
CONF_DATA0 => joystick_0[0]~reg0.ENA
CONF_DATA0 => but_sw[5].ENA
CONF_DATA0 => but_sw[4].ENA
CONF_DATA0 => but_sw[3].ENA
CONF_DATA0 => but_sw[2].ENA
CONF_DATA0 => but_sw[1].ENA
CONF_DATA0 => but_sw[0].ENA
SPI_SS2 => cnt[0]~reg1.ACLR
SPI_SS2 => cnt[1]~reg1.ACLR
SPI_SS2 => cnt[2]~reg1.ACLR
SPI_SS2 => cnt[3]~reg1.ACLR
SPI_SS2 => cnt[4]~reg1.ACLR
SPI_SS2 => rclk.ENA
SPI_SS2 => sbuf[6]~reg1.ENA
SPI_SS2 => sbuf[5]~reg1.ENA
SPI_SS2 => sbuf[4]~reg1.ENA
SPI_SS2 => sbuf[3]~reg1.ENA
SPI_SS2 => sbuf[2]~reg1.ENA
SPI_SS2 => sbuf[1]~reg1.ENA
SPI_SS2 => sbuf[0]~reg1.ENA
SPI_SS2 => addr[24].ENA
SPI_SS2 => addr[23].ENA
SPI_SS2 => addr[22].ENA
SPI_SS2 => addr[21].ENA
SPI_SS2 => addr[20].ENA
SPI_SS2 => addr[19].ENA
SPI_SS2 => addr[18].ENA
SPI_SS2 => addr[17].ENA
SPI_SS2 => addr[16].ENA
SPI_SS2 => addr[15].ENA
SPI_SS2 => addr[14].ENA
SPI_SS2 => addr[13].ENA
SPI_SS2 => addr[12].ENA
SPI_SS2 => addr[11].ENA
SPI_SS2 => addr[10].ENA
SPI_SS2 => addr[9].ENA
SPI_SS2 => addr[8].ENA
SPI_SS2 => addr[7].ENA
SPI_SS2 => addr[6].ENA
SPI_SS2 => addr[5].ENA
SPI_SS2 => addr[4].ENA
SPI_SS2 => addr[3].ENA
SPI_SS2 => addr[2].ENA
SPI_SS2 => addr[1].ENA
SPI_SS2 => addr[0].ENA
SPI_SS2 => cmd[7]~reg1.ENA
SPI_SS2 => cmd[6]~reg1.ENA
SPI_SS2 => cmd[5]~reg1.ENA
SPI_SS2 => cmd[4]~reg1.ENA
SPI_SS2 => cmd[3]~reg1.ENA
SPI_SS2 => cmd[2]~reg1.ENA
SPI_SS2 => cmd[1]~reg1.ENA
SPI_SS2 => cmd[0]~reg1.ENA
SPI_SS2 => ioctl_download~reg0.ENA
SPI_SS2 => addr_w[24].ENA
SPI_SS2 => addr_w[23].ENA
SPI_SS2 => addr_w[22].ENA
SPI_SS2 => addr_w[21].ENA
SPI_SS2 => addr_w[20].ENA
SPI_SS2 => addr_w[19].ENA
SPI_SS2 => addr_w[18].ENA
SPI_SS2 => addr_w[17].ENA
SPI_SS2 => addr_w[16].ENA
SPI_SS2 => addr_w[15].ENA
SPI_SS2 => addr_w[14].ENA
SPI_SS2 => addr_w[13].ENA
SPI_SS2 => addr_w[12].ENA
SPI_SS2 => addr_w[11].ENA
SPI_SS2 => addr_w[10].ENA
SPI_SS2 => addr_w[9].ENA
SPI_SS2 => addr_w[8].ENA
SPI_SS2 => addr_w[7].ENA
SPI_SS2 => addr_w[6].ENA
SPI_SS2 => addr_w[5].ENA
SPI_SS2 => addr_w[4].ENA
SPI_SS2 => addr_w[3].ENA
SPI_SS2 => addr_w[2].ENA
SPI_SS2 => addr_w[1].ENA
SPI_SS2 => addr_w[0].ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => ioctl_index[7]~reg0.ENA
SPI_SS2 => ioctl_index[6]~reg0.ENA
SPI_SS2 => ioctl_index[5]~reg0.ENA
SPI_SS2 => ioctl_index[4]~reg0.ENA
SPI_SS2 => ioctl_index[3]~reg0.ENA
SPI_SS2 => ioctl_index[2]~reg0.ENA
SPI_SS2 => ioctl_index[1]~reg0.ENA
SPI_SS2 => ioctl_index[0]~reg0.ENA
SPI_DO <= SPI_DO.DB_MAX_OUTPUT_PORT_TYPE
SPI_DI => joystick_analog_1.DATAB
SPI_DI => joystick_analog_0.DATAB
SPI_DI => joystick_analog_1.DATAB
SPI_DI => joystick_analog_0.DATAB
SPI_DI => stick_idx.DATAB
SPI_DI => img_size.DATAB
SPI_DI => status.DATAB
SPI_DI => Selector70.IN5
SPI_DI => sd_buff_dout.DATAB
SPI_DI => joystick_1.DATAB
SPI_DI => joystick_0.DATAB
SPI_DI => but_sw.DATAB
SPI_DI => cmd.DATAB
SPI_DI => sbuf.DATAB
SPI_DI => cmd.DATAB
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => addr_w.OUTPUTSELECT
SPI_DI => data_w.DATAB
SPI_DI => ioctl_index.DATAB
SPI_DI => ioctl_download.DATAB
SPI_DI => Equal6.IN2
SPI_DI => Equal7.IN3
SPI_DI => Equal8.IN7
SPI_DI => Selector39.IN3
SPI_DI => Selector47.IN3
SPI_DI => Selector55.IN3
SPI_DI => ps2_kbd_fifo.data_a[0].DATAIN
SPI_DI => ps2_mouse_fifo.data_a[0].DATAIN
SPI_DI => Selector8.IN3
SPI_DI => Selector16.IN3
SPI_DI => Selector24.IN3
SPI_DI => sbuf[0].DATAIN
SPI_DI => ps2_kbd_fifo.DATAIN
SPI_DI => ps2_mouse_fifo.DATAIN
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => Mux2.IN1
sd_sdhc => Mux2.IN3
img_mounted <= mount_strobe.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => Mux3.IN21
sd_lba[1] => Mux3.IN22
sd_lba[2] => Mux3.IN23
sd_lba[3] => Mux3.IN24
sd_lba[4] => Mux3.IN25
sd_lba[5] => Mux3.IN26
sd_lba[6] => Mux3.IN27
sd_lba[7] => Mux3.IN28
sd_lba[8] => Mux3.IN29
sd_lba[9] => Mux3.IN30
sd_lba[10] => Mux3.IN31
sd_lba[11] => Mux3.IN32
sd_lba[12] => Mux3.IN33
sd_lba[13] => Mux3.IN34
sd_lba[14] => Mux3.IN35
sd_lba[15] => Mux3.IN36
sd_lba[16] => Mux3.IN5
sd_lba[17] => Mux3.IN6
sd_lba[18] => Mux3.IN7
sd_lba[19] => Mux3.IN8
sd_lba[20] => Mux3.IN9
sd_lba[21] => Mux3.IN10
sd_lba[22] => Mux3.IN11
sd_lba[23] => Mux3.IN12
sd_lba[24] => Mux3.IN13
sd_lba[25] => Mux3.IN14
sd_lba[26] => Mux3.IN15
sd_lba[27] => Mux3.IN16
sd_lba[28] => Mux3.IN17
sd_lba[29] => Mux3.IN18
sd_lba[30] => Mux3.IN19
sd_lba[31] => Mux3.IN20
sd_rd => Mux2.IN2
sd_wr => Mux2.IN0
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[0] <= sd_buff_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[1] <= sd_buff_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[2] <= sd_buff_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[3] <= sd_buff_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[4] <= sd_buff_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[5] <= sd_buff_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[6] <= sd_buff_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[7] <= sd_buff_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_din[0] => b_data.DATAB
sd_buff_din[0] => b_data.DATAB
sd_buff_din[1] => b_data.DATAB
sd_buff_din[1] => b_data.DATAB
sd_buff_din[2] => b_data.DATAB
sd_buff_din[2] => b_data.DATAB
sd_buff_din[3] => b_data.DATAB
sd_buff_din[3] => b_data.DATAB
sd_buff_din[4] => b_data.DATAB
sd_buff_din[4] => b_data.DATAB
sd_buff_din[5] => b_data.DATAB
sd_buff_din[5] => b_data.DATAB
sd_buff_din[6] => b_data.DATAB
sd_buff_din[6] => b_data.DATAB
sd_buff_din[7] => b_data.DATAB
sd_buff_din[7] => b_data.DATAB
sd_buff_wr <= sd_buff_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= ps2_kbd_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_data <= ps2_kbd_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_clk <= ps2_mouse_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_data <= ps2_mouse_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_caps_led => Mux5.IN0
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


