################################################################################
# Automatically-generated file. Do not edit!
################################################################################

C++M_SRCS := 
C++_SRCS := 
CCM_SRCS := 
CC_SRCS := 
CPP_SRCS := 
CXXM_SRCS := 
CXX_SRCS := 
C_SRCS := 
C_UPPER_SRCS := 
OBJ_SRCS := 
O_SRCS := 
SRC_SRCS := 
C++M_DEPS := 
C++_DEPS := 
CCM_DEPS := 
CC_DEPS := 
COMPILED_SRCS := 
CPP_DEPS := 
CXXM_DEPS := 
CXX_DEPS := 
C_DEPS := 
C_UPPER_DEPS := 
EXECUTABLES := 
OBJS := 
SECONDARY_SIZE := 

# Every subdirectory with source files must be described here
SUBDIRS := \
Configurations/Debug \
Configurations \
. \
Libraries/DoIP \
Libraries/Ethernet/Phy_Dp83825i \
Libraries/Ethernet/lwip/port/src \
Libraries/Ethernet/lwip/src/api \
Libraries/Ethernet/lwip/src/core \
Libraries/Ethernet/lwip/src/core/ipv4 \
Libraries/Ethernet/lwip/src/core/ipv6 \
Libraries/Ethernet/lwip/src/netif \
Libraries/Ethernet/lwip/src/netif/ppp \
Libraries/Ethernet/lwip/src/netif/ppp/polarssl \
Libraries/Infra/Platform/Tricore/Compilers \
Libraries/Infra/Ssw/TC3xx/Tricore \
Libraries/UART \
Libraries/iLLD/TC3xx/Tricore/Asclin/Asc \
Libraries/iLLD/TC3xx/Tricore/Asclin/Std \
Libraries/iLLD/TC3xx/Tricore/Cpu/Irq \
Libraries/iLLD/TC3xx/Tricore/Cpu/Std \
Libraries/iLLD/TC3xx/Tricore/Cpu/Trap \
Libraries/iLLD/TC3xx/Tricore/Geth/Eth \
Libraries/iLLD/TC3xx/Tricore/Geth/Std \
Libraries/iLLD/TC3xx/Tricore/Gtm/Std \
Libraries/iLLD/TC3xx/Tricore/Mtu/Std \
Libraries/iLLD/TC3xx/Tricore/Pms/Std \
Libraries/iLLD/TC3xx/Tricore/Port/Std \
Libraries/iLLD/TC3xx/Tricore/Scu/Std \
Libraries/iLLD/TC3xx/Tricore/Src/Std \
Libraries/iLLD/TC3xx/Tricore/Stm/Std \
Libraries/iLLD/TC3xx/Tricore/_Impl \
Libraries/iLLD/TC3xx/Tricore/_Lib/DataHandling \
Libraries/iLLD/TC3xx/Tricore/_PinMap/TC37x \

