ips:
  AX65:
    macros: &ax65_macros
    - &ax65_macro_1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x103m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &ax65_macro_2
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x32m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &ax65_macro_3
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x72m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &ax65_macro_4
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_2048x144m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &ax65_macro_6
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_512x72m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &ax65_macro_7
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x38m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_8
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_128x38m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_9
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x44m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_10
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x11m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_11
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x13m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_12
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_512x12m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_13
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_128x37m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_14
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x37m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_15
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x38m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &ax65_macro_16
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x54m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &apu_dma_macro_1
      macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_256x128m1b4c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &apu_rom_macro
      macro: ln05lpe_a00_mc_vromp_hd_lvt_8192x64m16b4c1
      path: ln05lpe_a00_memory_compiler_vrom_hd_lvt_V2.05/v1.0
  CODEC:
    macros: &codec_macros
    - &codec_macro_0_alg_ram_633x128x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_640x128m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_1_alg_ram_61x64x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_64x64m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_2_alg_ram_32x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_32x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_3_alg_ram_272x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_272x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_4_alg_ram_272x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_272x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_5_alg_ram_144x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_144x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_6_alg_ram_144x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_144x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_7_alg_ram_28x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_32x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_8_alg_ram_19x368x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_24x92m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_9_alg_ram_1929x32x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_1952x32m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_10_alg_ram_243x102x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_248x102m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_11_alg_ram_1955x128x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_1984x128m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_12_alg_ram_2003x32x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_2016x32m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_13_alg_ram_292x121x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_296x122m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_14_alg_ram_292x121x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_296x122m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_15_alg_ram_292x121x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_296x122m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_16_alg_ram_292x121x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_296x122m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_17_alg_ram_256x124x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x124m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_18_alg_ram_256x124x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x124m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_19_alg_ram_worden_dpr_256x320x20
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_256x160m1b4c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_20_alg_ram_worden_dpr_256x320x20
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_256x160m1b4c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_21_alg_ram_worden_dpr_128x320x20
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_128x160m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_22_alg_ram_worden_dpr_128x320x20
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_128x160m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_23_alg_ram_worden_384x128x8
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_24_alg_ram_worden_384x128x8
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_25_alg_ram_worden_384x128x8
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_26_alg_ram_worden_384x144x9
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x144m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_27_alg_ram_worden_384x144x9
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x144m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_28_alg_ram_31x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_32x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_29_alg_ram_290x8x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_296x8m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_30_alg_ram_993x119x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_1024x120m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_31_alg_ram_32x74x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_32x74m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_32_alg_ram_16x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_16x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_33_alg_ram_128x208x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x104m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_34_alg_ram_128x112x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x112m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_35_alg_ram_128x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_36_alg_ram_512x256x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_512x128m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_37_alg_ram_512x256x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_512x128m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_38_alg_ram_512x256x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_512x128m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_39_alg_ram_128x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_40_alg_ram_128x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_41_alg_ram_256x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_42_alg_ram_256x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_43_alg_ram_256x120x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x120m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_44_alg_ram_480x93x0
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_480x94m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_45_alg_ram_worden_384x320x20
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x160m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_46_alg_ram_worden_384x320x20
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x160m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_47_alg_ram_worden_480x176x44
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_480x88m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_48_alg_ram_128x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_49_alg_ram_128x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_50_alg_ram_256x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_51_alg_ram_256x128x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_52_alg_ram_256x120x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x120m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_53_alg_ram_480x93x0
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_480x94m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_54_alg_ram_worden_384x320x20
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x160m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_55_alg_ram_worden_384x320x20
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_384x160m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_56_alg_ram_worden_480x176x44
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_480x88m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_57_alg_ram_16x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_16x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_58_alg_ram_128x32x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_128x32m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_59_alg_ram_worden_dpr_136x256x8
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_136x128m1b4c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_60_alg_ram_6x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_32x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_61_alg_ram_2880x128x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_2880x128m4b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_63_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_64_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_65_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_66_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_67_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_68_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_69_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_70_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_71_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_72_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_73_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_74_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_75_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_76_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_77_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_78_alg_ram_worden_dpr_912x128x2
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_456x128m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_79_alg_ram_1072x128x0
      macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_1088x128m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_80_alg_ram_400x12x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_400x14m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_83_alg_ram_256x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_256x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_84_alg_ram_32x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_32x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_85_alg_ram_192x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_192x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_86_alg_ram_192x256x0
      macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_192x128m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_87_alg_ram_worden_64x98x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x98m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_88_alg_ram_worden_64x88x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x88m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_89_alg_ram_worden_1024x16x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x16m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_90_alg_ram_worden_256x60x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x60m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_91_alg_ram_worden_2048x32x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_2048x32m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_92_alg_ram_worden_2048x32x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_2048x32m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_93_alg_ram_worden_2048x32x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_2048x32m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_94_alg_ram_worden_2048x32x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_2048x32m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_95_alg_ram_worden_128x8x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_128x8m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_96_alg_ram_worden_1024x64x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x64m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_97_alg_ram_worden_1024x64x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x64m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_98_alg_ram_worden_1024x64x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x64m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_99_alg_ram_worden_1024x64x1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x64m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &codec_macro_100_alg_ram_worden_64x58x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x58m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_101_alg_ram_worden_64x58x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x58m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_102_alg_ram_worden_64x58x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x58m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_103_alg_ram_worden_64x58x1
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x58m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &codec_macro_107_alg_ram_worden_dpr_1921x160x10
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_488x160m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_121_alg_ram_dual_16x65x0
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_32x68m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_122_alg_ram_dual_16x32x0
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_32x32m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_126_alg_ram_worden_dpr_5760x160x10
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_360x80m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &codec_macro_127_alg_ram_worden_dpr_2880x48x12
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_360x48m1b8c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
  CVA6:
    macros: &cva6_macros
    - &cva6_macro_cache_data
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_128x134m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &cva6_macro_dcache_tag
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_128x37m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &cva6_macro_icache_tag
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_128x36m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &cva6_macro_cache_data_lvt
      macro: ln05lpe_a00_mc_rf1rwp_hsr_lvt_128x134m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_lvt_V2.05/v1.0
    - &cva6_macro_dcache_tag_lvt
      macro: ln05lpe_a00_mc_rf1rwp_hsr_lvt_128x37m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_lvt_V2.05/v1.0
    - &cva6_macro_icache_tag_lvt
      macro: ln05lpe_a00_mc_rf1rwp_hsr_lvt_128x36m4b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_lvt_V2.05/v1.0
    - &cva6_macro_raptor
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_32x128m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
  DPU:
    macros: &dpu_macros
    - &dpu_macro_instruction
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_512x64m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &dpu_macro_c_store
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x144m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &dpu_macro_b_store
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_64x144m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
  DWPU:
    macros: &dwpu_macros
    - &dwpu_macro_instruction
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x128m4b2c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
  L1:
    macros: &l1_macros
    - &l1_macro_1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_4096x128m4b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
  DMC:
    macros: &dmc_macros
    - &ifd_odr_defmem_macro
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_128x64m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
  L2:
    macros: &l2_macros
    - &l2_macro_1
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_4096x128m4b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
  AIC_CD:
    macros: &aic_cd_macros
    - &aic_cd_instr_16x73
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_16x76m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &aic_cd_copy_32x73
      macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_32x76m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
  AIC:
    macros: &aic_macros
    - &aic_macro_1
      macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_128x64m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &aic_macro_2
      macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_128x128m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
  SOC_PERIPH_P:
    macros: &soc_periph_macros
    - &emmc_macro
      macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x64m2b1c1r2
      path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
    - &soc_periph_macro_uart_tx
      macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_16x8m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
    - &soc_periph_macro_uart_rx
      macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_16x12m1b2c1r2
      path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
  SOC_MGMT:
    macros: &soc_mgmt_macros
    - &kse3_iram_macro
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_8192x36m8b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &kse3_dram_macro
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_4096x40m4b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &kse3_rom_lower_macro
      macro: ln05lpe_a00_mc_vromp_hd_lvt_16384x36m16b8c1_lower
      path: ln05lpe_a00_memory_compiler_vrom_hd_lvt_V2.05/v1.0
    - &kse3_rom_upper_macro
      macro: ln05lpe_a00_mc_vromp_hd_lvt_16384x36m16b8c1_upper
      path: ln05lpe_a00_memory_compiler_vrom_hd_lvt_V2.05/v1.0
  SPM:
    macros: &spm_macros
    - &spm_macro_non_ecc_8k
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_8192x64m8b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &spm_macro_ecc_8k
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_8192x72m8b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &spm_macro_non_ecc_4k
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_4096x64m8b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &spm_macro_ecc_4k
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_4096x72m8b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &spm_macro_non_ecc_2k
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_2048x64m8b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
    - &spm_macro_ecc_2k
      macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_2048x72m8b4c1r2
      path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
  IMC_BANK:
    macros: &imc_bank_macros
    - &imc_bank_macro
      /data/foundry/samsung/sf5a/ip/axelera/imc_bank/tr_v0.4/fusion_ref/imc_bank
  SVS:
    macros: &svs_macros
    - &svs_macro
      /data/foundry/samsung/sf5a/ip/axelera/svs_monitor/tr_v0.12/fusion_ref/svs_monitor
  PROCESS:
    macros: &process_macros
    - &process1_macro
      /data/foundry/samsung/sf5a/ip/axelera/process1_monitor/tr_v0.12/fusion_ref/process1_monitor
    - &process2_macro
      /data/foundry/samsung/sf5a/ip/axelera/process2_monitor/tr_v0.12/fusion_ref/process2_monitor
  C2C:
    macros: &c2c_macros
    - &c2c_macro
      /data/foundry/samsung/sf5a/ip/axelera/c2c_monitor/tr_v0.12/fusion_ref/c2c_monitor
  DMA:
    macros: &dma_macros
      - &dma_chnl_data
        macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_64x128m2b1c1r2
        path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0/
      - &dma_chnl_metadata
        macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_256x16m1b8c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0/
      - &dma_chnl_2p_data
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_256x128m1b8c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0/
      - &dma_chnl_tid
        macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_64x12m1b4c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0/
  AIC_INFRA:
    macros: &aic_infra_macros
    - *aic_macro_1
    - *aic_macro_2
    - *aic_cd_instr_16x73
    - *aic_cd_copy_32x73
    - *cva6_macro_cache_data
    - *cva6_macro_dcache_tag
    - *cva6_macro_icache_tag
    - *cva6_macro_raptor
    - *spm_macro_ecc_4k
    - *spm_macro_ecc_8k
    - *dma_chnl_data
    - *dma_chnl_metadata
    - *dma_chnl_2p_data
    - *dma_chnl_tid
  PVT:
    macros: &pvt_macros
      - &pvt_sensor
        /data/foundry/samsung/sf5a/ip/techwidu/generated/v1.1/fusion_ref/IP_240710_1/tu_pvt0501a01_ln05lpe_4007002_c/
      - &pvt_remote_probe
        /data/foundry/samsung/sf5a/ip/techwidu/generated/v1.1/fusion_ref/IP_240710_1/tu_tem0501ar01_ln05lpe_4007002_c/
  NOC:
    macros: &noc_macros
      - &noc_macro_24x144b_2p_rf
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_24x144m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/dev/
      - &noc_macro_72x160b_2p_rf
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_72x160m1b4c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/dev/
      - &noc_macro_136x160b_2p_rf
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_136x160m1b4c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/dev/
      - &noc_macro_64x160b_2p_rf
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_64x160m1b4c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/dev/
  PLL:
    macros: &pll_macros
      - &pll
        /data/foundry/samsung/sf5a/ip/techwidu/generated/v1.1/fusion_ref/IP_240710_1/tu_pll0519a01_ln05lpe_4007002_c/
  EFUSE:
    macros: &efuse_macros
      - &efuse
        /data/foundry/samsung/sf5a/ip/samsung/generated/v1.0/fusion_ref/sf_efuse_x40_a100_ln05lpe_4004000_V1.07/sf_efuse10kbx40_a100_ln05lpe_4006000_c
  OTP:
    macros: &otp_macros
      - &otp
        /data/foundry/samsung/sf5a/ip/samsung/generated/v1.0/fusion_ref/sf_otp_cp_a100_ln05lpe_4006000_V1.01/sf_otp16kb_cp_a100_ln05lpe_4006000_c
  LPDDR:
    macros: &lpddr_macros
      - &lpddr_wdata_rf
        macro: ln05lpe_a00_mc_rf2rwp_hsr_rvt_128x128m1b4c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &lpddr_iccm_ram
        macro: ln05lpe_a00_mc_ra1rwp_hsr_lvt_1536x78m4b4c1r2
        path: ln05lpe_a00_memory_compiler_ra1_hs_lvt_V2.05/v1.0
      - &lpddr_dccm_ram
        macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1536x39m4b4c1r2
        path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
      - &lpddr_bc_rf
        macro: ln05lpe_a00_mc_rf1rwp_hsr_rvt_256x64m2b1c1r2
        path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
      - &lpddr_gs_ram
        macro: ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x8m4b2c1r2
        path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
      - &lpddr_pie_ram
        macro: ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x56m4b4c1r2
        path: ln05lpe_a00_memory_compiler_ra1_hs_lvt_V2.05/v1.0
      - &lpddr_acsm_ram
        macro: ln05lpe_a00_mc_ra1rp_hsr_lvt_1024x72m4b4c1r2
        path: ln05lpe_a00_memory_compiler_ra1_hs_lvt_V2.05/v1.0
  LPDDR_PHY:
    macros: &lpddr_phy_macros
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphyacx2_top_ew_us_GlobalRvia_MOL_nominal_detailed
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphyckx2_top_ew_us_GlobalRvia_MOL_nominal_detailed
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphycmosx2_top_ew_us_GlobalRvia_MOL_nominal_detailed
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphycsx2_top_ew_us_GlobalRvia_MOL_nominal_detailed
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphydx4_top_ew_us_GlobalRvia_MOL_nominal_detailed
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphydx5_top_ew_us_GlobalRvia_MOL_nominal_detailed
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphymaster_top_ew_us_GlobalRvia_MOL_nominal_detailed
      - /data/foundry/samsung/sf5a/ip/synopsys/generated/dev/fusion_ref/0.50a/dwc_lpddr5xphyzcal_top_ew_us_GlobalRvia_MOL_nominal_detailed
  PCIE:
    macros: &pcie_macros
      - &pcie_2560x16m4b4c1r2
        macro: ln05lpe_a00_mc_ra1rp_hsr_rvt_2560x16m4b4c1r2
        path: ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.05/v1.0
      - &pcie_264x136m2b1c1r2
        macro: ln05lpe_a00_mc_rf1rp_hsr_rvt_264x136m2b1c1r2
        path: ln05lpe_a00_memory_compiler_rf1_hs_rvt_V2.05/v1.0
      - &pcie_260x128m1b8c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_260x128m1b8c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_272x136m1b8c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_272x136m1b8c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_284x132m1b8c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_284x132m1b8c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x104m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x104m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x116m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x116m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x120m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x120m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x136m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x136m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x144m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x144m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x160m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x160m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x64m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x64m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_32x84m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_32x84m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_356x140m1b8c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_356x140m1b8c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_512x12m1b8c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_512x12m1b8c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_64x124m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_64x124m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_64x148m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_64x148m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_64x88m1b2c1r2
        macro: ln05lpe_a00_mc_rf2rp_hsr_rvt_64x88m1b2c1r2
        path: ln05lpe_a00_memory_compiler_rf2_hs_rvt_V2.05/v1.0
      - &pcie_20480x16m32b8c1
        macro: ln05lpe_a00_mc_vromp_hd_lvt_20480x16m32b8c1
        path: ln05lpe_a00_memory_compiler_vrom_hd_lvt_V2.05/v1.0
  PMA:
    macros: &pma_macros
      - &pcie_phy_pma
        /data/foundry/samsung/sf5a/ip/synopsys/generated/v1.0/fusion_ref/pma/dwc_c20pcie4_pma_x4_ns_us_GlobalRvia_MOL_nominal_detailed
