$date
	Mon Apr 21 18:44:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " carry_out $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % carry_in $end
$scope module uut $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 % carry_in $end
$var reg 1 ( carry $end
$var reg 1 " carry_out $end
$var reg 8 ) sum [7:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 *
b11111 )
1(
b10110010 '
b1101101 &
0%
b10110010 $
b1101101 #
1"
b11111 !
$end
#10
b101011 !
b101011 )
b1000 *
1(
b1010101 $
b1010101 '
b11010110 #
b11010110 &
#20
b0 !
b0 )
b1000 *
1(
b1 $
b1 '
b11111111 #
b11111111 &
#30
1(
b110 !
b110 )
b1000 *
1%
b1101100 $
b1101100 '
b10011001 #
b10011001 &
#40
b1000000 !
b1000000 )
b1000 *
b11101010 $
b11101010 '
b1010101 #
b1010101 &
