-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun Mar  6 16:57:28 2022
-- Host        : DESKTOP-JE3GUPC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {c:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de
--               computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.gen/sources_1/bd/BD/ip/BD_intcon_wrapper_bd_0_0/BD_intcon_wrapper_bd_0_0_sim_netlist.vhdl}
-- Design      : BD_intcon_wrapper_bd_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi2wb is
  port (
    io_awready : out STD_LOGIC;
    io_arready : out STD_LOGIC;
    io_wready : out STD_LOGIC;
    o_wb_cyc_reg_0 : out STD_LOGIC;
    arbiter_reg_0 : out STD_LOGIC;
    wb_uart_we_o : out STD_LOGIC;
    io_bvalid : out STD_LOGIC;
    io_rvalid : out STD_LOGIC;
    cs : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_cs_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_cs_reg[2]_2\ : out STD_LOGIC;
    \o_wb_adr_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    wb_spi_accel_cyc_o : out STD_LOGIC;
    wb_spi_flash_cyc_o : out STD_LOGIC;
    wb_sys_cyc_o : out STD_LOGIC;
    wb_gpio_cyc_o : out STD_LOGIC;
    wb_ptc_cyc_o : out STD_LOGIC;
    wb_uart_cyc_o : out STD_LOGIC;
    wb_rom_cyc_o : out STD_LOGIC;
    wb_uart_adr_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_uart_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_uart_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_rdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi2wb_rst : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    o_arready_reg_0 : in STD_LOGIC;
    o_wb_adr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    io_rready : in STD_LOGIC;
    io_bready : in STD_LOGIC;
    \FSM_sequential_cs_reg[0]_1\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q\ : in STD_LOGIC;
    \gen_spill_reg.a_full_q\ : in STD_LOGIC;
    o_wb_cyc_reg_1 : in STD_LOGIC;
    \FSM_sequential_cs_reg[2]_3\ : in STD_LOGIC;
    arbiter : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    wb_uart_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_gpio_err_i : in STD_LOGIC;
    wb_gpio_ack_i : in STD_LOGIC;
    wb_uart_err_i : in STD_LOGIC;
    wb_uart_ack_i : in STD_LOGIC;
    wb_sys_ack_i : in STD_LOGIC;
    wb_spi_accel_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_ptc_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_gpio_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_sys_err_i : in STD_LOGIC;
    wb_spi_flash_ack_i : in STD_LOGIC;
    wb_spi_flash_err_i : in STD_LOGIC;
    wb_ptc_err_i : in STD_LOGIC;
    wb_ptc_ack_i : in STD_LOGIC;
    wb_spi_accel_err_i : in STD_LOGIC;
    wb_spi_accel_ack_i : in STD_LOGIC;
    wb_rom_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_sys_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_flash_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_rom_ack_i : in STD_LOGIC;
    wbm_err : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \o_wb_adr_reg[2]_0\ : in STD_LOGIC;
    \o_wb_dat_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \o_wb_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi2wb : entity is "axi2wb";
end BD_intcon_wrapper_bd_0_0_axi2wb;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi2wb is
  signal \FSM_sequential_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_cs_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_cs_reg[2]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal arbiter_i_1_n_0 : STD_LOGIC;
  signal \^arbiter_reg_0\ : STD_LOGIC;
  signal \^cs\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^io_bvalid\ : STD_LOGIC;
  signal \^io_rvalid\ : STD_LOGIC;
  signal o_awready_i_1_n_0 : STD_LOGIC;
  signal o_bvalid_i_1_n_0 : STD_LOGIC;
  signal o_bvalid_i_3_n_0 : STD_LOGIC;
  signal o_bvalid_i_4_n_0 : STD_LOGIC;
  signal o_bvalid_i_5_n_0 : STD_LOGIC;
  signal o_bvalid_i_6_n_0 : STD_LOGIC;
  signal o_bvalid_i_7_n_0 : STD_LOGIC;
  signal \o_rdata[63]_i_1_n_0\ : STD_LOGIC;
  signal o_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^o_wb_cyc_reg_0\ : STD_LOGIC;
  signal \o_wb_dat[31]_i_1_n_0\ : STD_LOGIC;
  signal \o_wb_sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_wb_sel[3]_i_3_n_0\ : STD_LOGIC;
  signal o_wb_we_i_1_n_0 : STD_LOGIC;
  signal o_wb_we_i_2_n_0 : STD_LOGIC;
  signal o_wready_i_1_n_0 : STD_LOGIC;
  signal wb_gpio_cyc_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal wb_ptc_cyc_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal wb_rdt_low : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \wb_rdt_low[0]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[0]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[10]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[10]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[11]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[11]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[12]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[12]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[13]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[13]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[14]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[14]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[15]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[15]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[16]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[16]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[17]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[17]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[18]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[18]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[19]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[19]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[1]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[1]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[20]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[20]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[21]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[21]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[22]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[22]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[23]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[23]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[24]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[24]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[25]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[25]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[26]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[26]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[27]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[27]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[28]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[28]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[29]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[29]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[2]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[2]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[30]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[30]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[31]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[31]_i_4_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[31]_i_5_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[31]_i_6_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[3]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[3]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[4]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[4]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[5]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[5]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[6]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[6]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[7]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[7]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[8]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[8]_i_3_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[9]_i_2_n_0\ : STD_LOGIC;
  signal \wb_rdt_low[9]_i_3_n_0\ : STD_LOGIC;
  signal wb_rdt_low_0 : STD_LOGIC;
  signal wb_s2m_io_dat : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_spi_accel_cyc_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal wb_spi_flash_cyc_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal wb_spi_flash_cyc_o_INST_0_i_2_n_0 : STD_LOGIC;
  signal wb_sys_cyc_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal wb_sys_cyc_o_INST_0_i_2_n_0 : STD_LOGIC;
  signal wb_sys_cyc_o_INST_0_i_3_n_0 : STD_LOGIC;
  signal \^wb_uart_we_o\ : STD_LOGIC;
  signal wbm_err_i_2_n_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cs_reg[0]\ : label is "IDLE:000,WBR2:101,WBRACK2:110,BAXI:011,RRAXI:111,WBRACK1:100,AWACK:001,WBWACK:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cs_reg[1]\ : label is "IDLE:000,WBR2:101,WBRACK2:110,BAXI:011,RRAXI:111,WBRACK1:100,AWACK:001,WBWACK:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cs_reg[2]\ : label is "IDLE:000,WBR2:101,WBRACK2:110,BAXI:011,RRAXI:111,WBRACK1:100,AWACK:001,WBWACK:010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_wb_adr[15]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \o_wb_adr[15]_i_7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \o_wb_sel[3]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of o_wb_we_i_3 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of wb_gpio_cyc_o_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of wb_rom_cyc_o_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of wb_spi_accel_cyc_o_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of wb_spi_flash_cyc_o_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of wb_sys_cyc_o_INST_0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of wb_uart_cyc_o_INST_0 : label is "soft_lutpair1";
begin
  \FSM_sequential_cs_reg[0]_0\ <= \^fsm_sequential_cs_reg[0]_0\;
  \FSM_sequential_cs_reg[2]_0\ <= \^fsm_sequential_cs_reg[2]_0\;
  \FSM_sequential_cs_reg[2]_1\ <= \^fsm_sequential_cs_reg[2]_1\;
  Q(12 downto 0) <= \^q\(12 downto 0);
  arbiter_reg_0 <= \^arbiter_reg_0\;
  cs(2 downto 0) <= \^cs\(2 downto 0);
  io_bvalid <= \^io_bvalid\;
  io_rvalid <= \^io_rvalid\;
  o_wb_cyc_reg_0 <= \^o_wb_cyc_reg_0\;
  wb_uart_we_o <= \^wb_uart_we_o\;
\FSM_sequential_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFEEEF0000"
    )
        port map (
      I0 => \^cs\(1),
      I1 => \^cs\(2),
      I2 => arbiter,
      I3 => \FSM_sequential_cs_reg[0]_1\,
      I4 => \FSM_sequential_cs[2]_i_2_n_0\,
      I5 => \^cs\(0),
      O => \FSM_sequential_cs[0]_i_1_n_0\
    );
\FSM_sequential_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFEA00"
    )
        port map (
      I0 => \^cs\(0),
      I1 => \FSM_sequential_cs_reg[0]_1\,
      I2 => \^fsm_sequential_cs_reg[2]_1\,
      I3 => \FSM_sequential_cs[2]_i_2_n_0\,
      I4 => \^cs\(1),
      O => \FSM_sequential_cs[1]_i_1_n_0\
    );
\FSM_sequential_cs[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF1000"
    )
        port map (
      I0 => \^cs\(1),
      I1 => \^cs\(0),
      I2 => arbiter,
      I3 => \FSM_sequential_cs[2]_i_2_n_0\,
      I4 => \^cs\(2),
      O => \FSM_sequential_cs[2]_i_1_n_0\
    );
\FSM_sequential_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAAAFAAAEA"
    )
        port map (
      I0 => \FSM_sequential_cs_reg[2]_3\,
      I1 => \FSM_sequential_cs_reg[0]_1\,
      I2 => \^cs\(0),
      I3 => \^cs\(1),
      I4 => \^cs\(2),
      I5 => \o_wb_sel[3]_i_3_n_0\,
      O => \FSM_sequential_cs[2]_i_2_n_0\
    );
\FSM_sequential_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_i_wrapper,
      CE => '1',
      D => \FSM_sequential_cs[0]_i_1_n_0\,
      Q => \^cs\(0),
      R => axi2wb_rst
    );
\FSM_sequential_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_i_wrapper,
      CE => '1',
      D => \FSM_sequential_cs[1]_i_1_n_0\,
      Q => \^cs\(1),
      R => axi2wb_rst
    );
\FSM_sequential_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_i_wrapper,
      CE => '1',
      D => \FSM_sequential_cs[2]_i_1_n_0\,
      Q => \^cs\(2),
      R => axi2wb_rst
    );
arbiter_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF10000000F"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \^cs\(2),
      I3 => \^cs\(1),
      I4 => \^cs\(0),
      I5 => \^arbiter_reg_0\,
      O => arbiter_i_1_n_0
    );
arbiter_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      D => arbiter_i_1_n_0,
      Q => \^arbiter_reg_0\,
      S => axi2wb_rst
    );
o_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      D => o_arready_reg_0,
      Q => io_arready,
      R => axi2wb_rst
    );
o_awready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001000000"
    )
        port map (
      I0 => \^cs\(0),
      I1 => \^cs\(1),
      I2 => \^cs\(2),
      I3 => \^arbiter_reg_0\,
      I4 => \gen_spill_reg.a_full_q\,
      I5 => \gen_spill_reg.b_full_q\,
      O => o_awready_i_1_n_0
    );
o_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      D => o_awready_i_1_n_0,
      Q => io_awready,
      R => axi2wb_rst
    );
o_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFF10301000"
    )
        port map (
      I0 => io_bready,
      I1 => \^cs\(2),
      I2 => \^cs\(1),
      I3 => \^cs\(0),
      I4 => o_bvalid_i_3_n_0,
      I5 => \^io_bvalid\,
      O => o_bvalid_i_1_n_0
    );
o_bvalid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAA"
    )
        port map (
      I0 => o_bvalid_i_4_n_0,
      I1 => wb_gpio_err_i,
      I2 => wb_gpio_ack_i,
      I3 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      I4 => o_bvalid_i_5_n_0,
      I5 => o_bvalid_i_6_n_0,
      O => o_bvalid_i_3_n_0
    );
o_bvalid_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => wb_uart_err_i,
      I1 => wb_uart_ack_i,
      I2 => \wb_rdt_low[31]_i_5_n_0\,
      I3 => wb_sys_ack_i,
      I4 => wb_sys_cyc_o_INST_0_i_1_n_0,
      O => o_bvalid_i_4_n_0
    );
o_bvalid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => wb_rom_ack_i,
      I4 => \^q\(9),
      I5 => wbm_err,
      O => o_bvalid_i_5_n_0
    );
o_bvalid_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAEAEA"
    )
        port map (
      I0 => o_bvalid_i_7_n_0,
      I1 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I2 => wb_sys_err_i,
      I3 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      I4 => wb_spi_flash_ack_i,
      I5 => wb_spi_flash_err_i,
      O => o_bvalid_i_6_n_0
    );
o_bvalid_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => wb_ptc_err_i,
      I1 => wb_ptc_ack_i,
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_spi_accel_err_i,
      I4 => wb_spi_accel_ack_i,
      I5 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      O => o_bvalid_i_7_n_0
    );
o_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_i_wrapper,
      CE => '1',
      D => o_bvalid_i_1_n_0,
      Q => \^io_bvalid\,
      R => axi2wb_rst
    );
\o_rdata[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rst_ni_wrapper,
      I1 => \^cs\(1),
      I2 => \^cs\(2),
      I3 => \o_wb_sel[3]_i_3_n_0\,
      O => \o_rdata[63]_i_1_n_0\
    );
\o_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(0),
      Q => \o_rdata_reg[63]_0\(0),
      R => '0'
    );
\o_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(10),
      Q => \o_rdata_reg[63]_0\(10),
      R => '0'
    );
\o_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(11),
      Q => \o_rdata_reg[63]_0\(11),
      R => '0'
    );
\o_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(12),
      Q => \o_rdata_reg[63]_0\(12),
      R => '0'
    );
\o_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(13),
      Q => \o_rdata_reg[63]_0\(13),
      R => '0'
    );
\o_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(14),
      Q => \o_rdata_reg[63]_0\(14),
      R => '0'
    );
\o_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(15),
      Q => \o_rdata_reg[63]_0\(15),
      R => '0'
    );
\o_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(16),
      Q => \o_rdata_reg[63]_0\(16),
      R => '0'
    );
\o_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(17),
      Q => \o_rdata_reg[63]_0\(17),
      R => '0'
    );
\o_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(18),
      Q => \o_rdata_reg[63]_0\(18),
      R => '0'
    );
\o_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(19),
      Q => \o_rdata_reg[63]_0\(19),
      R => '0'
    );
\o_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(1),
      Q => \o_rdata_reg[63]_0\(1),
      R => '0'
    );
\o_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(20),
      Q => \o_rdata_reg[63]_0\(20),
      R => '0'
    );
\o_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(21),
      Q => \o_rdata_reg[63]_0\(21),
      R => '0'
    );
\o_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(22),
      Q => \o_rdata_reg[63]_0\(22),
      R => '0'
    );
\o_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(23),
      Q => \o_rdata_reg[63]_0\(23),
      R => '0'
    );
\o_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(24),
      Q => \o_rdata_reg[63]_0\(24),
      R => '0'
    );
\o_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(25),
      Q => \o_rdata_reg[63]_0\(25),
      R => '0'
    );
\o_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(26),
      Q => \o_rdata_reg[63]_0\(26),
      R => '0'
    );
\o_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(27),
      Q => \o_rdata_reg[63]_0\(27),
      R => '0'
    );
\o_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(28),
      Q => \o_rdata_reg[63]_0\(28),
      R => '0'
    );
\o_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(29),
      Q => \o_rdata_reg[63]_0\(29),
      R => '0'
    );
\o_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(2),
      Q => \o_rdata_reg[63]_0\(2),
      R => '0'
    );
\o_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(30),
      Q => \o_rdata_reg[63]_0\(30),
      R => '0'
    );
\o_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(31),
      Q => \o_rdata_reg[63]_0\(31),
      R => '0'
    );
\o_rdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(0),
      Q => \o_rdata_reg[63]_0\(32),
      R => '0'
    );
\o_rdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(1),
      Q => \o_rdata_reg[63]_0\(33),
      R => '0'
    );
\o_rdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(2),
      Q => \o_rdata_reg[63]_0\(34),
      R => '0'
    );
\o_rdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(3),
      Q => \o_rdata_reg[63]_0\(35),
      R => '0'
    );
\o_rdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(4),
      Q => \o_rdata_reg[63]_0\(36),
      R => '0'
    );
\o_rdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(5),
      Q => \o_rdata_reg[63]_0\(37),
      R => '0'
    );
\o_rdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(6),
      Q => \o_rdata_reg[63]_0\(38),
      R => '0'
    );
\o_rdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(7),
      Q => \o_rdata_reg[63]_0\(39),
      R => '0'
    );
\o_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(3),
      Q => \o_rdata_reg[63]_0\(3),
      R => '0'
    );
\o_rdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(8),
      Q => \o_rdata_reg[63]_0\(40),
      R => '0'
    );
\o_rdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(9),
      Q => \o_rdata_reg[63]_0\(41),
      R => '0'
    );
\o_rdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(10),
      Q => \o_rdata_reg[63]_0\(42),
      R => '0'
    );
\o_rdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(11),
      Q => \o_rdata_reg[63]_0\(43),
      R => '0'
    );
\o_rdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(12),
      Q => \o_rdata_reg[63]_0\(44),
      R => '0'
    );
\o_rdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(13),
      Q => \o_rdata_reg[63]_0\(45),
      R => '0'
    );
\o_rdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(14),
      Q => \o_rdata_reg[63]_0\(46),
      R => '0'
    );
\o_rdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(15),
      Q => \o_rdata_reg[63]_0\(47),
      R => '0'
    );
\o_rdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(16),
      Q => \o_rdata_reg[63]_0\(48),
      R => '0'
    );
\o_rdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(17),
      Q => \o_rdata_reg[63]_0\(49),
      R => '0'
    );
\o_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(4),
      Q => \o_rdata_reg[63]_0\(4),
      R => '0'
    );
\o_rdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(18),
      Q => \o_rdata_reg[63]_0\(50),
      R => '0'
    );
\o_rdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(19),
      Q => \o_rdata_reg[63]_0\(51),
      R => '0'
    );
\o_rdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(20),
      Q => \o_rdata_reg[63]_0\(52),
      R => '0'
    );
\o_rdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(21),
      Q => \o_rdata_reg[63]_0\(53),
      R => '0'
    );
\o_rdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(22),
      Q => \o_rdata_reg[63]_0\(54),
      R => '0'
    );
\o_rdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(23),
      Q => \o_rdata_reg[63]_0\(55),
      R => '0'
    );
\o_rdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(24),
      Q => \o_rdata_reg[63]_0\(56),
      R => '0'
    );
\o_rdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(25),
      Q => \o_rdata_reg[63]_0\(57),
      R => '0'
    );
\o_rdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(26),
      Q => \o_rdata_reg[63]_0\(58),
      R => '0'
    );
\o_rdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(27),
      Q => \o_rdata_reg[63]_0\(59),
      R => '0'
    );
\o_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(5),
      Q => \o_rdata_reg[63]_0\(5),
      R => '0'
    );
\o_rdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(28),
      Q => \o_rdata_reg[63]_0\(60),
      R => '0'
    );
\o_rdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(29),
      Q => \o_rdata_reg[63]_0\(61),
      R => '0'
    );
\o_rdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(30),
      Q => \o_rdata_reg[63]_0\(62),
      R => '0'
    );
\o_rdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_s2m_io_dat(31),
      Q => \o_rdata_reg[63]_0\(63),
      R => '0'
    );
\o_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(6),
      Q => \o_rdata_reg[63]_0\(6),
      R => '0'
    );
\o_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(7),
      Q => \o_rdata_reg[63]_0\(7),
      R => '0'
    );
\o_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(8),
      Q => \o_rdata_reg[63]_0\(8),
      R => '0'
    );
\o_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_rdata[63]_i_1_n_0\,
      D => wb_rdt_low(9),
      Q => \o_rdata_reg[63]_0\(9),
      R => '0'
    );
o_rvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF40C04000"
    )
        port map (
      I0 => io_rready,
      I1 => \^cs\(2),
      I2 => \^cs\(1),
      I3 => \^cs\(0),
      I4 => o_bvalid_i_3_n_0,
      I5 => \^io_rvalid\,
      O => o_rvalid_i_1_n_0
    );
o_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_i_wrapper,
      CE => '1',
      D => o_rvalid_i_1_n_0,
      Q => \^io_rvalid\,
      R => axi2wb_rst
    );
\o_wb_adr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \^cs\(2),
      I1 => \^cs\(0),
      I2 => \^arbiter_reg_0\,
      I3 => \gen_spill_reg.a_full_q\,
      I4 => \gen_spill_reg.b_full_q\,
      O => \^fsm_sequential_cs_reg[2]_1\
    );
\o_wb_adr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010111"
    )
        port map (
      I0 => \^cs\(2),
      I1 => \^cs\(0),
      I2 => \^arbiter_reg_0\,
      I3 => \gen_spill_reg.a_full_q\,
      I4 => \gen_spill_reg.b_full_q\,
      O => \FSM_sequential_cs_reg[2]_2\
    );
\o_wb_adr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00005400"
    )
        port map (
      I0 => \^cs\(2),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      I3 => \^arbiter_reg_0\,
      I4 => \^cs\(1),
      I5 => \^cs\(0),
      O => \^fsm_sequential_cs_reg[2]_0\
    );
\o_wb_adr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(7),
      Q => \^q\(7),
      R => axi2wb_rst
    );
\o_wb_adr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(8),
      Q => \^q\(8),
      R => axi2wb_rst
    );
\o_wb_adr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(9),
      Q => \^q\(9),
      R => axi2wb_rst
    );
\o_wb_adr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(10),
      Q => \^q\(10),
      R => axi2wb_rst
    );
\o_wb_adr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(11),
      Q => \^q\(11),
      R => axi2wb_rst
    );
\o_wb_adr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(12),
      Q => \^q\(12),
      R => axi2wb_rst
    );
\o_wb_adr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      D => \o_wb_adr_reg[2]_0\,
      Q => wb_uart_adr_o(0),
      R => axi2wb_rst
    );
\o_wb_adr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(0),
      Q => \^q\(0),
      R => axi2wb_rst
    );
\o_wb_adr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(1),
      Q => \^q\(1),
      R => axi2wb_rst
    );
\o_wb_adr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(2),
      Q => \^q\(2),
      R => axi2wb_rst
    );
\o_wb_adr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(3),
      Q => \^q\(3),
      R => axi2wb_rst
    );
\o_wb_adr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(4),
      Q => \^q\(4),
      R => axi2wb_rst
    );
\o_wb_adr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(5),
      Q => \^q\(5),
      R => axi2wb_rst
    );
\o_wb_adr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => o_wb_adr(1),
      D => D(6),
      Q => \^q\(6),
      R => axi2wb_rst
    );
o_wb_cyc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_i_wrapper,
      CE => \o_wb_sel[3]_i_1_n_0\,
      D => o_wb_adr(0),
      Q => \^o_wb_cyc_reg_0\,
      R => axi2wb_rst
    );
\o_wb_dat[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100000001000"
    )
        port map (
      I0 => \^cs\(1),
      I1 => \^cs\(2),
      I2 => rst_ni_wrapper,
      I3 => \FSM_sequential_cs_reg[0]_1\,
      I4 => arbiter,
      I5 => \^cs\(0),
      O => \o_wb_dat[31]_i_1_n_0\
    );
\o_wb_dat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(0),
      Q => wb_uart_dat_o(0),
      R => '0'
    );
\o_wb_dat_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(10),
      Q => wb_uart_dat_o(10),
      R => '0'
    );
\o_wb_dat_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(11),
      Q => wb_uart_dat_o(11),
      R => '0'
    );
\o_wb_dat_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(12),
      Q => wb_uart_dat_o(12),
      R => '0'
    );
\o_wb_dat_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(13),
      Q => wb_uart_dat_o(13),
      R => '0'
    );
\o_wb_dat_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(14),
      Q => wb_uart_dat_o(14),
      R => '0'
    );
\o_wb_dat_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(15),
      Q => wb_uart_dat_o(15),
      R => '0'
    );
\o_wb_dat_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(16),
      Q => wb_uart_dat_o(16),
      R => '0'
    );
\o_wb_dat_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(17),
      Q => wb_uart_dat_o(17),
      R => '0'
    );
\o_wb_dat_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(18),
      Q => wb_uart_dat_o(18),
      R => '0'
    );
\o_wb_dat_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(19),
      Q => wb_uart_dat_o(19),
      R => '0'
    );
\o_wb_dat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(1),
      Q => wb_uart_dat_o(1),
      R => '0'
    );
\o_wb_dat_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(20),
      Q => wb_uart_dat_o(20),
      R => '0'
    );
\o_wb_dat_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(21),
      Q => wb_uart_dat_o(21),
      R => '0'
    );
\o_wb_dat_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(22),
      Q => wb_uart_dat_o(22),
      R => '0'
    );
\o_wb_dat_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(23),
      Q => wb_uart_dat_o(23),
      R => '0'
    );
\o_wb_dat_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(24),
      Q => wb_uart_dat_o(24),
      R => '0'
    );
\o_wb_dat_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(25),
      Q => wb_uart_dat_o(25),
      R => '0'
    );
\o_wb_dat_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(26),
      Q => wb_uart_dat_o(26),
      R => '0'
    );
\o_wb_dat_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(27),
      Q => wb_uart_dat_o(27),
      R => '0'
    );
\o_wb_dat_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(28),
      Q => wb_uart_dat_o(28),
      R => '0'
    );
\o_wb_dat_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(29),
      Q => wb_uart_dat_o(29),
      R => '0'
    );
\o_wb_dat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(2),
      Q => wb_uart_dat_o(2),
      R => '0'
    );
\o_wb_dat_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(30),
      Q => wb_uart_dat_o(30),
      R => '0'
    );
\o_wb_dat_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(31),
      Q => wb_uart_dat_o(31),
      R => '0'
    );
\o_wb_dat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(3),
      Q => wb_uart_dat_o(3),
      R => '0'
    );
\o_wb_dat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(4),
      Q => wb_uart_dat_o(4),
      R => '0'
    );
\o_wb_dat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(5),
      Q => wb_uart_dat_o(5),
      R => '0'
    );
\o_wb_dat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(6),
      Q => wb_uart_dat_o(6),
      R => '0'
    );
\o_wb_dat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(7),
      Q => wb_uart_dat_o(7),
      R => '0'
    );
\o_wb_dat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(8),
      Q => wb_uart_dat_o(8),
      R => '0'
    );
\o_wb_dat_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_dat[31]_i_1_n_0\,
      D => \o_wb_dat_reg[31]_0\(9),
      Q => wb_uart_dat_o(9),
      R => '0'
    );
\o_wb_sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8F8F8F8F8"
    )
        port map (
      I0 => \FSM_sequential_cs_reg[0]_1\,
      I1 => \^fsm_sequential_cs_reg[2]_0\,
      I2 => o_wb_cyc_reg_1,
      I3 => \^cs\(1),
      I4 => \^cs\(2),
      I5 => \o_wb_sel[3]_i_3_n_0\,
      O => \o_wb_sel[3]_i_1_n_0\
    );
\o_wb_sel[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => o_bvalid_i_3_n_0,
      I1 => \^cs\(0),
      O => \o_wb_sel[3]_i_3_n_0\
    );
\o_wb_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_sel[3]_i_1_n_0\,
      D => \o_wb_sel_reg[3]_0\(0),
      Q => wb_uart_sel_o(0),
      R => axi2wb_rst
    );
\o_wb_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_sel[3]_i_1_n_0\,
      D => \o_wb_sel_reg[3]_0\(1),
      Q => wb_uart_sel_o(1),
      R => axi2wb_rst
    );
\o_wb_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_sel[3]_i_1_n_0\,
      D => \o_wb_sel_reg[3]_0\(2),
      Q => wb_uart_sel_o(2),
      R => axi2wb_rst
    );
\o_wb_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => \o_wb_sel[3]_i_1_n_0\,
      D => \o_wb_sel_reg[3]_0\(3),
      Q => wb_uart_sel_o(3),
      R => axi2wb_rst
    );
o_wb_we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555F5F50000A0E0"
    )
        port map (
      I0 => o_wb_we_i_2_n_0,
      I1 => \^fsm_sequential_cs_reg[0]_0\,
      I2 => \FSM_sequential_cs_reg[0]_1\,
      I3 => \^cs\(2),
      I4 => \^cs\(1),
      I5 => \^wb_uart_we_o\,
      O => o_wb_we_i_1_n_0
    );
o_wb_we_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^cs\(1),
      I1 => \^cs\(0),
      I2 => \^cs\(2),
      I3 => o_bvalid_i_3_n_0,
      O => o_wb_we_i_2_n_0
    );
o_wb_we_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \^cs\(0),
      I1 => \^arbiter_reg_0\,
      I2 => \gen_spill_reg.a_full_q\,
      I3 => \gen_spill_reg.b_full_q\,
      O => \^fsm_sequential_cs_reg[0]_0\
    );
o_wb_we_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_i_wrapper,
      CE => '1',
      D => o_wb_we_i_1_n_0,
      Q => \^wb_uart_we_o\,
      R => axi2wb_rst
    );
o_wready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^cs\(1),
      I1 => \^cs\(2),
      I2 => \FSM_sequential_cs_reg[0]_1\,
      I3 => arbiter,
      I4 => \^cs\(0),
      O => o_wready_i_1_n_0
    );
o_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      D => o_wready_i_1_n_0,
      Q => io_wready,
      R => axi2wb_rst
    );
wb_gpio_cyc_o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      I1 => \^o_wb_cyc_reg_0\,
      O => wb_gpio_cyc_o
    );
wb_gpio_cyc_o_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => wb_sys_cyc_o_INST_0_i_2_n_0,
      O => wb_gpio_cyc_o_INST_0_i_1_n_0
    );
wb_ptc_cyc_o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I1 => \^o_wb_cyc_reg_0\,
      O => wb_ptc_cyc_o
    );
wb_ptc_cyc_o_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => wb_sys_cyc_o_INST_0_i_2_n_0,
      O => wb_ptc_cyc_o_INST_0_i_1_n_0
    );
\wb_rdt_low[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[0]_i_2_n_0\,
      I1 => \wb_rdt_low[0]_i_3_n_0\,
      I2 => wb_uart_dat_i(0),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(0)
    );
\wb_rdt_low[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(0),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(0),
      I4 => wb_spi_flash_dat_i(0),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[0]_i_2_n_0\
    );
\wb_rdt_low[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(0),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(0),
      I4 => wb_gpio_dat_i(0),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[0]_i_3_n_0\
    );
\wb_rdt_low[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[10]_i_2_n_0\,
      I1 => \wb_rdt_low[10]_i_3_n_0\,
      I2 => wb_uart_dat_i(10),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(10)
    );
\wb_rdt_low[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(10),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(10),
      I4 => wb_spi_flash_dat_i(10),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[10]_i_2_n_0\
    );
\wb_rdt_low[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(10),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(10),
      I4 => wb_gpio_dat_i(10),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[10]_i_3_n_0\
    );
\wb_rdt_low[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[11]_i_2_n_0\,
      I1 => \wb_rdt_low[11]_i_3_n_0\,
      I2 => wb_uart_dat_i(11),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(11)
    );
\wb_rdt_low[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(11),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(11),
      I4 => wb_spi_flash_dat_i(11),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[11]_i_2_n_0\
    );
\wb_rdt_low[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(11),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(11),
      I4 => wb_gpio_dat_i(11),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[11]_i_3_n_0\
    );
\wb_rdt_low[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[12]_i_2_n_0\,
      I1 => \wb_rdt_low[12]_i_3_n_0\,
      I2 => wb_uart_dat_i(12),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(12)
    );
\wb_rdt_low[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(12),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(12),
      I4 => wb_spi_flash_dat_i(12),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[12]_i_2_n_0\
    );
\wb_rdt_low[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(12),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(12),
      I4 => wb_gpio_dat_i(12),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[12]_i_3_n_0\
    );
\wb_rdt_low[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[13]_i_2_n_0\,
      I1 => \wb_rdt_low[13]_i_3_n_0\,
      I2 => wb_uart_dat_i(13),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(13)
    );
\wb_rdt_low[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(13),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(13),
      I4 => wb_spi_flash_dat_i(13),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[13]_i_2_n_0\
    );
\wb_rdt_low[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(13),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(13),
      I4 => wb_gpio_dat_i(13),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[13]_i_3_n_0\
    );
\wb_rdt_low[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[14]_i_2_n_0\,
      I1 => \wb_rdt_low[14]_i_3_n_0\,
      I2 => wb_uart_dat_i(14),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(14)
    );
\wb_rdt_low[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(14),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(14),
      I4 => wb_spi_flash_dat_i(14),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[14]_i_2_n_0\
    );
\wb_rdt_low[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(14),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(14),
      I4 => wb_gpio_dat_i(14),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[14]_i_3_n_0\
    );
\wb_rdt_low[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[15]_i_2_n_0\,
      I1 => \wb_rdt_low[15]_i_3_n_0\,
      I2 => wb_uart_dat_i(15),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(15)
    );
\wb_rdt_low[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(15),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(15),
      I4 => wb_spi_flash_dat_i(15),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[15]_i_2_n_0\
    );
\wb_rdt_low[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(15),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(15),
      I4 => wb_gpio_dat_i(15),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[15]_i_3_n_0\
    );
\wb_rdt_low[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[16]_i_2_n_0\,
      I1 => \wb_rdt_low[16]_i_3_n_0\,
      I2 => wb_uart_dat_i(16),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(16)
    );
\wb_rdt_low[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(16),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(16),
      I4 => wb_spi_flash_dat_i(16),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[16]_i_2_n_0\
    );
\wb_rdt_low[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(16),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(16),
      I4 => wb_gpio_dat_i(16),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[16]_i_3_n_0\
    );
\wb_rdt_low[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[17]_i_2_n_0\,
      I1 => \wb_rdt_low[17]_i_3_n_0\,
      I2 => wb_uart_dat_i(17),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(17)
    );
\wb_rdt_low[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(17),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(17),
      I4 => wb_spi_flash_dat_i(17),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[17]_i_2_n_0\
    );
\wb_rdt_low[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(17),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(17),
      I4 => wb_gpio_dat_i(17),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[17]_i_3_n_0\
    );
\wb_rdt_low[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[18]_i_2_n_0\,
      I1 => \wb_rdt_low[18]_i_3_n_0\,
      I2 => wb_uart_dat_i(18),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(18)
    );
\wb_rdt_low[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(18),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(18),
      I4 => wb_spi_flash_dat_i(18),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[18]_i_2_n_0\
    );
\wb_rdt_low[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(18),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(18),
      I4 => wb_gpio_dat_i(18),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[18]_i_3_n_0\
    );
\wb_rdt_low[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[19]_i_2_n_0\,
      I1 => \wb_rdt_low[19]_i_3_n_0\,
      I2 => wb_uart_dat_i(19),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(19)
    );
\wb_rdt_low[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(19),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(19),
      I4 => wb_spi_flash_dat_i(19),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[19]_i_2_n_0\
    );
\wb_rdt_low[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(19),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(19),
      I4 => wb_gpio_dat_i(19),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[19]_i_3_n_0\
    );
\wb_rdt_low[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[1]_i_2_n_0\,
      I1 => \wb_rdt_low[1]_i_3_n_0\,
      I2 => wb_uart_dat_i(1),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(1)
    );
\wb_rdt_low[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(1),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(1),
      I4 => wb_spi_flash_dat_i(1),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[1]_i_2_n_0\
    );
\wb_rdt_low[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(1),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(1),
      I4 => wb_gpio_dat_i(1),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[1]_i_3_n_0\
    );
\wb_rdt_low[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[20]_i_2_n_0\,
      I1 => \wb_rdt_low[20]_i_3_n_0\,
      I2 => wb_uart_dat_i(20),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(20)
    );
\wb_rdt_low[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(20),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(20),
      I4 => wb_spi_flash_dat_i(20),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[20]_i_2_n_0\
    );
\wb_rdt_low[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(20),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(20),
      I4 => wb_gpio_dat_i(20),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[20]_i_3_n_0\
    );
\wb_rdt_low[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[21]_i_2_n_0\,
      I1 => \wb_rdt_low[21]_i_3_n_0\,
      I2 => wb_uart_dat_i(21),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(21)
    );
\wb_rdt_low[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(21),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(21),
      I4 => wb_spi_flash_dat_i(21),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[21]_i_2_n_0\
    );
\wb_rdt_low[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(21),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(21),
      I4 => wb_gpio_dat_i(21),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[21]_i_3_n_0\
    );
\wb_rdt_low[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[22]_i_2_n_0\,
      I1 => \wb_rdt_low[22]_i_3_n_0\,
      I2 => wb_uart_dat_i(22),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(22)
    );
\wb_rdt_low[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(22),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(22),
      I4 => wb_spi_flash_dat_i(22),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[22]_i_2_n_0\
    );
\wb_rdt_low[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(22),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(22),
      I4 => wb_gpio_dat_i(22),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[22]_i_3_n_0\
    );
\wb_rdt_low[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[23]_i_2_n_0\,
      I1 => \wb_rdt_low[23]_i_3_n_0\,
      I2 => wb_uart_dat_i(23),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(23)
    );
\wb_rdt_low[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(23),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(23),
      I4 => wb_spi_flash_dat_i(23),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[23]_i_2_n_0\
    );
\wb_rdt_low[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(23),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(23),
      I4 => wb_gpio_dat_i(23),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[23]_i_3_n_0\
    );
\wb_rdt_low[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[24]_i_2_n_0\,
      I1 => \wb_rdt_low[24]_i_3_n_0\,
      I2 => wb_uart_dat_i(24),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(24)
    );
\wb_rdt_low[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(24),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(24),
      I4 => wb_spi_flash_dat_i(24),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[24]_i_2_n_0\
    );
\wb_rdt_low[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(24),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(24),
      I4 => wb_gpio_dat_i(24),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[24]_i_3_n_0\
    );
\wb_rdt_low[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[25]_i_2_n_0\,
      I1 => \wb_rdt_low[25]_i_3_n_0\,
      I2 => wb_uart_dat_i(25),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(25)
    );
\wb_rdt_low[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(25),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(25),
      I4 => wb_spi_flash_dat_i(25),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[25]_i_2_n_0\
    );
\wb_rdt_low[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(25),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(25),
      I4 => wb_gpio_dat_i(25),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[25]_i_3_n_0\
    );
\wb_rdt_low[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[26]_i_2_n_0\,
      I1 => \wb_rdt_low[26]_i_3_n_0\,
      I2 => wb_uart_dat_i(26),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(26)
    );
\wb_rdt_low[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(26),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(26),
      I4 => wb_spi_flash_dat_i(26),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[26]_i_2_n_0\
    );
\wb_rdt_low[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(26),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(26),
      I4 => wb_gpio_dat_i(26),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[26]_i_3_n_0\
    );
\wb_rdt_low[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[27]_i_2_n_0\,
      I1 => \wb_rdt_low[27]_i_3_n_0\,
      I2 => wb_uart_dat_i(27),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(27)
    );
\wb_rdt_low[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(27),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(27),
      I4 => wb_spi_flash_dat_i(27),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[27]_i_2_n_0\
    );
\wb_rdt_low[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(27),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(27),
      I4 => wb_gpio_dat_i(27),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[27]_i_3_n_0\
    );
\wb_rdt_low[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[28]_i_2_n_0\,
      I1 => \wb_rdt_low[28]_i_3_n_0\,
      I2 => wb_uart_dat_i(28),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(28)
    );
\wb_rdt_low[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(28),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(28),
      I4 => wb_spi_flash_dat_i(28),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[28]_i_2_n_0\
    );
\wb_rdt_low[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(28),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(28),
      I4 => wb_gpio_dat_i(28),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[28]_i_3_n_0\
    );
\wb_rdt_low[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[29]_i_2_n_0\,
      I1 => \wb_rdt_low[29]_i_3_n_0\,
      I2 => wb_uart_dat_i(29),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(29)
    );
\wb_rdt_low[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(29),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(29),
      I4 => wb_spi_flash_dat_i(29),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[29]_i_2_n_0\
    );
\wb_rdt_low[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(29),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(29),
      I4 => wb_gpio_dat_i(29),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[29]_i_3_n_0\
    );
\wb_rdt_low[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[2]_i_2_n_0\,
      I1 => \wb_rdt_low[2]_i_3_n_0\,
      I2 => wb_uart_dat_i(2),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(2)
    );
\wb_rdt_low[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(2),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(2),
      I4 => wb_spi_flash_dat_i(2),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[2]_i_2_n_0\
    );
\wb_rdt_low[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(2),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(2),
      I4 => wb_gpio_dat_i(2),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[2]_i_3_n_0\
    );
\wb_rdt_low[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[30]_i_2_n_0\,
      I1 => \wb_rdt_low[30]_i_3_n_0\,
      I2 => wb_uart_dat_i(30),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(30)
    );
\wb_rdt_low[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(30),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(30),
      I4 => wb_spi_flash_dat_i(30),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[30]_i_2_n_0\
    );
\wb_rdt_low[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(30),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(30),
      I4 => wb_gpio_dat_i(30),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[30]_i_3_n_0\
    );
\wb_rdt_low[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^cs\(1),
      I1 => \^cs\(2),
      I2 => \o_wb_sel[3]_i_3_n_0\,
      O => wb_rdt_low_0
    );
\wb_rdt_low[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_3_n_0\,
      I1 => \wb_rdt_low[31]_i_4_n_0\,
      I2 => wb_uart_dat_i(31),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(31)
    );
\wb_rdt_low[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(31),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(31),
      I4 => wb_spi_flash_dat_i(31),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[31]_i_3_n_0\
    );
\wb_rdt_low[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(31),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(31),
      I4 => wb_gpio_dat_i(31),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[31]_i_4_n_0\
    );
\wb_rdt_low[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \^q\(9),
      I1 => wbm_err_i_2_n_0,
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(12),
      O => \wb_rdt_low[31]_i_5_n_0\
    );
\wb_rdt_low[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \^q\(12),
      I3 => \^q\(9),
      O => \wb_rdt_low[31]_i_6_n_0\
    );
\wb_rdt_low[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[3]_i_2_n_0\,
      I1 => \wb_rdt_low[3]_i_3_n_0\,
      I2 => wb_uart_dat_i(3),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(3)
    );
\wb_rdt_low[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(3),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(3),
      I4 => wb_spi_flash_dat_i(3),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[3]_i_2_n_0\
    );
\wb_rdt_low[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(3),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(3),
      I4 => wb_gpio_dat_i(3),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[3]_i_3_n_0\
    );
\wb_rdt_low[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[4]_i_2_n_0\,
      I1 => \wb_rdt_low[4]_i_3_n_0\,
      I2 => wb_uart_dat_i(4),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(4)
    );
\wb_rdt_low[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(4),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(4),
      I4 => wb_spi_flash_dat_i(4),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[4]_i_2_n_0\
    );
\wb_rdt_low[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(4),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(4),
      I4 => wb_gpio_dat_i(4),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[4]_i_3_n_0\
    );
\wb_rdt_low[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[5]_i_2_n_0\,
      I1 => \wb_rdt_low[5]_i_3_n_0\,
      I2 => wb_uart_dat_i(5),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(5)
    );
\wb_rdt_low[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(5),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(5),
      I4 => wb_spi_flash_dat_i(5),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[5]_i_2_n_0\
    );
\wb_rdt_low[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(5),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(5),
      I4 => wb_gpio_dat_i(5),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[5]_i_3_n_0\
    );
\wb_rdt_low[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[6]_i_2_n_0\,
      I1 => \wb_rdt_low[6]_i_3_n_0\,
      I2 => wb_uart_dat_i(6),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(6)
    );
\wb_rdt_low[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(6),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(6),
      I4 => wb_spi_flash_dat_i(6),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[6]_i_2_n_0\
    );
\wb_rdt_low[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(6),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(6),
      I4 => wb_gpio_dat_i(6),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[6]_i_3_n_0\
    );
\wb_rdt_low[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[7]_i_2_n_0\,
      I1 => \wb_rdt_low[7]_i_3_n_0\,
      I2 => wb_uart_dat_i(7),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(7)
    );
\wb_rdt_low[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(7),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(7),
      I4 => wb_spi_flash_dat_i(7),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[7]_i_2_n_0\
    );
\wb_rdt_low[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(7),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(7),
      I4 => wb_gpio_dat_i(7),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[7]_i_3_n_0\
    );
\wb_rdt_low[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[8]_i_2_n_0\,
      I1 => \wb_rdt_low[8]_i_3_n_0\,
      I2 => wb_uart_dat_i(8),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(8)
    );
\wb_rdt_low[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(8),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(8),
      I4 => wb_spi_flash_dat_i(8),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[8]_i_2_n_0\
    );
\wb_rdt_low[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(8),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(8),
      I4 => wb_gpio_dat_i(8),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[8]_i_3_n_0\
    );
\wb_rdt_low[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_rdt_low[9]_i_2_n_0\,
      I1 => \wb_rdt_low[9]_i_3_n_0\,
      I2 => wb_uart_dat_i(9),
      I3 => \wb_rdt_low[31]_i_5_n_0\,
      O => wb_s2m_io_dat(9)
    );
\wb_rdt_low[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_rdt_low[31]_i_6_n_0\,
      I1 => wb_rom_dat_i(9),
      I2 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I3 => wb_sys_dat_i(9),
      I4 => wb_spi_flash_dat_i(9),
      I5 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[9]_i_2_n_0\
    );
\wb_rdt_low[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => wb_spi_accel_dat_i(9),
      I2 => wb_ptc_cyc_o_INST_0_i_1_n_0,
      I3 => wb_ptc_dat_i(9),
      I4 => wb_gpio_dat_i(9),
      I5 => wb_gpio_cyc_o_INST_0_i_1_n_0,
      O => \wb_rdt_low[9]_i_3_n_0\
    );
\wb_rdt_low_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(0),
      Q => wb_rdt_low(0),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(10),
      Q => wb_rdt_low(10),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(11),
      Q => wb_rdt_low(11),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(12),
      Q => wb_rdt_low(12),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(13),
      Q => wb_rdt_low(13),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(14),
      Q => wb_rdt_low(14),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(15),
      Q => wb_rdt_low(15),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(16),
      Q => wb_rdt_low(16),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(17),
      Q => wb_rdt_low(17),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(18),
      Q => wb_rdt_low(18),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(19),
      Q => wb_rdt_low(19),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(1),
      Q => wb_rdt_low(1),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(20),
      Q => wb_rdt_low(20),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(21),
      Q => wb_rdt_low(21),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(22),
      Q => wb_rdt_low(22),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(23),
      Q => wb_rdt_low(23),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(24),
      Q => wb_rdt_low(24),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(25),
      Q => wb_rdt_low(25),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(26),
      Q => wb_rdt_low(26),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(27),
      Q => wb_rdt_low(27),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(28),
      Q => wb_rdt_low(28),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(29),
      Q => wb_rdt_low(29),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(2),
      Q => wb_rdt_low(2),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(30),
      Q => wb_rdt_low(30),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(31),
      Q => wb_rdt_low(31),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(3),
      Q => wb_rdt_low(3),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(4),
      Q => wb_rdt_low(4),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(5),
      Q => wb_rdt_low(5),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(6),
      Q => wb_rdt_low(6),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(7),
      Q => wb_rdt_low(7),
      S => axi2wb_rst
    );
\wb_rdt_low_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(8),
      Q => wb_rdt_low(8),
      R => axi2wb_rst
    );
\wb_rdt_low_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_i_wrapper,
      CE => wb_rdt_low_0,
      D => wb_s2m_io_dat(9),
      Q => wb_rdt_low(9),
      S => axi2wb_rst
    );
wb_rom_cyc_o_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => \^o_wb_cyc_reg_0\,
      O => wb_rom_cyc_o
    );
wb_spi_accel_cyc_o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wb_spi_accel_cyc_o_INST_0_i_1_n_0,
      I1 => \^o_wb_cyc_reg_0\,
      O => wb_spi_accel_cyc_o
    );
wb_spi_accel_cyc_o_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => wb_spi_flash_cyc_o_INST_0_i_2_n_0,
      O => wb_spi_accel_cyc_o_INST_0_i_1_n_0
    );
wb_spi_flash_cyc_o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wb_spi_flash_cyc_o_INST_0_i_1_n_0,
      I1 => \^o_wb_cyc_reg_0\,
      O => wb_spi_flash_cyc_o
    );
wb_spi_flash_cyc_o_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => wb_spi_flash_cyc_o_INST_0_i_2_n_0,
      O => wb_spi_flash_cyc_o_INST_0_i_1_n_0
    );
wb_spi_flash_cyc_o_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => wb_spi_flash_cyc_o_INST_0_i_2_n_0
    );
wb_sys_cyc_o_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wb_sys_cyc_o_INST_0_i_1_n_0,
      I1 => \^o_wb_cyc_reg_0\,
      O => wb_sys_cyc_o
    );
wb_sys_cyc_o_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => wb_sys_cyc_o_INST_0_i_2_n_0,
      I1 => \^q\(7),
      I2 => \^q\(6),
      O => wb_sys_cyc_o_INST_0_i_1_n_0
    );
wb_sys_cyc_o_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => wb_sys_cyc_o_INST_0_i_3_n_0,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => wb_sys_cyc_o_INST_0_i_2_n_0
    );
wb_sys_cyc_o_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \^q\(10),
      O => wb_sys_cyc_o_INST_0_i_3_n_0
    );
wb_uart_cyc_o_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => \^o_wb_cyc_reg_0\,
      I3 => \^q\(12),
      I4 => \^q\(11),
      O => wb_uart_cyc_o
    );
wbm_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00E000"
    )
        port map (
      I0 => wbm_err_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^o_wb_cyc_reg_0\,
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => \o_wb_adr_reg[13]_0\
    );
wbm_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => wbm_err_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    occupied : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter is
  signal \counter_q[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__50_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__49_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__51_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_6__9_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[0].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__17\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__40\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__50\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__49\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \counter_q[4]_i_6__9\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_14\ : label is "soft_lutpair480";
begin
\counter_q[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__17_n_0\
    );
\counter_q[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__40_n_0\
    );
\counter_q[2]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__50_n_0\
    );
\counter_q[3]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__49_n_0\
    );
\counter_q[4]_i_2__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_6__9_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[0].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__51_n_0\
    );
\counter_q[4]_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F0B"
    )
        port map (
      I0 => \counter_q_reg[4]_0\,
      I1 => p_0_in(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_6__9_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__17_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__40_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__50_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__49_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__51_n_0\,
      Q => \gen_counters[0].overflow\
    );
\gen_spill_reg.b_full_q_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => occupied(0)
    );
\gen_spill_reg.b_full_q_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[0].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_10 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_10 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_10;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_10 is
  signal \counter_q[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__64_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__63_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__65_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[14].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__66\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__64\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__63\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__65\ : label is "soft_lutpair491";
begin
\counter_q[0]_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__31_n_0\
    );
\counter_q[1]_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__66_n_0\
    );
\counter_q[2]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__64_n_0\
    );
\counter_q[3]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__63_n_0\
    );
\counter_q[4]_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[14].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__65_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__31_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__66_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__64_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__63_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__65_n_0\,
      Q => \gen_counters[14].overflow\
    );
\gen_spill_reg.b_full_q_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[14].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_100 is
  port (
    \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\ : out STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][1]\ : out STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2\ : in STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_ar_valid_q_i_2_0\ : in STD_LOGIC;
    \gen_counters[5].mst_select_q_reg[5]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_ar_valid_q_i_5_0\ : in STD_LOGIC;
    \gen_counters[4].mst_select_q_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_ar_valid_q_i_2_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2_3\ : in STD_LOGIC;
    occupied : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_100 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_100;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_100 is
  signal \counter_q[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__41_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[7].overflow\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_16_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_20_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_21_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__41\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_25\ : label is "soft_lutpair141";
begin
\counter_q[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__6_n_0\
    );
\counter_q[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__6_n_0\
    );
\counter_q[2]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__41_n_0\
    );
\counter_q[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__6_n_0\
    );
\counter_q[4]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__6_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[7].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__6_n_0\
    );
\counter_q[4]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__6_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__6_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__6_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__41_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__6_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__6_n_0\,
      Q => \gen_counters[7].overflow\
    );
\gen_demux.lock_ar_valid_q_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_demux.lock_ar_valid_q_i_5_0\,
      I5 => occupied(0),
      O => \gen_demux.lock_ar_valid_q_i_16_n_0\
    );
\gen_demux.lock_ar_valid_q_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_counters[3].mst_select_q_reg[3]_4\(0),
      I1 => \gen_counters[2].mst_select_q_reg[2]_5\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_2_0\,
      I3 => \gen_counters[1].mst_select_q_reg[1]_6\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_5_0\,
      I5 => \gen_counters[0].mst_select_q_reg[0]_7\(0),
      O => \gen_demux.lock_ar_valid_q_i_20_n_0\
    );
\gen_demux.lock_ar_valid_q_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_counters[7].mst_select_q_reg[7]_0\(0),
      I1 => \gen_counters[6].mst_select_q_reg[6]_1\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_2_0\,
      I3 => \gen_counters[5].mst_select_q_reg[5]_2\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_5_0\,
      I5 => \gen_counters[4].mst_select_q_reg[4]_3\(0),
      O => \gen_demux.lock_ar_valid_q_i_21_n_0\
    );
\gen_demux.lock_ar_valid_q_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_counters[3].mst_select_q_reg[3]_4\(1),
      I1 => \gen_counters[2].mst_select_q_reg[2]_5\(1),
      I2 => \gen_demux.lock_ar_valid_q_i_2_0\,
      I3 => \gen_counters[1].mst_select_q_reg[1]_6\(1),
      I4 => \gen_demux.lock_ar_valid_q_i_5_0\,
      I5 => \gen_counters[0].mst_select_q_reg[0]_7\(1),
      O => \gen_counters[3].mst_select_q_reg[3][1]\
    );
\gen_demux.lock_ar_valid_q_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_counters[7].mst_select_q_reg[7]_0\(1),
      I1 => \gen_counters[6].mst_select_q_reg[6]_1\(1),
      I2 => \gen_demux.lock_ar_valid_q_i_2_0\,
      I3 => \gen_counters[5].mst_select_q_reg[5]_2\(1),
      I4 => \gen_demux.lock_ar_valid_q_i_5_0\,
      I5 => \gen_counters[4].mst_select_q_reg[4]_3\(1),
      O => \gen_counters[7].mst_select_q_reg[7][1]\
    );
\gen_demux.lock_ar_valid_q_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[7].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
\gen_demux.lock_ar_valid_q_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_16_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_i_2_1\,
      I2 => \gen_demux.lock_ar_valid_q_i_2\,
      I3 => \gen_demux.lock_ar_valid_q_i_2_2\,
      I4 => \gen_demux.lock_ar_valid_q_i_2_0\,
      I5 => \gen_demux.lock_ar_valid_q_i_2_3\,
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_reg_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gen_demux.lock_ar_valid_q_i_20_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_i_21_n_0\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\,
      S => \gen_demux.lock_ar_valid_q_i_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_101 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_101 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_101;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_101 is
  signal \counter_q[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__42_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[8].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__45\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__42\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__7\ : label is "soft_lutpair143";
begin
\counter_q[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__7_n_0\
    );
\counter_q[1]_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__45_n_0\
    );
\counter_q[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__42_n_0\
    );
\counter_q[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__7_n_0\
    );
\counter_q[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[8].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__7_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__7_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__45_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__42_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__7_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__7_n_0\,
      Q => \gen_counters[8].overflow\
    );
\gen_demux.lock_ar_valid_q_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[8].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_102 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_102 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_102;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_102 is
  signal \counter_q[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__43_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[9].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__8\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__46\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__43\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__8\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__8\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_37\ : label is "soft_lutpair145";
begin
\counter_q[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__8_n_0\
    );
\counter_q[1]_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__46_n_0\
    );
\counter_q[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__43_n_0\
    );
\counter_q[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__8_n_0\
    );
\counter_q[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[9].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__8_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__8_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__46_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__43_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__8_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__8_n_0\,
      Q => \gen_counters[9].overflow\
    );
\gen_demux.lock_ar_valid_q_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[9].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_11 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_11 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_11;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_11 is
  signal \counter_q[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__65_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__64_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__66_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[15].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__32\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__67\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__65\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__64\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__66\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_29\ : label is "soft_lutpair493";
begin
\counter_q[0]_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__32_n_0\
    );
\counter_q[1]_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__67_n_0\
    );
\counter_q[2]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__65_n_0\
    );
\counter_q[3]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__64_n_0\
    );
\counter_q[4]_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[15].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__66_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__32_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__67_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__65_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__64_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__66_n_0\,
      Q => \gen_counters[15].overflow\
    );
\gen_spill_reg.b_full_q_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[15].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_12 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \slv_reqs[2][2][aw][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    occupied : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_12 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_12;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_12 is
  signal \counter_q[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__51_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__50_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__52_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__15_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[1].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__18\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__51\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__50\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__15\ : label is "soft_lutpair496";
begin
\counter_q[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__18_n_0\
    );
\counter_q[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__41_n_0\
    );
\counter_q[2]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__51_n_0\
    );
\counter_q[3]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__50_n_0\
    );
\counter_q[4]_i_2__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__15_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[1].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__52_n_0\
    );
\counter_q[4]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F0F0B"
    )
        port map (
      I0 => \counter_q_reg[4]_0\,
      I1 => \counter_q_reg[4]_1\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__15_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__18_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__41_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__51_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__50_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__52_n_0\,
      Q => \gen_counters[1].overflow\
    );
\gen_spill_reg.b_full_q_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[1].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
\gen_spill_reg.b_full_q_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \slv_reqs[2][2][aw][id]\(0),
      I5 => occupied(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_13 is
  port (
    \gen_demux.aw_valid35_in\ : out STD_LOGIC;
    \gen_demux.aw_valid1\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_d0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg\ : in STD_LOGIC;
    \gen_demux.w_fifo_full\ : in STD_LOGIC;
    \gen_demux.ar_id_cnt_full\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_4__2_0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_4__2_1\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_4__2_2\ : in STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_13 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_13;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_13 is
  signal \counter_q[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__52_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__51_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__53_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[2].overflow\ : STD_LOGIC;
  signal \^gen_demux.aw_valid1\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_11_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_15_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__54\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__52\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__51\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__53\ : label is "soft_lutpair498";
begin
  \gen_demux.aw_valid1\ <= \^gen_demux.aw_valid1\;
\counter_q[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__19_n_0\
    );
\counter_q[1]_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__54_n_0\
    );
\counter_q[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__52_n_0\
    );
\counter_q[3]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__51_n_0\
    );
\counter_q[4]_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[2].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__53_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__19_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__54_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__52_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__51_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__53_n_0\,
      Q => \gen_counters[2].overflow\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q\,
      I1 => \^gen_demux.aw_valid1\,
      I2 => \gen_demux.lock_aw_valid_d0\,
      O => \gen_demux.aw_valid35_in\
    );
\gen_spill_reg.b_full_q_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_15_n_0\,
      I1 => \gen_spill_reg.b_full_q_i_4__2_0\,
      I2 => \gen_spill_reg.b_full_q_i_4__2_1\,
      I3 => \gen_spill_reg.b_full_q_i_4__2_2\,
      O => \gen_spill_reg.b_full_q_i_11_n_0\
    );
\gen_spill_reg.b_full_q_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[2].overflow\,
      I5 => \cnt_full__15\(0),
      O => \gen_spill_reg.b_full_q_i_15_n_0\
    );
\gen_spill_reg.b_full_q_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_11_n_0\,
      I1 => \gen_spill_reg.b_full_q_reg\,
      I2 => \gen_demux.w_fifo_full\,
      I3 => \gen_demux.ar_id_cnt_full\,
      O => \^gen_demux.aw_valid1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_14 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_14 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_14;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_14 is
  signal \counter_q[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__53_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__52_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__54_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[3].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__20\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__55\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__53\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__52\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__54\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_23\ : label is "soft_lutpair500";
begin
\counter_q[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__20_n_0\
    );
\counter_q[1]_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__55_n_0\
    );
\counter_q[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__53_n_0\
    );
\counter_q[3]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__52_n_0\
    );
\counter_q[4]_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[3].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__54_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__20_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__55_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__53_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__52_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__54_n_0\,
      Q => \gen_counters[3].overflow\
    );
\gen_spill_reg.b_full_q_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[3].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_15 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_15 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_15;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_15 is
  signal \counter_q[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__54_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__53_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__55_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[4].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__56\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__54\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__53\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__55\ : label is "soft_lutpair503";
begin
\counter_q[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__21_n_0\
    );
\counter_q[1]_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__56_n_0\
    );
\counter_q[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__54_n_0\
    );
\counter_q[3]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__53_n_0\
    );
\counter_q[4]_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[4].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__55_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__21_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__56_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__54_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__53_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__55_n_0\,
      Q => \gen_counters[4].overflow\
    );
\gen_spill_reg.b_full_q_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[4].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_16 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_16 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_16;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_16 is
  signal \counter_q[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__55_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__54_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__56_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[5].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__22\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__57\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__55\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__54\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__56\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_26\ : label is "soft_lutpair505";
begin
\counter_q[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__22_n_0\
    );
\counter_q[1]_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__57_n_0\
    );
\counter_q[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__55_n_0\
    );
\counter_q[3]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__54_n_0\
    );
\counter_q[4]_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[5].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__56_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__22_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__57_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__55_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__54_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__56_n_0\,
      Q => \gen_counters[5].overflow\
    );
\gen_spill_reg.b_full_q_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[5].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_17 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_17 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_17;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_17 is
  signal \counter_q[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__56_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__55_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__57_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[6].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__58\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__56\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__55\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__57\ : label is "soft_lutpair508";
begin
\counter_q[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__23_n_0\
    );
\counter_q[1]_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__58_n_0\
    );
\counter_q[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__56_n_0\
    );
\counter_q[3]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__55_n_0\
    );
\counter_q[4]_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[6].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__57_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__23_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__58_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__56_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__55_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__57_n_0\,
      Q => \gen_counters[6].overflow\
    );
\gen_spill_reg.b_full_q_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[6].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_18 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_18 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_18;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_18 is
  signal \counter_q[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__57_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__56_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__58_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[7].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__24\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__59\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__57\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__56\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__58\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_25\ : label is "soft_lutpair510";
begin
\counter_q[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__24_n_0\
    );
\counter_q[1]_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__59_n_0\
    );
\counter_q[2]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__57_n_0\
    );
\counter_q[3]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__56_n_0\
    );
\counter_q[4]_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[7].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__58_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__24_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__59_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__57_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__56_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__58_n_0\,
      Q => \gen_counters[7].overflow\
    );
\gen_spill_reg.b_full_q_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[7].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_19 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_19 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_19;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_19 is
  signal \counter_q[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__58_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__57_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__59_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[8].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__60\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__58\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__57\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__59\ : label is "soft_lutpair513";
begin
\counter_q[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__25_n_0\
    );
\counter_q[1]_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__60_n_0\
    );
\counter_q[2]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__58_n_0\
    );
\counter_q[3]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__57_n_0\
    );
\counter_q[4]_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[8].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__59_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__25_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__60_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__58_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__57_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__59_n_0\,
      Q => \gen_counters[8].overflow\
    );
\gen_spill_reg.b_full_q_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[8].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_20 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_20 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_20;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_20 is
  signal \counter_q[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__59_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__58_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__60_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[9].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__26\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__61\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__59\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__58\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__60\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_28\ : label is "soft_lutpair515";
begin
\counter_q[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__26_n_0\
    );
\counter_q[1]_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__61_n_0\
    );
\counter_q[2]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__59_n_0\
    );
\counter_q[3]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__58_n_0\
    );
\counter_q[4]_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[9].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__60_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__26_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__61_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__59_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__58_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__60_n_0\,
      Q => \gen_counters[9].overflow\
    );
\gen_spill_reg.b_full_q_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[9].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_21 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    occupied : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_21 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_21;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_21 is
  signal \counter_q[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__66_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__65_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__49_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_6__8_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[0].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__42\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__66\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__65\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_18__1\ : label is "soft_lutpair418";
begin
\counter_q[0]_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__33_n_0\
    );
\counter_q[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__42_n_0\
    );
\counter_q[2]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__66_n_0\
    );
\counter_q[3]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__65_n_0\
    );
\counter_q[4]_i_2__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_6__8_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[0].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__49_n_0\
    );
\counter_q[4]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF00FF00FF002F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => p_0_in(0),
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_6__8_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__33_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__42_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__66_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__65_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__49_n_0\,
      Q => \gen_counters[0].overflow\
    );
\gen_demux.lock_ar_valid_q_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[0].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => occupied(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_22 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_22 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_22;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_22 is
  signal \counter_q[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__76_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__75_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__75_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[10].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__43\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__76\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__76\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__75\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__75\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_30__1\ : label is "soft_lutpair419";
begin
\counter_q[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__43_n_0\
    );
\counter_q[1]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__76_n_0\
    );
\counter_q[2]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__76_n_0\
    );
\counter_q[3]_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__75_n_0\
    );
\counter_q[4]_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[10].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__75_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__43_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__76_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__76_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__75_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__75_n_0\,
      Q => \gen_counters[10].overflow\
    );
\gen_demux.lock_ar_valid_q_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[10].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_23 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_23 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_23;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_23 is
  signal \counter_q[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__77_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__76_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__76_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[11].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__44\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__77\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__77\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__76\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__76\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_29__1\ : label is "soft_lutpair422";
begin
\counter_q[0]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__44_n_0\
    );
\counter_q[1]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__77_n_0\
    );
\counter_q[2]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__77_n_0\
    );
\counter_q[3]_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__76_n_0\
    );
\counter_q[4]_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[11].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__76_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__44_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__77_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__77_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__76_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__76_n_0\,
      Q => \gen_counters[11].overflow\
    );
\gen_demux.lock_ar_valid_q_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[11].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_24 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_24 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_24;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_24 is
  signal \counter_q[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__78_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__77_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__77_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[12].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__45\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__78\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__78\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__77\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__77\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_24__0\ : label is "soft_lutpair425";
begin
\counter_q[0]_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__45_n_0\
    );
\counter_q[1]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__78_n_0\
    );
\counter_q[2]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__78_n_0\
    );
\counter_q[3]_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__77_n_0\
    );
\counter_q[4]_i_2__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[12].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__77_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__45_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__78_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__78_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__77_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__77_n_0\,
      Q => \gen_counters[12].overflow\
    );
\gen_demux.lock_ar_valid_q_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[12].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_25 is
  port (
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_25 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_25;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_25 is
  signal \cnt_full__15\ : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \counter_q[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__79_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__78_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__78_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[13].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__46\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__79\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__79\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__78\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__78\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_23__0\ : label is "soft_lutpair428";
begin
\counter_q[0]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__46_n_0\
    );
\counter_q[1]_i_1__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__79_n_0\
    );
\counter_q[2]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__79_n_0\
    );
\counter_q[3]_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__78_n_0\
    );
\counter_q[4]_i_2__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[13].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__78_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__46_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__79_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__79_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__78_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__78_n_0\,
      Q => \gen_counters[13].overflow\
    );
\gen_demux.lock_ar_valid_q_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_full__15\(13),
      I1 => \gen_demux.lock_ar_valid_q_i_3__1\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_3__1\(2),
      I3 => \gen_demux.lock_ar_valid_q_i_3__1\(1),
      O => \counter_q_reg[4]_0\
    );
\gen_demux.lock_ar_valid_q_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[13].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_26 is
  port (
    \counter_q_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_26 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_26;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_26 is
  signal \counter_q[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__80_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__79_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__79_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[14].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__47\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__80\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__80\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__79\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__79\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_26__1\ : label is "soft_lutpair431";
begin
\counter_q[0]_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__47_n_0\
    );
\counter_q[1]_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__80_n_0\
    );
\counter_q[2]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__80_n_0\
    );
\counter_q[3]_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__79_n_0\
    );
\counter_q[4]_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[14].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__79_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__47_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__80_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__80_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__79_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__79_n_0\,
      Q => \gen_counters[14].overflow\
    );
\gen_demux.lock_ar_valid_q_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[14].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \counter_q_reg[4]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_27 is
  port (
    \counter_q_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_27 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_27;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_27 is
  signal \counter_q[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__81_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__80_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__80_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[15].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__48\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__81\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__81\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__80\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__80\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_25__1\ : label is "soft_lutpair434";
begin
\counter_q[0]_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__48_n_0\
    );
\counter_q[1]_i_1__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__81_n_0\
    );
\counter_q[2]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__81_n_0\
    );
\counter_q[3]_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__80_n_0\
    );
\counter_q[4]_i_2__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[15].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__80_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__48_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__81_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__81_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__80_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__80_n_0\,
      Q => \gen_counters[15].overflow\
    );
\gen_demux.lock_ar_valid_q_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[15].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \counter_q_reg[4]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_28 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    occupied : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_28 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_28;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_28 is
  signal \counter_q[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__67_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__66_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__50_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__14_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[1].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__34\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__67\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__66\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_21__1\ : label is "soft_lutpair437";
begin
\counter_q[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__34_n_0\
    );
\counter_q[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__43_n_0\
    );
\counter_q[2]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__67_n_0\
    );
\counter_q[3]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__66_n_0\
    );
\counter_q[4]_i_2__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__14_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[1].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__50_n_0\
    );
\counter_q[4]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__14_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__34_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__43_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__67_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__66_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__50_n_0\,
      Q => \gen_counters[1].overflow\
    );
\gen_demux.lock_ar_valid_q_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[1].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
\gen_demux.lock_ar_valid_q_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg[4]_0\,
      I5 => occupied(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_29 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_29 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_29;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_29 is
  signal \counter_q[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__68_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__67_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__67_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[2].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__68\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__68\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__67\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__67\ : label is "soft_lutpair439";
begin
\counter_q[0]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__35_n_0\
    );
\counter_q[1]_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__68_n_0\
    );
\counter_q[2]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__68_n_0\
    );
\counter_q[3]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__67_n_0\
    );
\counter_q[4]_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[2].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__67_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__35_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__68_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__68_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__67_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__67_n_0\,
      Q => \gen_counters[2].overflow\
    );
\gen_demux.lock_ar_valid_q_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[2].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_30 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_30 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_30;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_30 is
  signal \counter_q[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__69_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__68_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__68_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[3].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__36\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__69\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__69\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__68\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__68\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_22__1\ : label is "soft_lutpair441";
begin
\counter_q[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__36_n_0\
    );
\counter_q[1]_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__69_n_0\
    );
\counter_q[2]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__69_n_0\
    );
\counter_q[3]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__68_n_0\
    );
\counter_q[4]_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[3].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__68_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__36_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__69_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__69_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__68_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__68_n_0\,
      Q => \gen_counters[3].overflow\
    );
\gen_demux.lock_ar_valid_q_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[3].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_31 is
  port (
    \gen_demux.ar_valid34_in\ : out STD_LOGIC;
    \gen_demux.ar_id_cnt_full\ : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    \gen_demux.ar_valid0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\ : in STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_31 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_31;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_31 is
  signal \counter_q[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__70_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__69_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__69_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[4].overflow\ : STD_LOGIC;
  signal \^gen_demux.ar_id_cnt_full\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_10__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__70\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__70\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__69\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__69\ : label is "soft_lutpair444";
begin
  \gen_demux.ar_id_cnt_full\ <= \^gen_demux.ar_id_cnt_full\;
\counter_q[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__37_n_0\
    );
\counter_q[1]_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__70_n_0\
    );
\counter_q[2]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__70_n_0\
    );
\counter_q[3]_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__69_n_0\
    );
\counter_q[4]_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[4].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__69_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__37_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__70_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__70_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__69_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__69_n_0\,
      Q => \gen_counters[4].overflow\
    );
\gen_demux.lock_ar_valid_q_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[4].overflow\,
      I5 => \cnt_full__15\(0),
      O => \gen_demux.lock_ar_valid_q_i_10__1_n_0\
    );
\gen_demux.lock_ar_valid_q_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_10__1_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\,
      O => \^gen_demux.ar_id_cnt_full\
    );
\status_cnt_q[2]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q\,
      I1 => \^gen_demux.ar_id_cnt_full\,
      I2 => \gen_demux.ar_valid0\,
      O => \gen_demux.ar_valid34_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_32 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_32 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_32;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_32 is
  signal \counter_q[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__71_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__70_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__70_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[5].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__38\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__71\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__71\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__70\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__70\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_19__1\ : label is "soft_lutpair446";
begin
\counter_q[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__38_n_0\
    );
\counter_q[1]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__71_n_0\
    );
\counter_q[2]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__71_n_0\
    );
\counter_q[3]_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__70_n_0\
    );
\counter_q[4]_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[5].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__70_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__38_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__71_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__71_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__70_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__70_n_0\,
      Q => \gen_counters[5].overflow\
    );
\gen_demux.lock_ar_valid_q_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[5].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_33 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_33 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_33;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_33 is
  signal \counter_q[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__72_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__71_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__71_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[6].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__72\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__72\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__71\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__71\ : label is "soft_lutpair449";
begin
\counter_q[0]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__39_n_0\
    );
\counter_q[1]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__72_n_0\
    );
\counter_q[2]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__72_n_0\
    );
\counter_q[3]_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__71_n_0\
    );
\counter_q[4]_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[6].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__71_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__39_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__72_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__72_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__71_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__71_n_0\,
      Q => \gen_counters[6].overflow\
    );
\gen_demux.lock_ar_valid_q_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[6].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_34 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_34 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_34;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_34 is
  signal \counter_q[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__73_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__72_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__72_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[7].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__40\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__73\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__73\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__72\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__72\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_20__1\ : label is "soft_lutpair451";
begin
\counter_q[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__40_n_0\
    );
\counter_q[1]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__73_n_0\
    );
\counter_q[2]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__73_n_0\
    );
\counter_q[3]_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__72_n_0\
    );
\counter_q[4]_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[7].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__72_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__40_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__73_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__73_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__72_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__72_n_0\,
      Q => \gen_counters[7].overflow\
    );
\gen_demux.lock_ar_valid_q_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[7].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_35 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_35 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_35;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_35 is
  signal \counter_q[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__74_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__73_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__73_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[8].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__41\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__74\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__74\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__73\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__73\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_28__1\ : label is "soft_lutpair454";
begin
\counter_q[0]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__41_n_0\
    );
\counter_q[1]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__74_n_0\
    );
\counter_q[2]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__74_n_0\
    );
\counter_q[3]_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__73_n_0\
    );
\counter_q[4]_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[8].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__73_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__41_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__74_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__74_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__73_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__73_n_0\,
      Q => \gen_counters[8].overflow\
    );
\gen_demux.lock_ar_valid_q_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[8].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_36 is
  port (
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_36 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_36;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_36 is
  signal \cnt_full__15\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \counter_q[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__75_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__74_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__74_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[9].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__42\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__75\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__75\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__74\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__74\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_27__1\ : label is "soft_lutpair457";
begin
\counter_q[0]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__42_n_0\
    );
\counter_q[1]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__75_n_0\
    );
\counter_q[2]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__75_n_0\
    );
\counter_q[3]_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__74_n_0\
    );
\counter_q[4]_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[9].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__74_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__42_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__75_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__75_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__74_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__74_n_0\,
      Q => \gen_counters[9].overflow\
    );
\gen_demux.lock_ar_valid_q_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cnt_full__15\(9),
      I1 => \gen_demux.lock_ar_valid_q_i_3__1\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_3__1\(2),
      I3 => \gen_demux.lock_ar_valid_q_i_3__1\(1),
      O => \counter_q_reg[4]_0\
    );
\gen_demux.lock_ar_valid_q_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[9].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_49 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]\ : out STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][0]\ : out STD_LOGIC;
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_4\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_4_0\ : in STD_LOGIC;
    \gen_counters[11].mst_select_q_reg[11]_20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[10].mst_select_q_reg[10]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_aw_valid_q_i_8_0\ : in STD_LOGIC;
    \gen_counters[9].mst_select_q_reg[9]_22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_aw_valid_q_i_8_1\ : in STD_LOGIC;
    \gen_counters[8].mst_select_q_reg[8]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[15].mst_select_q_reg[15]_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[14].mst_select_q_reg[14]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[13].mst_select_q_reg[13]_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[12].mst_select_q_reg[12]_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[7].mst_select_q_reg[7]_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[5].mst_select_q_reg[5]_26\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[4].mst_select_q_reg[4]_27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_28\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_29\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_49 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_49;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \counter_q[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__34_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_9_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_17_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_18_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_19_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_20_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_21_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_22_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_23_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_24_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__14\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__6\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_10\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_33\ : label is "soft_lutpair276";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\counter_q[0]_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__50_n_0\
    );
\counter_q[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => p_0_in(0),
      I3 => \^q\(1),
      O => \counter_q[1]_i_1__14_n_0\
    );
\counter_q[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7EF0810"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => p_0_in(0),
      I4 => \^q\(2),
      O => \counter_q[2]_i_1__6_n_0\
    );
\counter_q[3]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFFB0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \counter_q_reg_n_0_[3]\,
      I5 => \^q\(2),
      O => \counter_q[3]_i_1__19_n_0\
    );
\counter_q[4]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6A6A6AAAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \^q\(1),
      I4 => \counter_q_reg[4]_2\,
      I5 => \counter_q[4]_i_9_n_0\,
      O => \counter_q[4]_i_2__34_n_0\
    );
\counter_q[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_9_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[0]_i_1__50_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[1]_i_1__14_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[2]_i_1__6_n_0\,
      Q => \^q\(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[3]_i_1__19_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[4]_i_2__34_n_0\,
      Q => \^q\(3)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4\,
      O => \counter_q_reg[0]_0\
    );
\gen_demux.lock_aw_valid_q_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[15].mst_select_q_reg[15]_16\(0),
      I1 => \gen_counters[14].mst_select_q_reg[14]_17\(0),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[13].mst_select_q_reg[13]_18\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[12].mst_select_q_reg[12]_19\(0),
      O => \gen_demux.lock_aw_valid_q_i_17_n_0\
    );
\gen_demux.lock_aw_valid_q_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[11].mst_select_q_reg[11]_20\(0),
      I1 => \gen_counters[10].mst_select_q_reg[10]_21\(0),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[9].mst_select_q_reg[9]_22\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[8].mst_select_q_reg[8]_23\(0),
      O => \gen_demux.lock_aw_valid_q_i_18_n_0\
    );
\gen_demux.lock_aw_valid_q_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[7].mst_select_q_reg[7]_24\(0),
      I1 => \gen_counters[6].mst_select_q_reg[6]_25\(0),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[5].mst_select_q_reg[5]_26\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[4].mst_select_q_reg[4]_27\(0),
      O => \gen_demux.lock_aw_valid_q_i_19_n_0\
    );
\gen_demux.lock_aw_valid_q_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[3].mst_select_q_reg[3]_28\(0),
      I1 => \gen_counters[2].mst_select_q_reg[2]_29\(0),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[1].mst_select_q_reg[1]_30\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[0].mst_select_q_reg[0]_31\(0),
      O => \gen_demux.lock_aw_valid_q_i_20_n_0\
    );
\gen_demux.lock_aw_valid_q_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[7].mst_select_q_reg[7]_24\(1),
      I1 => \gen_counters[6].mst_select_q_reg[6]_25\(1),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[5].mst_select_q_reg[5]_26\(1),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[4].mst_select_q_reg[4]_27\(1),
      O => \gen_demux.lock_aw_valid_q_i_21_n_0\
    );
\gen_demux.lock_aw_valid_q_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[3].mst_select_q_reg[3]_28\(1),
      I1 => \gen_counters[2].mst_select_q_reg[2]_29\(1),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[1].mst_select_q_reg[1]_30\(1),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[0].mst_select_q_reg[0]_31\(1),
      O => \gen_demux.lock_aw_valid_q_i_22_n_0\
    );
\gen_demux.lock_aw_valid_q_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[11].mst_select_q_reg[11]_20\(1),
      I1 => \gen_counters[10].mst_select_q_reg[10]_21\(1),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[9].mst_select_q_reg[9]_22\(1),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[8].mst_select_q_reg[8]_23\(1),
      O => \gen_demux.lock_aw_valid_q_i_23_n_0\
    );
\gen_demux.lock_aw_valid_q_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_counters[15].mst_select_q_reg[15]_16\(1),
      I1 => \gen_counters[14].mst_select_q_reg[14]_17\(1),
      I2 => \gen_demux.lock_aw_valid_q_i_8_0\,
      I3 => \gen_counters[13].mst_select_q_reg[13]_18\(1),
      I4 => \gen_demux.lock_aw_valid_q_i_8_1\,
      I5 => \gen_counters[12].mst_select_q_reg[12]_19\(1),
      O => \gen_demux.lock_aw_valid_q_i_24_n_0\
    );
\gen_demux.lock_aw_valid_q_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q_i_17_n_0\,
      I1 => \gen_demux.lock_aw_valid_q_i_18_n_0\,
      I2 => \gen_demux.lock_aw_valid_q_i_4_0\,
      I3 => \gen_demux.lock_aw_valid_q_i_19_n_0\,
      I4 => \gen_demux.lock_aw_valid_q_i_4\,
      I5 => \gen_demux.lock_aw_valid_q_i_20_n_0\,
      O => \gen_counters[15].mst_select_q_reg[15][0]\
    );
\gen_demux.lock_aw_valid_q_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00530F53F053FF53"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q_i_21_n_0\,
      I1 => \gen_demux.lock_aw_valid_q_i_22_n_0\,
      I2 => \gen_demux.lock_aw_valid_q_i_4\,
      I3 => \gen_demux.lock_aw_valid_q_i_4_0\,
      I4 => \gen_demux.lock_aw_valid_q_i_23_n_0\,
      I5 => \gen_demux.lock_aw_valid_q_i_24_n_0\,
      O => \gen_counters[7].mst_select_q_reg[7][1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_50 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_demux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    o_lsu_wready_INST_0_i_6 : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_1\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_50 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_50;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_50 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__40_n_0\ : STD_LOGIC;
  signal \^counter_q_reg[3]_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__23\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__16\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__29\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_27\ : label is "soft_lutpair277";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \counter_q_reg[3]_0\ <= \^counter_q_reg[3]_0\;
\counter_q[0]_i_1__60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__60_n_0\
    );
\counter_q[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__23_n_0\
    );
\counter_q[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__16_n_0\
    );
\counter_q[3]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__29_n_0\
    );
\counter_q[4]_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \counter_q_reg[4]_0\,
      O => \counter_q[4]_i_2__40_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__60_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__23_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__16_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__29_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__40_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\,
      O => \^counter_q_reg[3]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_1\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4_n_0\
    );
\gen_demux.lock_aw_valid_q_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
o_lsu_wready_INST_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^counter_q_reg[3]_0\,
      I1 => o_lsu_wready_INST_0_i_6,
      I2 => \gen_demux.lock_aw_valid_q\,
      O => \gen_demux.lock_aw_valid_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_51 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_5\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_5_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_51 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_51;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_51 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__39_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__24\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__17\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__30\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_9\ : label is "soft_lutpair279";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__61_n_0\
    );
\counter_q[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__24_n_0\
    );
\counter_q[2]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__17_n_0\
    );
\counter_q[3]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__30_n_0\
    );
\counter_q[4]_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \counter_q_reg[4]_0\,
      O => \counter_q[4]_i_2__39_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__61_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__24_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__17_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__30_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__39_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_5\,
      I5 => \gen_demux.lock_aw_valid_q_i_5_0\,
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_52 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_52 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_52;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_52 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__31_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__38_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__25\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__18\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__31\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_26\ : label is "soft_lutpair281";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__62_n_0\
    );
\counter_q[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_2\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__25_n_0\
    );
\counter_q[2]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_2\,
      O => \counter_q[2]_i_1__18_n_0\
    );
\counter_q[3]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_2\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__31_n_0\
    );
\counter_q[4]_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_2\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__38_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__62_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__25_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__18_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__31_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__38_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\,
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_aw_valid_q_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_53 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_aw_valid_q_i_5\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_5_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_53 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_53;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_53 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__33_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_22_n_0\ : STD_LOGIC;
  signal \gen_counters[13].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__63\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__13\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__5\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_12\ : label is "soft_lutpair284";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[0]_i_1__63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__63_n_0\
    );
\counter_q[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_1\,
      I2 => \counter_q_reg[1]_2\,
      I3 => \^q\(1),
      O => \counter_q[1]_i_1__13_n_0\
    );
\counter_q[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7EF0810"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[1]_2\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__5_n_0\
    );
\counter_q[3]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFFB0004"
    )
        port map (
      I0 => \counter_q_reg[1]_2\,
      I1 => \counter_q_reg[1]_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \counter_q_reg_n_0_[3]\,
      I5 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__18_n_0\
    );
\counter_q[4]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA6"
    )
        port map (
      I0 => \gen_counters[13].overflow\,
      I1 => \counter_q_reg[4]_1\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[4]_2\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__33_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[0]_i_1__63_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[1]_i_1__13_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[2]_i_1__5_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[3]_i_1__18_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_3\,
      D => \counter_q[4]_i_2__33_n_0\,
      Q => \gen_counters[13].overflow\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5\,
      O => \counter_q_reg[0]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_22_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_0\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_1\(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_2\(0),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_3\,
      O => \counter_q_reg[4]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_counters[13].overflow\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_0\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_1\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_2\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_22_n_0\
    );
\gen_demux.lock_aw_valid_q_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_demux.lock_aw_valid_q_i_5\,
      I5 => \gen_demux.lock_aw_valid_q_i_5_0\,
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_54 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_54 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_54;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_54 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__32_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__37_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[14].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__26\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__19\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__32\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_25\ : label is "soft_lutpair285";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[0]_i_1__64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__64_n_0\
    );
\counter_q[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__26_n_0\
    );
\counter_q[2]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__19_n_0\
    );
\counter_q[3]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__32_n_0\
    );
\counter_q[4]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \gen_counters[14].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \counter_q_reg[4]_1\,
      O => \counter_q[4]_i_2__37_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__64_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__26_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__19_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__32_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__37_n_0\,
      Q => \gen_counters[14].overflow\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_counters[14].overflow\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23_0\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23_1\(0),
      O => \counter_q_reg[4]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\,
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_55 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_1\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_2\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_3\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_5_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_5_1\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_55 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_55;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_55 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__33_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__36_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_10_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__27\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__20\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__33\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_18\ : label is "soft_lutpair287";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__65_n_0\
    );
\counter_q[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__27_n_0\
    );
\counter_q[2]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__20_n_0\
    );
\counter_q[3]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__33_n_0\
    );
\counter_q[4]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \counter_q_reg[4]_0\,
      O => \counter_q[4]_i_2__36_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__65_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__27_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__20_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__33_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__36_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_5_0\,
      I5 => \gen_demux.lock_aw_valid_q_i_5_1\,
      O => \gen_demux.lock_aw_valid_q_i_10_n_0\
    );
\gen_demux.lock_aw_valid_q_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q_i_10_n_0\,
      I1 => \gen_demux.lock_aw_valid_q_i_2\,
      I2 => \gen_demux.lock_aw_valid_q_i_2_0\,
      I3 => \gen_demux.lock_aw_valid_q_i_2_1\,
      I4 => \gen_demux.lock_aw_valid_q_i_2_2\,
      I5 => \gen_demux.lock_aw_valid_q_i_2_3\,
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_56 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_56 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_56;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_56 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__32_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__15\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__7\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__20\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_20\ : label is "soft_lutpair289";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__51_n_0\
    );
\counter_q[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__15_n_0\
    );
\counter_q[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__7_n_0\
    );
\counter_q[3]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__20_n_0\
    );
\counter_q[4]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__32_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__51_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__15_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__7_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__20_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__32_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_6\,
      I5 => \gen_demux.lock_aw_valid_q_i_6_0\,
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_57 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_57 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_57;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_57 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__47_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__16\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__8\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__21\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_34\ : label is "soft_lutpair291";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__52_n_0\
    );
\counter_q[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__16_n_0\
    );
\counter_q[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__8_n_0\
    );
\counter_q[3]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__21_n_0\
    );
\counter_q[4]_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__47_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__52_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__16_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__8_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__21_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__47_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\,
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_58 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[2]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_58 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_58;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_58 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__46_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__53\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__9\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__22\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_16\ : label is "soft_lutpair293";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__53_n_0\
    );
\counter_q[1]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__53_n_0\
    );
\counter_q[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__9_n_0\
    );
\counter_q[3]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__22_n_0\
    );
\counter_q[4]_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__46_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__53_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__53_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__9_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__22_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__46_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[2]\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7\,
      O => \counter_q_reg[2]_0\
    );
\gen_demux.lock_aw_valid_q_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \gen_demux.lock_aw_valid_q_i_6\,
      I5 => \gen_demux.lock_aw_valid_q_i_6_0\,
      O => \counter_q_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_59 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_59 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_59;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_59 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__45_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__54\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__17\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__10\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__23\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_19\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_32\ : label is "soft_lutpair296";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__54_n_0\
    );
\counter_q[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__17_n_0\
    );
\counter_q[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__10_n_0\
    );
\counter_q[3]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__23_n_0\
    );
\counter_q[4]_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__45_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__54_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__17_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__10_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__23_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__45_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_6 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_i_4__2\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_4__2_0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_4__2_1\ : in STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_6 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_6;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_6 is
  signal \counter_q[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__60_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__59_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__61_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[10].overflow\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_19_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__62\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__60\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__59\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__61\ : label is "soft_lutpair481";
begin
\counter_q[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__27_n_0\
    );
\counter_q[1]_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__62_n_0\
    );
\counter_q[2]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__60_n_0\
    );
\counter_q[3]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__59_n_0\
    );
\counter_q[4]_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[10].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__61_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__27_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__62_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__60_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__59_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__61_n_0\,
      Q => \gen_counters[10].overflow\
    );
\gen_spill_reg.b_full_q_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_19_n_0\,
      I1 => \gen_spill_reg.b_full_q_i_4__2\,
      I2 => \gen_spill_reg.b_full_q_i_4__2_0\,
      I3 => \gen_spill_reg.b_full_q_i_4__2_1\,
      O => \counter_q_reg[1]_0\
    );
\gen_spill_reg.b_full_q_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[10].overflow\,
      I5 => \cnt_full__15\(0),
      O => \gen_spill_reg.b_full_q_i_19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_60 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_60 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_60;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_60 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__44_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__55\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__18\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__11\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__24\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_15\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_31\ : label is "soft_lutpair299";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__55_n_0\
    );
\counter_q[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_1\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__18_n_0\
    );
\counter_q[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_1\,
      O => \counter_q[2]_i_1__11_n_0\
    );
\counter_q[3]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_1\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__24_n_0\
    );
\counter_q[4]_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__44_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__55_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__18_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__11_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__24_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__44_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_aw_valid_q_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_61 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][2]\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_2\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_1\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6_1\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6_2\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6_3\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_6_4\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_61 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_61;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_61 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__43_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[6].overflow\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_14_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_29_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__56\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__19\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__12\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__25\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_14\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_29\ : label is "soft_lutpair301";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[0]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__56_n_0\
    );
\counter_q[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__19_n_0\
    );
\counter_q[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__12_n_0\
    );
\counter_q[3]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__25_n_0\
    );
\counter_q[4]_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \gen_counters[6].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[4]_1\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__43_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__56_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__19_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__12_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__25_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_1\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__43_n_0\,
      Q => \gen_counters[6].overflow\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6\,
      O => \counter_q_reg[0]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_counters[6].overflow\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_0\(0),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_1\(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_2\,
      O => \counter_q_reg[4]_0\
    );
\gen_demux.lock_aw_valid_q_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335533550F000FFF"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q_i_29_n_0\,
      I1 => \gen_demux.lock_aw_valid_q_i_6_1\,
      I2 => \gen_demux.lock_aw_valid_q_i_6_2\,
      I3 => \gen_demux.lock_aw_valid_q_i_6_3\,
      I4 => \gen_demux.lock_aw_valid_q_i_6_4\,
      I5 => \gen_demux.lock_aw_valid_q_i_6_0\,
      O => \gen_demux.lock_aw_valid_q_i_14_n_0\
    );
\gen_demux.lock_aw_valid_q_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \gen_demux.lock_aw_valid_q_i_29_n_0\
    );
\gen_demux.lock_aw_valid_q_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB8B8B"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q_i_14_n_0\,
      I1 => \gen_demux.lock_aw_valid_q_i_2\,
      I2 => \gen_demux.lock_aw_valid_q_i_2_0\,
      I3 => \gen_demux.lock_aw_valid_q_i_2_1\,
      I4 => \gen_demux.lock_aw_valid_q_i_6_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_62 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_62 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_62;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_62 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__42_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__57\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__20\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__13\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__26\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_11\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_30\ : label is "soft_lutpair305";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__57_n_0\
    );
\counter_q[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__20_n_0\
    );
\counter_q[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      O => \counter_q[2]_i_1__13_n_0\
    );
\counter_q[3]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__26_n_0\
    );
\counter_q[4]_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__42_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__57_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__20_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__13_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__26_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__42_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_63 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_63 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_63;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_63 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__41_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__58\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__21\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__14\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__27\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_13\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_28\ : label is "soft_lutpair308";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__58_n_0\
    );
\counter_q[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_1\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__21_n_0\
    );
\counter_q[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_1\,
      O => \counter_q[2]_i_1__14_n_0\
    );
\counter_q[3]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_1\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__27_n_0\
    );
\counter_q[4]_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__41_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__58_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__21_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__14_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__27_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__41_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_aw_valid_q_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_64 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \counter_q_reg[1]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_5\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_5_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_64 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_64;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_64 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__35_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__22\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__15\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__28\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_21\ : label is "soft_lutpair310";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__59_n_0\
    );
\counter_q[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_2\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__22_n_0\
    );
\counter_q[2]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_2\,
      O => \counter_q[2]_i_1__15_n_0\
    );
\counter_q[3]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \counter_q_reg[1]_2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__28_n_0\
    );
\counter_q[4]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg[1]_2\,
      I3 => \counter_q_reg[4]_0\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__35_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__59_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__22_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__15_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__28_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__35_n_0\,
      Q => \^q\(2)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_aw_valid_q_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_demux.lock_aw_valid_q_i_5\,
      I5 => \gen_demux.lock_aw_valid_q_i_5_0\,
      O => \counter_q_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_65 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[3]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_65 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_65;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_65 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__19_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__66\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__9\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_27__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_50\ : label is "soft_lutpair204";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__66_n_0\
    );
\counter_q[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in(0),
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \^q\(1),
      O => \counter_q[1]_i_1__9_n_0\
    );
\counter_q[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878F078F0F0E1F0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \counter_q_reg[1]_1\,
      I5 => p_0_in(0),
      O => \counter_q[2]_i_1__1_n_0\
    );
\counter_q[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080FEFF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => p_0_in(0),
      I3 => \counter_q_reg[3]_2\,
      I4 => \counter_q_reg_n_0_[3]\,
      I5 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__16_n_0\
    );
\counter_q[4]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__19_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__66_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__9_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__1_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__16_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__19_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_66 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_66 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_66;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_66 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__42_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__29_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__76\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__34\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__27\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__42\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_42\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_56\ : label is "soft_lutpair206";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__76_n_0\
    );
\counter_q[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__34_n_0\
    );
\counter_q[2]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__27_n_0\
    );
\counter_q[3]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__42_n_0\
    );
\counter_q[4]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__29_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__76_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__34_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__27_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__42_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__29_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_67 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_8\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_8_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_3\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_4\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_67 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_67;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_67 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__43_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__30_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_36__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_45_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_55_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__77\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__35\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__28\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__43\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_36__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_55\ : label is "soft_lutpair208";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__77_n_0\
    );
\counter_q[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__35_n_0\
    );
\counter_q[2]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__28_n_0\
    );
\counter_q[3]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__43_n_0\
    );
\counter_q[4]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__30_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__77_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__35_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__28_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__43_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__30_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_3__0\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_demux.lock_ar_valid_q_i_36__0_n_0\,
      I4 => \gen_demux.lock_ar_valid_q_i_3__0_0\,
      I5 => \gen_demux.lock_ar_valid_q_i_3__0_1\,
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \gen_demux.lock_ar_valid_q_i_36__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_55_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_i_24_0\,
      I2 => \gen_demux.lock_ar_valid_q_reg_i_24_1\,
      I3 => \gen_demux.lock_ar_valid_q_reg_i_24_2\,
      I4 => \gen_demux.lock_ar_valid_q_reg_i_24_3\,
      I5 => \gen_demux.lock_ar_valid_q_reg_i_24_4\,
      O => \gen_demux.lock_ar_valid_q_i_45_n_0\
    );
\gen_demux.lock_ar_valid_q_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \gen_demux.lock_ar_valid_q_i_55_n_0\
    );
\gen_demux.lock_ar_valid_q_reg_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gen_demux.lock_ar_valid_q_i_45_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_i_8_0\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\,
      S => \gen_demux.lock_ar_valid_q_reg_i_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_68 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[3]_2\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_68 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_68;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_68 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__44_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__78\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__8\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__44\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_35__0\ : label is "soft_lutpair212";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__78_n_0\
    );
\counter_q[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_2\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \^q\(1),
      O => \counter_q[1]_i_1__8_n_0\
    );
\counter_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFF77710000888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[1]_1\,
      I4 => \counter_q_reg[1]_2\,
      I5 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__0_n_0\
    );
\counter_q[3]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[3]_2\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__44_n_0\
    );
\counter_q[4]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[3]_2\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__16_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__78_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__8_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__0_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__44_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__16_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_69 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_10__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_10__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_10__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_69 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_69;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_69 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__45_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__17_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[13].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__79\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__36\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__29\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__45\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_33__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_61\ : label is "soft_lutpair214";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[0]_i_1__79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__79_n_0\
    );
\counter_q[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__36_n_0\
    );
\counter_q[2]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__29_n_0\
    );
\counter_q[3]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__45_n_0\
    );
\counter_q[4]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \gen_counters[13].overflow\,
      I1 => \counter_q_reg[4]_1\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__17_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__79_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__36_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__29_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__45_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__17_n_0\,
      Q => \gen_counters[13].overflow\
    );
\gen_demux.lock_ar_valid_q_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_counters[13].overflow\,
      I1 => \gen_demux.lock_ar_valid_q_i_10__0\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_10__0_0\(0),
      I3 => \gen_demux.lock_ar_valid_q_i_10__0_1\(0),
      O => \counter_q_reg[4]_0\
    );
\gen_demux.lock_ar_valid_q_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_7 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_7 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_7;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_7 is
  signal \counter_q[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__61_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__60_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__62_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[11].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__28\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__63\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__61\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__60\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__62\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_27\ : label is "soft_lutpair483";
begin
\counter_q[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__28_n_0\
    );
\counter_q[1]_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__63_n_0\
    );
\counter_q[2]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__61_n_0\
    );
\counter_q[3]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__60_n_0\
    );
\counter_q[4]_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[11].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__62_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__28_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__63_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__61_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__60_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__62_n_0\,
      Q => \gen_counters[11].overflow\
    );
\gen_spill_reg.b_full_q_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[11].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_70 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_11__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_11__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_11__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_70 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_70;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_70 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__46_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__18_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[14].overflow\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_32__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__80\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__37\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__30\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__46\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_32__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_60\ : label is "soft_lutpair216";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[0]_i_1__80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__80_n_0\
    );
\counter_q[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__37_n_0\
    );
\counter_q[2]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__30_n_0\
    );
\counter_q[3]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__46_n_0\
    );
\counter_q[4]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \gen_counters[14].overflow\,
      I1 => \counter_q_reg[4]_1\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__18_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__80_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__37_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__30_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__46_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__18_n_0\,
      Q => \gen_counters[14].overflow\
    );
\gen_demux.lock_ar_valid_q_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_3__0\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_demux.lock_ar_valid_q_i_32__0_n_0\,
      I4 => \gen_demux.lock_ar_valid_q_i_3__0_0\,
      I5 => \gen_demux.lock_ar_valid_q_i_3__0_1\,
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_counters[14].overflow\,
      I1 => \gen_demux.lock_ar_valid_q_i_11__0\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_11__0_0\(0),
      I3 => \gen_demux.lock_ar_valid_q_i_11__0_1\(0),
      O => \counter_q_reg[4]_0\
    );
\gen_demux.lock_ar_valid_q_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \gen_demux.lock_ar_valid_q_i_32__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_71 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_24_3\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_71 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_71;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_71 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__31_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__31_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_59_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__81\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__38\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__31\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__47\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_38__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_59\ : label is "soft_lutpair220";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__81_n_0\
    );
\counter_q[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__38_n_0\
    );
\counter_q[2]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__31_n_0\
    );
\counter_q[3]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__47_n_0\
    );
\counter_q[4]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__31_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__81_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__38_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__31_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__47_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__31_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_59_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_i_24\,
      I2 => \gen_demux.lock_ar_valid_q_reg_i_24_0\,
      I3 => \gen_demux.lock_ar_valid_q_reg_i_24_1\,
      I4 => \gen_demux.lock_ar_valid_q_reg_i_24_2\,
      I5 => \gen_demux.lock_ar_valid_q_reg_i_24_3\,
      O => \counter_q_reg[3]_1\
    );
\gen_demux.lock_ar_valid_q_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \gen_demux.lock_ar_valid_q_i_59_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_72 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[3]_2\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_72 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_72;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_72 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__34_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__20_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__67\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__10\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__34\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_41\ : label is "soft_lutpair223";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__67_n_0\
    );
\counter_q[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75EF8A10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[1]_2\,
      I4 => \^q\(1),
      O => \counter_q[1]_i_1__10_n_0\
    );
\counter_q[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FEFF80880100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[1]_1\,
      I4 => \counter_q_reg[1]_2\,
      I5 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__2_n_0\
    );
\counter_q[3]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[3]_2\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__34_n_0\
    );
\counter_q[4]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[3]_2\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__20_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__67_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__10_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__34_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__20_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_73 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_73 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_73;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_73 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__35_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__21_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__68\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__28\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__21\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__35\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_34__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_48\ : label is "soft_lutpair225";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__68_n_0\
    );
\counter_q[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__28_n_0\
    );
\counter_q[2]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__21_n_0\
    );
\counter_q[3]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__35_n_0\
    );
\counter_q[4]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__21_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__68_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__28_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__21_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__35_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__21_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_74 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_3\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2__0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2__0_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_8_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_8_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_3\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_4\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_74 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_74;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_74 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__36_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__22_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_26__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_43_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_47_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_9__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_reg_i_23_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__69\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__29\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__22\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__36\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_26__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_47\ : label is "soft_lutpair227";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__69_n_0\
    );
\counter_q[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__29_n_0\
    );
\counter_q[2]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__22_n_0\
    );
\counter_q[3]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__36_n_0\
    );
\counter_q[4]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__22_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__69_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__29_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__22_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__36_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__22_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \gen_demux.lock_ar_valid_q_i_26__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_9__0_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg\,
      I2 => \gen_demux.lock_ar_valid_q_reg_0\,
      I3 => \gen_demux.lock_ar_valid_q_reg_1\,
      I4 => \gen_demux.lock_ar_valid_q_reg_2\,
      I5 => \gen_demux.lock_ar_valid_q_reg_3\,
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_47_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_i_23_0\,
      I2 => \gen_demux.lock_ar_valid_q_reg_i_23_1\,
      I3 => \gen_demux.lock_ar_valid_q_reg_i_23_2\,
      I4 => \gen_demux.lock_ar_valid_q_reg_i_23_3\,
      I5 => \gen_demux.lock_ar_valid_q_reg_i_23_4\,
      O => \gen_demux.lock_ar_valid_q_i_43_n_0\
    );
\gen_demux.lock_ar_valid_q_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \gen_demux.lock_ar_valid_q_i_47_n_0\
    );
\gen_demux.lock_ar_valid_q_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_3__0_0\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_demux.lock_ar_valid_q_i_26__0_n_0\,
      I4 => \gen_demux.lock_ar_valid_q_i_3__0_1\,
      I5 => \gen_demux.lock_ar_valid_q_i_3__0_2\,
      O => \gen_demux.lock_ar_valid_q_i_9__0_n_0\
    );
\gen_demux.lock_ar_valid_q_reg_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gen_demux.lock_ar_valid_q_i_43_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_i_8_1\,
      O => \gen_demux.lock_ar_valid_q_reg_i_23_n_0\,
      S => \gen_demux.lock_ar_valid_q_reg_i_8_0\
    );
\gen_demux.lock_ar_valid_q_reg_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gen_demux.lock_ar_valid_q_reg_i_23_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_i_2__0_0\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\,
      S => \gen_demux.lock_ar_valid_q_i_2__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_75 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_3__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_3__0_2\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_75 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_75;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_75 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__37_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__23_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[4].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__70\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__30\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__23\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__37\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_37__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_54\ : label is "soft_lutpair231";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[0]_i_1__70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__70_n_0\
    );
\counter_q[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__30_n_0\
    );
\counter_q[2]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__23_n_0\
    );
\counter_q[3]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__37_n_0\
    );
\counter_q[4]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \gen_counters[4].overflow\,
      I1 => \counter_q_reg[4]_1\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__23_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__70_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__30_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__23_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__37_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__23_n_0\,
      Q => \gen_counters[4].overflow\
    );
\gen_demux.lock_ar_valid_q_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gen_counters[4].overflow\,
      I1 => \gen_demux.lock_ar_valid_q_i_3__0\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_3__0_0\(0),
      I3 => \gen_demux.lock_ar_valid_q_i_3__0_1\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_3__0_2\,
      O => \counter_q_reg[4]_0\
    );
\gen_demux.lock_ar_valid_q_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_76 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_76 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_76;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_76 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__38_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__24_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__71\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__31\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__24\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__38\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_39__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_53\ : label is "soft_lutpair234";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__71_n_0\
    );
\counter_q[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__31_n_0\
    );
\counter_q[2]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__24_n_0\
    );
\counter_q[3]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__38_n_0\
    );
\counter_q[4]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__24_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__71_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__31_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__24_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__38_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__24_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_77 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[3]_2\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_77 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_77;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_77 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__25_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__72\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__11\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_25__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_52\ : label is "soft_lutpair237";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__72_n_0\
    );
\counter_q[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_2\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \^q\(1),
      O => \counter_q[1]_i_1__11_n_0\
    );
\counter_q[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878F078F0F0E1F0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \counter_q_reg[1]_0\,
      I4 => \counter_q_reg[1]_1\,
      I5 => \counter_q_reg[1]_2\,
      O => \counter_q[2]_i_1__3_n_0\
    );
\counter_q[3]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0080FEFF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_2\,
      I3 => \counter_q_reg[3]_2\,
      I4 => \counter_q_reg_n_0_[3]\,
      I5 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__17_n_0\
    );
\counter_q[4]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__25_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__72_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__11_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__3_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__17_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__25_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_78 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_i_23_3\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_78 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_78;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_78 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__39_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__26_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_40_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_51_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__73\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__32\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__25\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__39\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_40\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_51\ : label is "soft_lutpair238";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__73_n_0\
    );
\counter_q[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__32_n_0\
    );
\counter_q[2]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__25_n_0\
    );
\counter_q[3]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__39_n_0\
    );
\counter_q[4]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__26_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__73_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__32_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__25_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__39_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__26_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_3__0\,
      I1 => \counter_q_reg_n_0_[3]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_demux.lock_ar_valid_q_i_40_n_0\,
      I4 => \gen_demux.lock_ar_valid_q_i_3__0_0\,
      I5 => \gen_demux.lock_ar_valid_q_i_3__0_1\,
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \gen_demux.lock_ar_valid_q_i_40_n_0\
    );
\gen_demux.lock_ar_valid_q_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_51_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_i_23\,
      I2 => \gen_demux.lock_ar_valid_q_reg_i_23_0\,
      I3 => \gen_demux.lock_ar_valid_q_reg_i_23_1\,
      I4 => \gen_demux.lock_ar_valid_q_reg_i_23_2\,
      I5 => \gen_demux.lock_ar_valid_q_reg_i_23_3\,
      O => \counter_q_reg[3]_1\
    );
\gen_demux.lock_ar_valid_q_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \gen_demux.lock_ar_valid_q_i_51_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_79 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[3]_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_3__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_i_3__0_2\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_79 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_79;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_79 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \counter_q[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__40_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__27_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[8].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__74\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__12\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__40\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_28__0\ : label is "soft_lutpair242";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\counter_q[0]_i_1__74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__74_n_0\
    );
\counter_q[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75EF8A10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg[1]_2\,
      I4 => \^q\(1),
      O => \counter_q[1]_i_1__12_n_0\
    );
\counter_q[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FEFF80880100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg[1]_1\,
      I4 => \counter_q_reg[1]_2\,
      I5 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__4_n_0\
    );
\counter_q[3]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[3]_2\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__40_n_0\
    );
\counter_q[4]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \gen_counters[8].overflow\,
      I1 => \counter_q_reg[4]_1\,
      I2 => \counter_q_reg[3]_2\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__27_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[0]_i_1__74_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[1]_i_1__12_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[2]_i_1__4_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[3]_i_1__40_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_2\,
      D => \counter_q[4]_i_2__27_n_0\,
      Q => \gen_counters[8].overflow\
    );
\gen_demux.lock_ar_valid_q_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_counters[8].overflow\,
      I1 => \gen_demux.lock_ar_valid_q_i_3__0\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_3__0_0\(0),
      I3 => \gen_demux.lock_ar_valid_q_i_3__0_1\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_3__0_2\,
      O => \counter_q_reg[4]_0\
    );
\gen_demux.lock_ar_valid_q_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_8 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_8 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_8;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_8 is
  signal \counter_q[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__62_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__61_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__63_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[12].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__64\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__62\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__61\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__63\ : label is "soft_lutpair486";
begin
\counter_q[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__29_n_0\
    );
\counter_q[1]_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__64_n_0\
    );
\counter_q[2]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__62_n_0\
    );
\counter_q[3]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__61_n_0\
    );
\counter_q[4]_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[12].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__63_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__29_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__64_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__62_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__61_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__63_n_0\,
      Q => \gen_counters[12].overflow\
    );
\gen_spill_reg.b_full_q_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[12].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_80 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \counter_q_reg[3]_1\ : out STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_80 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_80;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_80 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_q[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__41_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__28_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__75\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__33\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__26\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__41\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_31__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_57\ : label is "soft_lutpair244";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\counter_q[0]_i_1__75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \counter_q[0]_i_1__75_n_0\
    );
\counter_q[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_q_reg[1]_0\,
      I2 => \^q\(1),
      O => \counter_q[1]_i_1__33_n_0\
    );
\counter_q[2]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__26_n_0\
    );
\counter_q[3]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__41_n_0\
    );
\counter_q[4]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[4]_i_2__28_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[0]_i_1__75_n_0\,
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[1]_i_1__33_n_0\,
      Q => \^q\(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[2]_i_1__26_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[3]_i_1__41_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_1\,
      D => \counter_q[4]_i_2__28_n_0\,
      Q => \^q\(2)
    );
\gen_demux.lock_ar_valid_q_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_0\
    );
\gen_demux.lock_ar_valid_q_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[3]\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \counter_q_reg[3]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_87 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    occupied : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_87 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_87;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_87 is
  signal \counter_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[0].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__34\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_35\ : label is "soft_lutpair112";
begin
\counter_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1_n_0\
    );
\counter_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1_n_0\
    );
\counter_q[2]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__34_n_0\
    );
\counter_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1_n_0\
    );
\counter_q[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[0].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2_n_0\
    );
\counter_q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => p_0_in(0),
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => \counter_q[0]_i_1_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => \counter_q[1]_i_1_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => \counter_q[2]_i_1__34_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => \counter_q[3]_i_1_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[0]_0\,
      D => \counter_q[4]_i_2_n_0\,
      Q => \gen_counters[0].overflow\
    );
\gen_demux.lock_ar_valid_q_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[0].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => occupied(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_88 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_3_1\ : in STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_88 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_88;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_88 is
  signal \counter_q[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__44_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[10].overflow\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_28_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__47\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__44\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__9\ : label is "soft_lutpair113";
begin
\counter_q[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__9_n_0\
    );
\counter_q[1]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__47_n_0\
    );
\counter_q[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__44_n_0\
    );
\counter_q[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__9_n_0\
    );
\counter_q[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[10].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__9_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__9_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__47_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__44_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__9_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__9_n_0\,
      Q => \gen_counters[10].overflow\
    );
\gen_demux.lock_ar_valid_q_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_28_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_i_3\,
      I2 => \gen_demux.lock_ar_valid_q_i_3_0\,
      I3 => \gen_demux.lock_ar_valid_q_i_3_1\,
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[10].overflow\,
      I5 => \cnt_full__15\(0),
      O => \gen_demux.lock_ar_valid_q_i_28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_89 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_89 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_89;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_89 is
  signal \counter_q[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__45_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[11].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__48\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__45\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__10\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_36\ : label is "soft_lutpair115";
begin
\counter_q[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__10_n_0\
    );
\counter_q[1]_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__48_n_0\
    );
\counter_q[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__45_n_0\
    );
\counter_q[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__10_n_0\
    );
\counter_q[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[11].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__10_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__10_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__48_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__45_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__10_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__10_n_0\,
      Q => \gen_counters[11].overflow\
    );
\gen_demux.lock_ar_valid_q_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[11].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_9 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_9 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_9;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_9 is
  signal \counter_q[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__63_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__62_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__64_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[13].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__30\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__65\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__63\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__62\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__64\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_30\ : label is "soft_lutpair488";
begin
\counter_q[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__30_n_0\
    );
\counter_q[1]_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__65_n_0\
    );
\counter_q[2]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__63_n_0\
    );
\counter_q[3]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__62_n_0\
    );
\counter_q[4]_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[13].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__64_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[0]_i_1__30_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[1]_i_1__65_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[2]_i_1__63_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[3]_i_1__62_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[4]_0\,
      D => \counter_q[4]_i_2__64_n_0\,
      Q => \gen_counters[13].overflow\
    );
\gen_spill_reg.b_full_q_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[13].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_90 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_90 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_90;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_90 is
  signal \counter_q[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__46_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[12].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__49\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__46\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__11\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__11\ : label is "soft_lutpair118";
begin
\counter_q[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__11_n_0\
    );
\counter_q[1]_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__49_n_0\
    );
\counter_q[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__46_n_0\
    );
\counter_q[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__11_n_0\
    );
\counter_q[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[12].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__11_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__11_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__49_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__46_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__11_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__11_n_0\,
      Q => \gen_counters[12].overflow\
    );
\gen_demux.lock_ar_valid_q_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[12].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_91 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_91 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_91;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_91 is
  signal \counter_q[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[13].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__12\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__50\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__47\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__12\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__12\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_39\ : label is "soft_lutpair120";
begin
\counter_q[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__12_n_0\
    );
\counter_q[1]_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__50_n_0\
    );
\counter_q[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__47_n_0\
    );
\counter_q[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__12_n_0\
    );
\counter_q[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[13].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__12_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__12_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__50_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__47_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__12_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__12_n_0\,
      Q => \gen_counters[13].overflow\
    );
\gen_demux.lock_ar_valid_q_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[13].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_92 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_92 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_92;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_92 is
  signal \counter_q[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__48_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[14].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__51\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__48\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__13\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__13\ : label is "soft_lutpair123";
begin
\counter_q[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__13_n_0\
    );
\counter_q[1]_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__51_n_0\
    );
\counter_q[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__48_n_0\
    );
\counter_q[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__13_n_0\
    );
\counter_q[4]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[14].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__13_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__13_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__51_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__48_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__13_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__13_n_0\,
      Q => \gen_counters[14].overflow\
    );
\gen_demux.lock_ar_valid_q_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[14].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_93 is
  port (
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_93 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_93;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_93 is
  signal \counter_q[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__49_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[15].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__14\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__52\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__49\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__14\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__14\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_38\ : label is "soft_lutpair125";
begin
\counter_q[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__14_n_0\
    );
\counter_q[1]_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[1]_i_1__52_n_0\
    );
\counter_q[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__49_n_0\
    );
\counter_q[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__14_n_0\
    );
\counter_q[4]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg_n_0_[2]\,
      I3 => \gen_counters[15].overflow\,
      I4 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__14_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__14_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__52_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__49_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__14_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__14_n_0\,
      Q => \gen_counters[15].overflow\
    );
\gen_demux.lock_ar_valid_q_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[15].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_94 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_5\ : in STD_LOGIC;
    occupied : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_94 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_94;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_94 is
  signal \counter_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[1].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__35\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_26\ : label is "soft_lutpair128";
begin
\counter_q[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__0_n_0\
    );
\counter_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__0_n_0\
    );
\counter_q[2]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__35_n_0\
    );
\counter_q[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__0_n_0\
    );
\counter_q[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__0_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[1].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__0_n_0\
    );
\counter_q[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__0_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__0_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__0_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__35_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__0_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__0_n_0\,
      Q => \gen_counters[1].overflow\
    );
\gen_demux.lock_ar_valid_q_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_demux.lock_ar_valid_q_i_5\,
      I5 => occupied(0),
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[1].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_95 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    occupied : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_95 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_95;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_95 is
  signal \counter_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__36_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[2].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__36\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_34\ : label is "soft_lutpair131";
begin
\counter_q[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__1_n_0\
    );
\counter_q[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__1_n_0\
    );
\counter_q[2]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__36_n_0\
    );
\counter_q[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__1_n_0\
    );
\counter_q[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__1_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[2].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__1_n_0\
    );
\counter_q[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__1_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__1_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__1_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__36_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__1_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__1_n_0\,
      Q => \gen_counters[2].overflow\
    );
\gen_demux.lock_ar_valid_q_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[2].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => occupied(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_96 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_5\ : in STD_LOGIC;
    occupied : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_96 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_96;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_96 is
  signal \counter_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[3].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__37\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_27\ : label is "soft_lutpair132";
begin
\counter_q[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__2_n_0\
    );
\counter_q[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__2_n_0\
    );
\counter_q[2]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__37_n_0\
    );
\counter_q[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__2_n_0\
    );
\counter_q[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__2_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[3].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__2_n_0\
    );
\counter_q[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__2_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__37_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__2_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__2_n_0\,
      Q => \gen_counters[3].overflow\
    );
\gen_demux.lock_ar_valid_q_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_demux.lock_ar_valid_q_i_5\,
      I5 => occupied(0),
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[3].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_97 is
  port (
    \gen_demux.lock_ar_valid_q_reg\ : out STD_LOGIC;
    \gen_demux.ar_id_cnt_full\ : out STD_LOGIC;
    \gen_demux.ar_valid34_in\ : out STD_LOGIC;
    occupied : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.ar_valid0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    p_9_in_3 : in STD_LOGIC;
    p_0_in2_out_1 : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_3\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_4\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_5\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_6\ : in STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_97 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_97;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_97 is
  signal \counter_q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[4].overflow\ : STD_LOGIC;
  signal \^gen_demux.ar_id_cnt_full\ : STD_LOGIC;
  signal \gen_demux.ar_ready\ : STD_LOGIC;
  signal \^gen_demux.ar_valid34_in\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__38\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_33\ : label is "soft_lutpair136";
begin
  \gen_demux.ar_id_cnt_full\ <= \^gen_demux.ar_id_cnt_full\;
  \gen_demux.ar_valid34_in\ <= \^gen_demux.ar_valid34_in\;
\counter_q[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__3_n_0\
    );
\counter_q[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_0\,
      O => \counter_q[1]_i_1__3_n_0\
    );
\counter_q[2]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__38_n_0\
    );
\counter_q[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_0\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__3_n_0\
    );
\counter_q[4]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__3_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[4].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__3_n_0\
    );
\counter_q[4]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__3_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__3_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__3_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__38_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__3_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__3_n_0\,
      Q => \gen_counters[4].overflow\
    );
\gen_demux.lock_ar_valid_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \gen_demux.ar_valid0\,
      I1 => \^gen_demux.ar_id_cnt_full\,
      I2 => \gen_demux.lock_ar_valid_q\,
      I3 => \gen_demux.ar_ready\,
      O => \gen_demux.lock_ar_valid_q_reg\
    );
\gen_demux.lock_ar_valid_q_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q\,
      I1 => \^gen_demux.ar_id_cnt_full\,
      I2 => \gen_demux.ar_valid0\,
      O => \^gen_demux.ar_valid34_in\
    );
\gen_demux.lock_ar_valid_q_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_9_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_3\,
      I2 => \gen_demux.lock_ar_valid_q_reg_4\,
      I3 => \gen_demux.lock_ar_valid_q_reg_5\,
      I4 => \gen_demux.lock_ar_valid_q_reg_6\,
      O => \^gen_demux.ar_id_cnt_full\
    );
\gen_demux.lock_ar_valid_q_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => occupied(0)
    );
\gen_demux.lock_ar_valid_q_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
        port map (
      I0 => \^gen_demux.ar_valid34_in\,
      I1 => \gen_demux.lock_ar_valid_q_reg_0\,
      I2 => p_9_in_3,
      I3 => p_0_in2_out_1,
      I4 => \gen_demux.lock_ar_valid_q_reg_1\,
      I5 => \gen_demux.lock_ar_valid_q_reg_2\,
      O => \gen_demux.ar_ready\
    );
\gen_demux.lock_ar_valid_q_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[4].overflow\,
      I5 => \cnt_full__15\(0),
      O => \gen_demux.lock_ar_valid_q_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_98 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    \cnt_full__15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_5\ : in STD_LOGIC;
    occupied : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_98 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_98;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_98 is
  signal \counter_q[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[5].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[0]_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__39\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_24\ : label is "soft_lutpair137";
begin
\counter_q[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__4_n_0\
    );
\counter_q[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__4_n_0\
    );
\counter_q[2]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__39_n_0\
    );
\counter_q[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__4_n_0\
    );
\counter_q[4]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__4_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[5].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__4_n_0\
    );
\counter_q[4]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__4_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__4_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__4_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__39_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__4_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__4_n_0\,
      Q => \gen_counters[5].overflow\
    );
\gen_demux.lock_ar_valid_q_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_demux.lock_ar_valid_q_i_5\,
      I5 => occupied(0),
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \gen_counters[5].overflow\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[0]\,
      I4 => \counter_q_reg_n_0_[1]\,
      O => \cnt_full__15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_delta_counter_99 is
  port (
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    occupied : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \cnt_full__15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_delta_counter_99 : entity is "delta_counter";
end BD_intcon_wrapper_bd_0_0_delta_counter_99;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_delta_counter_99 is
  signal \counter_q[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_q[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_q[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \counter_q[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_counters[6].overflow\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[1]_i_1__5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \counter_q[2]_i_1__40\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \counter_q[3]_i_1__5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_32\ : label is "soft_lutpair140";
begin
\counter_q[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      O => \counter_q[0]_i_1__5_n_0\
    );
\counter_q[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      O => \counter_q[1]_i_1__5_n_0\
    );
\counter_q[2]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \counter_q_reg_n_0_[0]\,
      I1 => \counter_q_reg_n_0_[1]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[2]_i_1__40_n_0\
    );
\counter_q[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg[1]_1\,
      I3 => \counter_q_reg_n_0_[3]\,
      I4 => \counter_q_reg_n_0_[2]\,
      O => \counter_q[3]_i_1__5_n_0\
    );
\counter_q[4]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \counter_q[4]_i_4__5_n_0\,
      I1 => \counter_q_reg_n_0_[2]\,
      I2 => \gen_counters[6].overflow\,
      I3 => \counter_q_reg_n_0_[3]\,
      O => \counter_q[4]_i_2__5_n_0\
    );
\counter_q[4]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FF008F"
    )
        port map (
      I0 => \gen_demux.slv_ar_ready\,
      I1 => \counter_q_reg[4]_0\,
      I2 => \counter_q_reg[4]_1\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \counter_q_reg_n_0_[0]\,
      I5 => \counter_q_reg_n_0_[1]\,
      O => \counter_q[4]_i_4__5_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[0]_i_1__5_n_0\,
      Q => \counter_q_reg_n_0_[0]\
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[1]_i_1__5_n_0\,
      Q => \counter_q_reg_n_0_[1]\
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[2]_i_1__40_n_0\,
      Q => \counter_q_reg_n_0_[2]\
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[3]_i_1__5_n_0\,
      Q => \counter_q_reg_n_0_[3]\
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \counter_q_reg[0]_0\(0),
      CLR => \counter_q_reg[0]_1\,
      D => \counter_q[4]_i_2__5_n_0\,
      Q => \gen_counters[6].overflow\
    );
\gen_demux.lock_ar_valid_q_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      I4 => \gen_counters[6].overflow\,
      I5 => \cnt_full__15\(0),
      O => \counter_q_reg[1]_0\
    );
\gen_demux.lock_ar_valid_q_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \counter_q_reg_n_0_[1]\,
      I1 => \counter_q_reg_n_0_[0]\,
      I2 => \counter_q_reg_n_0_[3]\,
      I3 => \counter_q_reg_n_0_[2]\,
      O => occupied(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0\ is
  port (
    r_busy_q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_resp0 : out STD_LOGIC;
    o_sb_rlast : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    d_i : in STD_LOGIC_VECTOR ( 6 downto 0 );
    o_sb_rlast_0 : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_ram_rlast : in STD_LOGIC;
    p_0_in2_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[7]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0\ : entity is "delta_counter";
end \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_d : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \counter_q[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__81_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \^err_resp0\ : STD_LOGIC;
  signal o_sb_rlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^r_busy_q_reg\ : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__4\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__81\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2__1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of o_sb_rlast_INST_0_i_2 : label is "soft_lutpair563";
begin
  Q(0) <= \^q\(0);
  err_resp0 <= \^err_resp0\;
  r_busy_q_reg <= \^r_busy_q_reg\;
\counter_q[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(0),
      I4 => \^r_busy_q_reg\,
      O => counter_d(1)
    );
\counter_q[2]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => \^q\(0),
      I2 => r_current_beat(1),
      I3 => \counter_q_reg[1]_0\,
      I4 => d_i(1),
      I5 => \^r_busy_q_reg\,
      O => counter_d(2)
    );
\counter_q[3]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => \counter_q[3]_i_2__4_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(2),
      I4 => \^r_busy_q_reg\,
      O => counter_d(3)
    );
\counter_q[3]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_current_beat(1),
      I1 => \^q\(0),
      I2 => r_current_beat(2),
      O => \counter_q[3]_i_2__4_n_0\
    );
\counter_q[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(4),
      I1 => \counter_q[4]_i_2__81_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(3),
      I4 => \^r_busy_q_reg\,
      O => counter_d(4)
    );
\counter_q[4]_i_2__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => \^q\(0),
      I2 => r_current_beat(1),
      I3 => r_current_beat(3),
      O => \counter_q[4]_i_2__81_n_0\
    );
\counter_q[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(5),
      I1 => \counter_q[5]_i_2__1_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(4),
      I4 => \^r_busy_q_reg\,
      O => counter_d(5)
    );
\counter_q[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => r_current_beat(1),
      I2 => \^q\(0),
      I3 => r_current_beat(2),
      I4 => r_current_beat(4),
      O => \counter_q[5]_i_2__1_n_0\
    );
\counter_q[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(6),
      I1 => \counter_q[7]_i_4__1_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(5),
      I4 => \^r_busy_q_reg\,
      O => counter_d(6)
    );
\counter_q[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => r_current_beat(7),
      I1 => \counter_q[7]_i_4__1_n_0\,
      I2 => r_current_beat(6),
      I3 => \counter_q_reg[1]_0\,
      I4 => d_i(6),
      I5 => \^r_busy_q_reg\,
      O => counter_d(7)
    );
\counter_q[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => r_current_beat(4),
      I1 => r_current_beat(2),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      I4 => r_current_beat(3),
      I5 => r_current_beat(5),
      O => \counter_q[7]_i_4__1_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(1),
      Q => r_current_beat(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(2),
      Q => r_current_beat(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(3),
      Q => r_current_beat(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(4),
      Q => r_current_beat(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(5),
      Q => r_current_beat(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(6),
      Q => r_current_beat(6)
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(7),
      Q => r_current_beat(7)
    );
o_sb_rlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808F8F"
    )
        port map (
      I0 => o_sb_rlast_0,
      I1 => \^err_resp0\,
      I2 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      I3 => i_ram_rlast,
      I4 => p_0_in2_out,
      O => o_sb_rlast
    );
o_sb_rlast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_current_beat(5),
      I1 => r_current_beat(4),
      I2 => r_current_beat(6),
      I3 => r_current_beat(7),
      I4 => o_sb_rlast_INST_0_i_2_n_0,
      O => \^err_resp0\
    );
o_sb_rlast_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => r_current_beat(3),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      O => o_sb_rlast_INST_0_i_2_n_0
    );
\status_cnt_q[2]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_sb_rlast_0,
      I1 => \counter_q_reg[1]_1\,
      O => \^r_busy_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_41\ is
  port (
    r_busy_q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_resp0 : out STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    d_i : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[7]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_41\ : entity is "delta_counter";
end \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_41\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_d : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \counter_q[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__48_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_4__0_n_0\ : STD_LOGIC;
  signal o_lsu_rlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^r_busy_q_reg\ : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__3\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__48\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of o_lsu_rlast_INST_0_i_2 : label is "soft_lutpair408";
begin
  Q(0) <= \^q\(0);
  r_busy_q_reg <= \^r_busy_q_reg\;
\counter_q[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(0),
      I4 => \^r_busy_q_reg\,
      O => counter_d(1)
    );
\counter_q[2]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => \^q\(0),
      I2 => r_current_beat(1),
      I3 => \counter_q_reg[1]_0\,
      I4 => d_i(1),
      I5 => \^r_busy_q_reg\,
      O => counter_d(2)
    );
\counter_q[3]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => \counter_q[3]_i_2__3_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(2),
      I4 => \^r_busy_q_reg\,
      O => counter_d(3)
    );
\counter_q[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_current_beat(1),
      I1 => \^q\(0),
      I2 => r_current_beat(2),
      O => \counter_q[3]_i_2__3_n_0\
    );
\counter_q[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(4),
      I1 => \counter_q[4]_i_2__48_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(3),
      I4 => \^r_busy_q_reg\,
      O => counter_d(4)
    );
\counter_q[4]_i_2__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => \^q\(0),
      I2 => r_current_beat(1),
      I3 => r_current_beat(3),
      O => \counter_q[4]_i_2__48_n_0\
    );
\counter_q[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(5),
      I1 => \counter_q[5]_i_2__0_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(4),
      I4 => \^r_busy_q_reg\,
      O => counter_d(5)
    );
\counter_q[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => r_current_beat(1),
      I2 => \^q\(0),
      I3 => r_current_beat(2),
      I4 => r_current_beat(4),
      O => \counter_q[5]_i_2__0_n_0\
    );
\counter_q[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(6),
      I1 => \counter_q[7]_i_4__0_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(5),
      I4 => \^r_busy_q_reg\,
      O => counter_d(6)
    );
\counter_q[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => r_current_beat(7),
      I1 => \counter_q[7]_i_4__0_n_0\,
      I2 => r_current_beat(6),
      I3 => \counter_q_reg[1]_0\,
      I4 => d_i(6),
      I5 => \^r_busy_q_reg\,
      O => counter_d(7)
    );
\counter_q[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => r_current_beat(4),
      I1 => r_current_beat(2),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      I4 => r_current_beat(3),
      I5 => r_current_beat(5),
      O => \counter_q[7]_i_4__0_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(1),
      Q => r_current_beat(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(2),
      Q => r_current_beat(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(3),
      Q => r_current_beat(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(4),
      Q => r_current_beat(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(5),
      Q => r_current_beat(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(6),
      Q => r_current_beat(6)
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(7),
      Q => r_current_beat(7)
    );
o_lsu_rlast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_current_beat(5),
      I1 => r_current_beat(4),
      I2 => r_current_beat(6),
      I3 => r_current_beat(7),
      I4 => o_lsu_rlast_INST_0_i_2_n_0,
      O => err_resp0
    );
o_lsu_rlast_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => r_current_beat(3),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      O => o_lsu_rlast_INST_0_i_2_n_0
    );
\status_cnt_q[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_q_reg[1]_1\,
      I1 => \counter_q_reg[1]_2\,
      O => \^r_busy_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_83\ is
  port (
    r_busy_q_reg : out STD_LOGIC;
    err_resp0 : out STD_LOGIC;
    r_busy_q_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_ifu_rlast : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_ram_rlast : in STD_LOGIC;
    p_0_in2_out : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    d_i : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[7]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_83\ : entity is "delta_counter";
end \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_83\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_83\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_d : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \counter_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \counter_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \^err_resp0\ : STD_LOGIC;
  signal o_ifu_rlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^r_busy_q_reg_0\ : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[3]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \counter_q[4]_i_2__15\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \counter_q[5]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of o_ifu_rlast_INST_0_i_2 : label is "soft_lutpair199";
begin
  Q(0) <= \^q\(0);
  err_resp0 <= \^err_resp0\;
  r_busy_q_reg_0 <= \^r_busy_q_reg_0\;
\counter_q[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(1),
      I1 => \^q\(0),
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(0),
      I4 => \^r_busy_q_reg_0\,
      O => counter_d(1)
    );
\counter_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => \^q\(0),
      I2 => r_current_beat(1),
      I3 => \counter_q_reg[1]_0\,
      I4 => d_i(1),
      I5 => \^r_busy_q_reg_0\,
      O => counter_d(2)
    );
\counter_q[3]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => \counter_q[3]_i_2_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(2),
      I4 => \^r_busy_q_reg_0\,
      O => counter_d(3)
    );
\counter_q[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_current_beat(1),
      I1 => \^q\(0),
      I2 => r_current_beat(2),
      O => \counter_q[3]_i_2_n_0\
    );
\counter_q[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(4),
      I1 => \counter_q[4]_i_2__15_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(3),
      I4 => \^r_busy_q_reg_0\,
      O => counter_d(4)
    );
\counter_q[4]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => \^q\(0),
      I2 => r_current_beat(1),
      I3 => r_current_beat(3),
      O => \counter_q[4]_i_2__15_n_0\
    );
\counter_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(5),
      I1 => \counter_q[5]_i_2_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(4),
      I4 => \^r_busy_q_reg_0\,
      O => counter_d(5)
    );
\counter_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_current_beat(3),
      I1 => r_current_beat(1),
      I2 => \^q\(0),
      I3 => r_current_beat(2),
      I4 => r_current_beat(4),
      O => \counter_q[5]_i_2_n_0\
    );
\counter_q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F909"
    )
        port map (
      I0 => r_current_beat(6),
      I1 => \counter_q[7]_i_4_n_0\,
      I2 => \counter_q_reg[1]_0\,
      I3 => d_i(5),
      I4 => \^r_busy_q_reg_0\,
      O => counter_d(6)
    );
\counter_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA900A9"
    )
        port map (
      I0 => r_current_beat(7),
      I1 => \counter_q[7]_i_4_n_0\,
      I2 => r_current_beat(6),
      I3 => \counter_q_reg[1]_0\,
      I4 => d_i(6),
      I5 => \^r_busy_q_reg_0\,
      O => counter_d(7)
    );
\counter_q[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => r_current_beat(4),
      I1 => r_current_beat(2),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      I4 => r_current_beat(3),
      I5 => r_current_beat(5),
      O => \counter_q[7]_i_4_n_0\
    );
\counter_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => D(0),
      Q => \^q\(0)
    );
\counter_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(1),
      Q => r_current_beat(1)
    );
\counter_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(2),
      Q => r_current_beat(2)
    );
\counter_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(3),
      Q => r_current_beat(3)
    );
\counter_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(4),
      Q => r_current_beat(4)
    );
\counter_q_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(5),
      Q => r_current_beat(5)
    );
\counter_q_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(6),
      Q => r_current_beat(6)
    );
\counter_q_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \counter_q_reg[7]_0\,
      D => counter_d(7),
      Q => r_current_beat(7)
    );
o_ifu_rlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808F8F"
    )
        port map (
      I0 => o_ifu_rlast,
      I1 => \^err_resp0\,
      I2 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      I3 => i_ram_rlast,
      I4 => p_0_in2_out,
      O => r_busy_q_reg
    );
o_ifu_rlast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_current_beat(5),
      I1 => r_current_beat(4),
      I2 => r_current_beat(6),
      I3 => r_current_beat(7),
      I4 => o_ifu_rlast_INST_0_i_2_n_0,
      O => \^err_resp0\
    );
o_ifu_rlast_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_current_beat(2),
      I1 => r_current_beat(3),
      I2 => \^q\(0),
      I3 => r_current_beat(1),
      O => o_ifu_rlast_INST_0_i_2_n_0
    );
\status_cnt_q[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_ifu_rlast,
      I1 => \counter_q_reg[1]_1\,
      O => \^r_busy_q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_fifo_v3 is
  port (
    \mem_q_reg[9]_60\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[8]_61\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[6]_63\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[5]_64\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[4]_65\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_wvalid_0 : out STD_LOGIC;
    \mem_q_reg[9][0]_0\ : out STD_LOGIC;
    \mem_q_reg[9][1]_0\ : out STD_LOGIC;
    \mem_q_reg[9][1]_1\ : out STD_LOGIC;
    \write_pointer_q_reg[3]_0\ : out STD_LOGIC;
    \write_pointer_q_reg[3]_1\ : out STD_LOGIC;
    \write_pointer_q_reg[2]_0\ : out STD_LOGIC;
    i_sb_wlast_0 : out STD_LOGIC;
    mem_q : out STD_LOGIC;
    \write_pointer_q_reg[3]_2\ : out STD_LOGIC;
    o_sb_wready : out STD_LOGIC;
    \gen_demux.w_fifo_full\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[1][0]_0\ : in STD_LOGIC;
    \mem_q_reg[9][1]_2\ : in STD_LOGIC;
    \mem_q_reg[9][0]_1\ : in STD_LOGIC;
    \mem_q_reg[8][1]_0\ : in STD_LOGIC;
    \mem_q_reg[8][0]_0\ : in STD_LOGIC;
    \mem_q_reg[6][1]_0\ : in STD_LOGIC;
    \mem_q_reg[6][0]_0\ : in STD_LOGIC;
    \mem_q_reg[5][1]_0\ : in STD_LOGIC;
    \mem_q_reg[5][0]_0\ : in STD_LOGIC;
    \mem_q_reg[4][1]_0\ : in STD_LOGIC;
    \mem_q_reg[4][0]_0\ : in STD_LOGIC;
    \gen_demux.w_fifo_pop042_out\ : in STD_LOGIC;
    \slv_resps[2][2][w_ready]\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \gen_demux.w_fifo_pop\ : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    o_sb_wready_0 : in STD_LOGIC;
    o_sb_wready_1 : in STD_LOGIC;
    \gen_demux.slv_aw_chan_select[aw_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_fifo_v3 : entity is "fifo_v3";
end BD_intcon_wrapper_bd_0_0_fifo_v3;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_fifo_v3 is
  signal \gen_demux.w_select\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^i_sb_wlast_0\ : STD_LOGIC;
  signal \^i_sb_wvalid_0\ : STD_LOGIC;
  signal \mem_q[0][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_q[0][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[7][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[7][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_69\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1]_68\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2]_67\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[3]_66\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[4]_65\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[5]_64\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[6]_63\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[7]_62\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[8]_61\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[9][0]_0\ : STD_LOGIC;
  signal \^mem_q_reg[9][1]_0\ : STD_LOGIC;
  signal \^mem_q_reg[9][1]_1\ : STD_LOGIC;
  signal \^mem_q_reg[9]_60\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal o_sb_wready_INST_0_i_10_n_0 : STD_LOGIC;
  signal o_sb_wready_INST_0_i_11_n_0 : STD_LOGIC;
  signal o_sb_wready_INST_0_i_12_n_0 : STD_LOGIC;
  signal o_sb_wready_INST_0_i_8_n_0 : STD_LOGIC;
  signal o_sb_wready_INST_0_i_9_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal read_pointer_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_pointer_q0 : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[3]_i_2__0_n_0\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[4]_i_2__0_n_0\ : STD_LOGIC;
  signal status_cnt_q_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[3]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_pointer_q0 : STD_LOGIC;
  signal \write_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q[3]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_13\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \mem_q[4][1]_i_2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \mem_q[5][1]_i_2__0\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \mem_q[6][1]_i_2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \mem_q[7][1]_i_3\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \mem_q[8][1]_i_2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \mem_q[9][1]_i_2__0\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of o_ram_wvalid_INST_0_i_2 : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of o_sb_wready_INST_0_i_4 : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of o_sb_wready_INST_0_i_9 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1__0\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \read_pointer_q[2]_i_1__0\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \read_pointer_q[3]_i_2__0\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \read_pointer_q[3]_i_4__0\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1__0\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__0\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \write_pointer_q[2]_i_1__0\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \write_pointer_q[3]_i_2__0\ : label is "soft_lutpair553";
begin
  i_sb_wlast_0 <= \^i_sb_wlast_0\;
  i_sb_wvalid_0 <= \^i_sb_wvalid_0\;
  \mem_q_reg[4]_65\(1 downto 0) <= \^mem_q_reg[4]_65\(1 downto 0);
  \mem_q_reg[5]_64\(1 downto 0) <= \^mem_q_reg[5]_64\(1 downto 0);
  \mem_q_reg[6]_63\(1 downto 0) <= \^mem_q_reg[6]_63\(1 downto 0);
  \mem_q_reg[8]_61\(1 downto 0) <= \^mem_q_reg[8]_61\(1 downto 0);
  \mem_q_reg[9][0]_0\ <= \^mem_q_reg[9][0]_0\;
  \mem_q_reg[9][1]_0\ <= \^mem_q_reg[9][1]_0\;
  \mem_q_reg[9][1]_1\ <= \^mem_q_reg[9][1]_1\;
  \mem_q_reg[9]_60\(1 downto 0) <= \^mem_q_reg[9]_60\(1 downto 0);
\gen_spill_reg.b_full_q_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => status_cnt_q_reg(4),
      I1 => \status_cnt_q_reg_n_0_[2]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[3]\,
      O => \gen_demux.w_fifo_full\
    );
\mem_q[0][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(0),
      I1 => \mem_q[2][1]_i_2_n_0\,
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[0]_69\(0),
      O => \mem_q[0][0]_i_1__2_n_0\
    );
\mem_q[0][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(1),
      I1 => \mem_q[2][1]_i_2_n_0\,
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[0]_69\(1),
      O => \mem_q[0][1]_i_1__2_n_0\
    );
\mem_q[1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(0),
      I1 => \mem_q[2][1]_i_2_n_0\,
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[1]_68\(0),
      O => \mem_q[1][0]_i_1__0_n_0\
    );
\mem_q[1][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(1),
      I1 => \mem_q[2][1]_i_2_n_0\,
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[1]_68\(1),
      O => \mem_q[1][1]_i_1__0_n_0\
    );
\mem_q[2][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(0),
      I1 => \mem_q[2][1]_i_2_n_0\,
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[2]_67\(0),
      O => \mem_q[2][0]_i_1__0_n_0\
    );
\mem_q[2][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(1),
      I1 => \mem_q[2][1]_i_2_n_0\,
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[2]_67\(1),
      O => \mem_q[2][1]_i_1__0_n_0\
    );
\mem_q[2][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(3),
      I1 => write_pointer_q(2),
      O => \mem_q[2][1]_i_2_n_0\
    );
\mem_q[3][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(3),
      I3 => \mem_q[7][1]_i_3_n_0\,
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[3]_66\(0),
      O => \mem_q[3][0]_i_1__0_n_0\
    );
\mem_q[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(1),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(3),
      I3 => \mem_q[7][1]_i_3_n_0\,
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[3]_66\(1),
      O => \mem_q[3][1]_i_1__0_n_0\
    );
\mem_q[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => write_pointer_q(3),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      O => \write_pointer_q_reg[3]_0\
    );
\mem_q[5][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => write_pointer_q(3),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      O => \write_pointer_q_reg[3]_2\
    );
\mem_q[6][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => write_pointer_q(3),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      O => \write_pointer_q_reg[3]_1\
    );
\mem_q[7][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(0),
      I1 => write_pointer_q(3),
      I2 => write_pointer_q(2),
      I3 => \mem_q[7][1]_i_3_n_0\,
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[7]_62\(0),
      O => \mem_q[7][0]_i_1__0_n_0\
    );
\mem_q[7][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \gen_demux.slv_aw_chan_select[aw_select]\(1),
      I1 => write_pointer_q(3),
      I2 => write_pointer_q(2),
      I3 => \mem_q[7][1]_i_3_n_0\,
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[7]_62\(1),
      O => \mem_q[7][1]_i_1__0_n_0\
    );
\mem_q[7][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(1),
      O => \mem_q[7][1]_i_3_n_0\
    );
\mem_q[8][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => write_pointer_q(2),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(3),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      O => \write_pointer_q_reg[2]_0\
    );
\mem_q[9][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => write_pointer_q(2),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(3),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q0,
      O => mem_q
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[0][0]_i_1__2_n_0\,
      Q => \mem_q_reg[0]_69\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[0][1]_i_1__2_n_0\,
      Q => \mem_q_reg[0]_69\(1)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[1][0]_i_1__0_n_0\,
      Q => \mem_q_reg[1]_68\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[1][1]_i_1__0_n_0\,
      Q => \mem_q_reg[1]_68\(1)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[2][0]_i_1__0_n_0\,
      Q => \mem_q_reg[2]_67\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[2][1]_i_1__0_n_0\,
      Q => \mem_q_reg[2]_67\(1)
    );
\mem_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[3][0]_i_1__0_n_0\,
      Q => \mem_q_reg[3]_66\(0)
    );
\mem_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[3][1]_i_1__0_n_0\,
      Q => \mem_q_reg[3]_66\(1)
    );
\mem_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[4][0]_0\,
      Q => \^mem_q_reg[4]_65\(0)
    );
\mem_q_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[4][1]_0\,
      Q => \^mem_q_reg[4]_65\(1)
    );
\mem_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[5][0]_0\,
      Q => \^mem_q_reg[5]_64\(0)
    );
\mem_q_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[5][1]_0\,
      Q => \^mem_q_reg[5]_64\(1)
    );
\mem_q_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[6][0]_0\,
      Q => \^mem_q_reg[6]_63\(0)
    );
\mem_q_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[6][1]_0\,
      Q => \^mem_q_reg[6]_63\(1)
    );
\mem_q_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[7][0]_i_1__0_n_0\,
      Q => \mem_q_reg[7]_62\(0)
    );
\mem_q_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q[7][1]_i_1__0_n_0\,
      Q => \mem_q_reg[7]_62\(1)
    );
\mem_q_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[8][0]_0\,
      Q => \^mem_q_reg[8]_61\(0)
    );
\mem_q_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[8][1]_0\,
      Q => \^mem_q_reg[8]_61\(1)
    );
\mem_q_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[9][0]_1\,
      Q => \^mem_q_reg[9]_60\(0)
    );
\mem_q_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[9][1]_2\,
      Q => \^mem_q_reg[9]_60\(1)
    );
o_ram_wvalid_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_demux.w_select\(1),
      I1 => \gen_demux.w_select\(0),
      I2 => p_0_in,
      O => \^mem_q_reg[9][1]_0\
    );
o_sb_wready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F0023002C0020"
    )
        port map (
      I0 => \slv_resps[2][2][w_ready]\,
      I1 => \gen_demux.w_select\(0),
      I2 => \gen_demux.w_select\(1),
      I3 => p_0_in,
      I4 => o_sb_wready_0,
      I5 => o_sb_wready_1,
      O => o_sb_wready
    );
o_sb_wready_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_66\(0),
      I1 => \mem_q_reg[2]_67\(0),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_68\(0),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_69\(0),
      O => o_sb_wready_INST_0_i_10_n_0
    );
o_sb_wready_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[7]_62\(1),
      I1 => \^mem_q_reg[6]_63\(1),
      I2 => read_pointer_q(1),
      I3 => \^mem_q_reg[5]_64\(1),
      I4 => read_pointer_q(0),
      I5 => \^mem_q_reg[4]_65\(1),
      O => o_sb_wready_INST_0_i_11_n_0
    );
o_sb_wready_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_66\(1),
      I1 => \mem_q_reg[2]_67\(1),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_68\(1),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_69\(1),
      O => o_sb_wready_INST_0_i_12_n_0
    );
o_sb_wready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^mem_q_reg[9]_60\(0),
      I1 => \^mem_q_reg[8]_61\(0),
      I2 => read_pointer_q(3),
      I3 => o_sb_wready_INST_0_i_8_n_0,
      I4 => o_sb_wready_INST_0_i_9_n_0,
      I5 => o_sb_wready_INST_0_i_10_n_0,
      O => \gen_demux.w_select\(0)
    );
o_sb_wready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^mem_q_reg[9]_60\(1),
      I1 => \^mem_q_reg[8]_61\(1),
      I2 => read_pointer_q(3),
      I3 => o_sb_wready_INST_0_i_11_n_0,
      I4 => o_sb_wready_INST_0_i_9_n_0,
      I5 => o_sb_wready_INST_0_i_12_n_0,
      O => \gen_demux.w_select\(1)
    );
o_sb_wready_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[3]\,
      I1 => status_cnt_q_reg(4),
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      O => p_0_in
    );
o_sb_wready_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[7]_62\(0),
      I1 => \^mem_q_reg[6]_63\(0),
      I2 => read_pointer_q(1),
      I3 => \^mem_q_reg[5]_64\(0),
      I4 => read_pointer_q(0),
      I5 => \^mem_q_reg[4]_65\(0),
      O => o_sb_wready_INST_0_i_8_n_0
    );
o_sb_wready_INST_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(3),
      I2 => read_pointer_q(2),
      O => o_sb_wready_INST_0_i_9_n_0
    );
\read_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_pointer_q(0),
      O => \read_pointer_q[0]_i_1__0_n_0\
    );
\read_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C3C"
    )
        port map (
      I0 => read_pointer_q(2),
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(3),
      O => \read_pointer_q[1]_i_1__0_n_0\
    );
\read_pointer_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => read_pointer_q(2),
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      O => \read_pointer_q[2]_i_1__0_n_0\
    );
\read_pointer_q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => \^i_sb_wvalid_0\,
      I1 => \^mem_q_reg[9][0]_0\,
      I2 => i_sb_wlast,
      I3 => i_sb_wvalid,
      I4 => \slv_resps[2][2][w_ready]\,
      I5 => p_0_in,
      O => read_pointer_q0
    );
\read_pointer_q[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F80"
    )
        port map (
      I0 => read_pointer_q(2),
      I1 => read_pointer_q(1),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(3),
      O => \read_pointer_q[3]_i_2__0_n_0\
    );
\read_pointer_q[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000800080008000"
    )
        port map (
      I0 => o_sb_wready_0,
      I1 => \^mem_q_reg[9][1]_0\,
      I2 => i_sb_wvalid,
      I3 => i_sb_wlast,
      I4 => \^mem_q_reg[9][1]_1\,
      I5 => o_sb_wready_1,
      O => \^i_sb_wvalid_0\
    );
\read_pointer_q[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_demux.w_select\(0),
      I1 => \gen_demux.w_select\(1),
      I2 => p_0_in,
      O => \^mem_q_reg[9][0]_0\
    );
\read_pointer_q[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \gen_demux.w_select\(1),
      I1 => \gen_demux.w_select\(0),
      I2 => p_0_in,
      O => \^mem_q_reg[9][1]_1\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \read_pointer_q[0]_i_1__0_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \read_pointer_q[1]_i_1__0_n_0\,
      Q => read_pointer_q(1)
    );
\read_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \read_pointer_q[2]_i_1__0_n_0\,
      Q => read_pointer_q(2)
    );
\read_pointer_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => read_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \read_pointer_q[3]_i_2__0_n_0\,
      Q => read_pointer_q(3)
    );
\status_cnt_q[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1__0_n_0\
    );
\status_cnt_q[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A959AAAA56A6"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \^i_sb_wvalid_0\,
      I2 => \^mem_q_reg[9][0]_0\,
      I3 => \gen_demux.w_fifo_pop042_out\,
      I4 => p_0_in,
      I5 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[1]_i_1__2_n_0\
    );
\status_cnt_q[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB4444DDDD2220"
    )
        port map (
      I0 => \gen_demux.w_fifo_pop\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => status_cnt_q_reg(4),
      I3 => \status_cnt_q_reg_n_0_[3]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      I5 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[2]_i_1__0_n_0\
    );
\status_cnt_q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FF0C00FFCF0020"
    )
        port map (
      I0 => status_cnt_q_reg(4),
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => \gen_demux.w_fifo_pop\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[3]\,
      I5 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q[3]_i_1__0_n_0\
    );
\status_cnt_q[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA56A6A6A6"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => \^i_sb_wvalid_0\,
      I2 => \^mem_q_reg[9][0]_0\,
      I3 => \^i_sb_wlast_0\,
      I4 => \slv_resps[2][2][w_ready]\,
      I5 => p_0_in,
      O => status_cnt_n
    );
\status_cnt_q[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFFB0000"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[1]\,
      I1 => \gen_demux.w_fifo_pop\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[2]\,
      I4 => status_cnt_q_reg(4),
      I5 => \status_cnt_q_reg_n_0_[3]\,
      O => \status_cnt_q[4]_i_2__0_n_0\
    );
\status_cnt_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_sb_wlast,
      I1 => i_sb_wvalid,
      O => \^i_sb_wlast_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][0]_0\,
      D => \status_cnt_q[0]_i_1__0_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][0]_0\,
      D => \status_cnt_q[1]_i_1__2_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][0]_0\,
      D => \status_cnt_q[2]_i_1__0_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
\status_cnt_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][0]_0\,
      D => \status_cnt_q[3]_i_1__0_n_0\,
      Q => \status_cnt_q_reg_n_0_[3]\
    );
\status_cnt_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[1][0]_0\,
      D => \status_cnt_q[4]_i_2__0_n_0\,
      Q => status_cnt_q_reg(4)
    );
\write_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      O => \write_pointer_q[0]_i_1__0_n_0\
    );
\write_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"23CC"
    )
        port map (
      I0 => write_pointer_q(2),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(3),
      I3 => write_pointer_q(0),
      O => \write_pointer_q[1]_i_1__0_n_0\
    );
\write_pointer_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => write_pointer_q(2),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      O => \write_pointer_q[2]_i_1__0_n_0\
    );
\write_pointer_q[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \write_pointer_q_reg[0]_0\,
      I1 => \status_cnt_q_reg_n_0_[3]\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      I5 => status_cnt_q_reg(4),
      O => write_pointer_q0
    );
\write_pointer_q[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"68F0"
    )
        port map (
      I0 => write_pointer_q(2),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(3),
      I3 => write_pointer_q(0),
      O => \write_pointer_q[3]_i_2__0_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \write_pointer_q[0]_i_1__0_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \write_pointer_q[1]_i_1__0_n_0\,
      Q => write_pointer_q(1)
    );
\write_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \write_pointer_q[2]_i_1__0_n_0\,
      Q => write_pointer_q(2)
    );
\write_pointer_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => write_pointer_q0,
      CLR => \mem_q_reg[1][0]_0\,
      D => \write_pointer_q[3]_i_2__0_n_0\,
      Q => write_pointer_q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_fifo_v3_48 is
  port (
    \mem_q_reg[9]_32\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[7]_34\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[5]_36\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_wlast_0 : out STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \write_pointer_q_reg[1]_0\ : out STD_LOGIC;
    mem_q : out STD_LOGIC;
    read_pointer_q0 : out STD_LOGIC;
    o_lsu_wready : out STD_LOGIC;
    \mem_q_reg[9][0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : out STD_LOGIC;
    \mem_q_reg[9][0]_1\ : out STD_LOGIC;
    status_cnt_n : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    \mem_q_reg[9][1]_0\ : in STD_LOGIC;
    \mem_q_reg[9][0]_2\ : in STD_LOGIC;
    \mem_q_reg[7][1]_0\ : in STD_LOGIC;
    \mem_q_reg[7][0]_0\ : in STD_LOGIC;
    \mem_q_reg[5][1]_0\ : in STD_LOGIC;
    \mem_q_reg[5][0]_0\ : in STD_LOGIC;
    \mem_q_reg[0][0]_0\ : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    \slv_resps[1][2][w_ready]\ : in STD_LOGIC;
    \read_pointer_q_reg[3]_0\ : in STD_LOGIC;
    o_lsu_wready_0 : in STD_LOGIC;
    o_lsu_wready_1 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[0][1]_0\ : in STD_LOGIC;
    \mem_q_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_fifo_v3_48 : entity is "fifo_v3";
end BD_intcon_wrapper_bd_0_0_fifo_v3_48;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_fifo_v3_48 is
  signal \mem_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_q[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[8][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_41\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1]_40\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2]_39\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[3]_38\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[4]_37\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[5]_36\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[6]_35\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[7]_34\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[8]_33\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_q_reg[9][0]_0\ : STD_LOGIC;
  signal \^mem_q_reg[9]_32\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal o_lsu_wready_INST_0_i_10_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_11_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_12_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_4_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_5_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_8_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_9_n_0 : STD_LOGIC;
  signal read_pointer_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^read_pointer_q0\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \read_pointer_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[4]_i_2_n_0\ : STD_LOGIC;
  signal status_cnt_q_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^status_cnt_q_reg[2]_1\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[3]\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_q[3][1]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \mem_q[5][1]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \mem_q[7][1]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \mem_q[8][1]_i_2__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \mem_q[9][1]_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of o_lsu_wready_INST_0_i_4 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of o_lsu_wready_INST_0_i_9 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \o_wb_adr[2]_i_7\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \read_pointer_q[2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \read_pointer_q[3]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \read_pointer_q[3]_i_3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \status_cnt_q[3]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \write_pointer_q[2]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \write_pointer_q[3]_i_2\ : label is "soft_lutpair398";
begin
  \mem_q_reg[5]_36\(1 downto 0) <= \^mem_q_reg[5]_36\(1 downto 0);
  \mem_q_reg[7]_34\(1 downto 0) <= \^mem_q_reg[7]_34\(1 downto 0);
  \mem_q_reg[9][0]_0\ <= \^mem_q_reg[9][0]_0\;
  \mem_q_reg[9]_32\(1 downto 0) <= \^mem_q_reg[9]_32\(1 downto 0);
  read_pointer_q0 <= \^read_pointer_q0\;
  \status_cnt_q_reg[2]_1\ <= \^status_cnt_q_reg[2]_1\;
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => status_cnt_q_reg(4),
      I3 => \status_cnt_q_reg_n_0_[3]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\,
      O => \status_cnt_q_reg[0]_0\
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \mem_q_reg[0][0]_1\,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(2),
      I3 => \mem_q[8][1]_i_2__0_n_0\,
      I4 => write_pointer_q(3),
      I5 => \mem_q_reg[0]_41\(0),
      O => \mem_q[0][0]_i_1_n_0\
    );
\mem_q[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \mem_q_reg[0][1]_0\,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(2),
      I3 => \mem_q[8][1]_i_2__0_n_0\,
      I4 => write_pointer_q(3),
      I5 => \mem_q_reg[0]_41\(1),
      O => \mem_q[0][1]_i_1_n_0\
    );
\mem_q[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \mem_q_reg[0][0]_1\,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => \mem_q[3][1]_i_2_n_0\,
      I4 => \mem_q_reg[1]_40\(0),
      O => \mem_q[1][0]_i_1_n_0\
    );
\mem_q[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \mem_q_reg[0][1]_0\,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => \mem_q[3][1]_i_2_n_0\,
      I4 => \mem_q_reg[1]_40\(1),
      O => \mem_q[1][1]_i_1_n_0\
    );
\mem_q[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \mem_q_reg[0][0]_1\,
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => \mem_q[3][1]_i_2_n_0\,
      I4 => \mem_q_reg[2]_39\(0),
      O => \mem_q[2][0]_i_1_n_0\
    );
\mem_q[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \mem_q_reg[0][1]_0\,
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => \mem_q[3][1]_i_2_n_0\,
      I4 => \mem_q_reg[2]_39\(1),
      O => \mem_q[2][1]_i_1_n_0\
    );
\mem_q[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \mem_q_reg[0][0]_1\,
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => \mem_q[3][1]_i_2_n_0\,
      I4 => \mem_q_reg[3]_38\(0),
      O => \mem_q[3][0]_i_1_n_0\
    );
\mem_q[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \mem_q_reg[0][1]_0\,
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => \mem_q[3][1]_i_2_n_0\,
      I4 => \mem_q_reg[3]_38\(1),
      O => \mem_q[3][1]_i_1_n_0\
    );
\mem_q[3][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\,
      I1 => write_pointer_q(3),
      I2 => write_pointer_q(2),
      O => \mem_q[3][1]_i_2_n_0\
    );
\mem_q[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_1\,
      I1 => \mem_q[8][1]_i_2__0_n_0\,
      I2 => write_pointer_q(3),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q(2),
      I5 => \mem_q_reg[4]_37\(0),
      O => \mem_q[4][0]_i_1_n_0\
    );
\mem_q[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \mem_q_reg[0][1]_0\,
      I1 => \mem_q[8][1]_i_2__0_n_0\,
      I2 => write_pointer_q(3),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q(2),
      I5 => \mem_q_reg[4]_37\(1),
      O => \mem_q[4][1]_i_1_n_0\
    );
\mem_q[5][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\,
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q(3),
      O => \write_pointer_q_reg[0]_0\
    );
\mem_q[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_1\,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(2),
      I3 => \mem_q[8][1]_i_2__0_n_0\,
      I4 => write_pointer_q(3),
      I5 => \mem_q_reg[6]_35\(0),
      O => \mem_q[6][0]_i_1_n_0\
    );
\mem_q[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \mem_q_reg[0][1]_0\,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(2),
      I3 => \mem_q[8][1]_i_2__0_n_0\,
      I4 => write_pointer_q(3),
      I5 => \mem_q_reg[6]_35\(1),
      O => \mem_q[6][1]_i_1_n_0\
    );
\mem_q[7][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\,
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(0),
      I4 => write_pointer_q(3),
      O => \write_pointer_q_reg[1]_0\
    );
\mem_q[8][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_1\,
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(3),
      I4 => \mem_q[8][1]_i_2__0_n_0\,
      I5 => \mem_q_reg[8]_33\(0),
      O => \mem_q[8][0]_i_1_n_0\
    );
\mem_q[8][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \mem_q_reg[0][1]_0\,
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(3),
      I4 => \mem_q[8][1]_i_2__0_n_0\,
      I5 => \mem_q_reg[8]_33\(1),
      O => \mem_q[8][1]_i_1_n_0\
    );
\mem_q[8][1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => \mem_q_reg[0][0]_0\,
      O => \mem_q[8][1]_i_2__0_n_0\
    );
\mem_q[9][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\,
      I1 => write_pointer_q(3),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q(0),
      O => mem_q
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[0][0]_i_1_n_0\,
      Q => \mem_q_reg[0]_41\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[0][1]_i_1_n_0\,
      Q => \mem_q_reg[0]_41\(1)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[1][0]_i_1_n_0\,
      Q => \mem_q_reg[1]_40\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[1][1]_i_1_n_0\,
      Q => \mem_q_reg[1]_40\(1)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[2][0]_i_1_n_0\,
      Q => \mem_q_reg[2]_39\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[2][1]_i_1_n_0\,
      Q => \mem_q_reg[2]_39\(1)
    );
\mem_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[3][0]_i_1_n_0\,
      Q => \mem_q_reg[3]_38\(0)
    );
\mem_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[3][1]_i_1_n_0\,
      Q => \mem_q_reg[3]_38\(1)
    );
\mem_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[4][0]_i_1_n_0\,
      Q => \mem_q_reg[4]_37\(0)
    );
\mem_q_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[4][1]_i_1_n_0\,
      Q => \mem_q_reg[4]_37\(1)
    );
\mem_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q_reg[5][0]_0\,
      Q => \^mem_q_reg[5]_36\(0)
    );
\mem_q_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q_reg[5][1]_0\,
      Q => \^mem_q_reg[5]_36\(1)
    );
\mem_q_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[6][0]_i_1_n_0\,
      Q => \mem_q_reg[6]_35\(0)
    );
\mem_q_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[6][1]_i_1_n_0\,
      Q => \mem_q_reg[6]_35\(1)
    );
\mem_q_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q_reg[7][0]_0\,
      Q => \^mem_q_reg[7]_34\(0)
    );
\mem_q_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q_reg[7][1]_0\,
      Q => \^mem_q_reg[7]_34\(1)
    );
\mem_q_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[8][0]_i_1_n_0\,
      Q => \mem_q_reg[8]_33\(0)
    );
\mem_q_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[8][1]_i_1_n_0\,
      Q => \mem_q_reg[8]_33\(1)
    );
\mem_q_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q_reg[9][0]_2\,
      Q => \^mem_q_reg[9]_32\(0)
    );
\mem_q_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q_reg[9][1]_0\,
      Q => \^mem_q_reg[9]_32\(1)
    );
o_lsu_wready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CA000000CA"
    )
        port map (
      I0 => o_lsu_wready_0,
      I1 => o_lsu_wready_1,
      I2 => \^mem_q_reg[9][0]_0\,
      I3 => o_lsu_wready_INST_0_i_4_n_0,
      I4 => o_lsu_wready_INST_0_i_5_n_0,
      I5 => \slv_resps[1][2][w_ready]\,
      O => o_lsu_wready
    );
o_lsu_wready_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \mem_q_reg[1]_40\(0),
      I1 => \mem_q_reg[0]_41\(0),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[3]_38\(0),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[2]_39\(0),
      O => o_lsu_wready_INST_0_i_10_n_0
    );
o_lsu_wready_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^mem_q_reg[7]_34\(1),
      I1 => \mem_q_reg[6]_35\(1),
      I2 => read_pointer_q(1),
      I3 => \^mem_q_reg[5]_36\(1),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[4]_37\(1),
      O => o_lsu_wready_INST_0_i_11_n_0
    );
o_lsu_wready_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_38\(1),
      I1 => \mem_q_reg[2]_39\(1),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_40\(1),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_41\(1),
      O => o_lsu_wready_INST_0_i_12_n_0
    );
o_lsu_wready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \^mem_q_reg[9]_32\(0),
      I1 => \mem_q_reg[8]_33\(0),
      I2 => read_pointer_q(3),
      I3 => o_lsu_wready_INST_0_i_8_n_0,
      I4 => o_lsu_wready_INST_0_i_9_n_0,
      I5 => o_lsu_wready_INST_0_i_10_n_0,
      O => \^mem_q_reg[9][0]_0\
    );
o_lsu_wready_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[3]\,
      I3 => status_cnt_q_reg(4),
      I4 => \status_cnt_q_reg_n_0_[2]\,
      O => o_lsu_wready_INST_0_i_4_n_0
    );
o_lsu_wready_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^mem_q_reg[9]_32\(1),
      I1 => \mem_q_reg[8]_33\(1),
      I2 => read_pointer_q(3),
      I3 => o_lsu_wready_INST_0_i_11_n_0,
      I4 => o_lsu_wready_INST_0_i_9_n_0,
      I5 => o_lsu_wready_INST_0_i_12_n_0,
      O => o_lsu_wready_INST_0_i_5_n_0
    );
o_lsu_wready_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \^mem_q_reg[5]_36\(0),
      I1 => \mem_q_reg[4]_37\(0),
      I2 => read_pointer_q(1),
      I3 => \^mem_q_reg[7]_34\(0),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[6]_35\(0),
      O => o_lsu_wready_INST_0_i_8_n_0
    );
o_lsu_wready_INST_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(3),
      I2 => read_pointer_q(2),
      O => o_lsu_wready_INST_0_i_9_n_0
    );
o_ram_wvalid_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_q_reg[9][0]_0\,
      I1 => \^status_cnt_q_reg[2]_1\,
      O => \mem_q_reg[9][0]_1\
    );
o_ram_wvalid_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => status_cnt_q_reg(4),
      I2 => \status_cnt_q_reg_n_0_[3]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      I4 => \status_cnt_q_reg_n_0_[0]\,
      I5 => o_lsu_wready_INST_0_i_5_n_0,
      O => \^status_cnt_q_reg[2]_1\
    );
\o_wb_adr[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_1\,
      I1 => \^mem_q_reg[9][0]_0\,
      O => \status_cnt_q_reg[2]_0\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_pointer_q(0),
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => read_pointer_q(2),
      I1 => read_pointer_q(3),
      I2 => read_pointer_q(0),
      I3 => read_pointer_q(1),
      O => \read_pointer_q[1]_i_1_n_0\
    );
\read_pointer_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => read_pointer_q(1),
      I1 => read_pointer_q(0),
      I2 => read_pointer_q(2),
      O => \read_pointer_q[2]_i_1_n_0\
    );
\read_pointer_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2000000"
    )
        port map (
      I0 => \slv_resps[1][2][w_ready]\,
      I1 => \read_pointer_q[3]_i_3_n_0\,
      I2 => \read_pointer_q_reg[3]_0\,
      I3 => i_lsu_wvalid,
      I4 => i_lsu_wlast,
      I5 => o_lsu_wready_INST_0_i_4_n_0,
      O => \^read_pointer_q0\
    );
\read_pointer_q[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7B80"
    )
        port map (
      I0 => read_pointer_q(2),
      I1 => read_pointer_q(0),
      I2 => read_pointer_q(1),
      I3 => read_pointer_q(3),
      O => \read_pointer_q[3]_i_2_n_0\
    );
\read_pointer_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^mem_q_reg[9][0]_0\,
      I1 => o_lsu_wready_INST_0_i_4_n_0,
      I2 => o_lsu_wready_INST_0_i_5_n_0,
      O => \read_pointer_q[3]_i_3_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \^read_pointer_q0\,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \^read_pointer_q0\,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \read_pointer_q[1]_i_1_n_0\,
      Q => read_pointer_q(1)
    );
\read_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \^read_pointer_q0\,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \read_pointer_q[2]_i_1_n_0\,
      Q => read_pointer_q(2)
    );
\read_pointer_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \^read_pointer_q0\,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \read_pointer_q[3]_i_2_n_0\,
      Q => read_pointer_q(3)
    );
\status_cnt_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1_n_0\
    );
\status_cnt_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \^read_pointer_q0\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[1]_i_1_n_0\
    );
\status_cnt_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \^read_pointer_q0\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[2]_i_1_n_0\
    );
\status_cnt_q[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => i_lsu_wlast,
      I1 => \read_pointer_q[3]_i_3_n_0\,
      I2 => i_lsu_wvalid,
      O => i_lsu_wlast_0
    );
\status_cnt_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20FB04"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[1]\,
      I1 => \^read_pointer_q0\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[3]\,
      I4 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q[3]_i_1_n_0\
    );
\status_cnt_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAA9A"
    )
        port map (
      I0 => status_cnt_q_reg(4),
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \^read_pointer_q0\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      I4 => \status_cnt_q_reg_n_0_[3]\,
      I5 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q[4]_i_2_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[0]_i_1_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[1]_i_1_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[2]_i_1_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
\status_cnt_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[3]_i_1_n_0\,
      Q => \status_cnt_q_reg_n_0_[3]\
    );
\status_cnt_q_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[4]_i_2_n_0\,
      Q => status_cnt_q_reg(4)
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_pointer_q(0),
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"585A"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(3),
      O => \write_pointer_q[1]_i_1_n_0\
    );
\write_pointer_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => write_pointer_q(2),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      O => \write_pointer_q[2]_i_1_n_0\
    );
\write_pointer_q[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F80"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(3),
      O => \write_pointer_q[3]_i_2_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \status_cnt_q_reg[0]_1\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \status_cnt_q_reg[0]_1\,
      D => \write_pointer_q[1]_i_1_n_0\,
      Q => write_pointer_q(1)
    );
\write_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \status_cnt_q_reg[0]_1\,
      D => \write_pointer_q[2]_i_1_n_0\,
      Q => write_pointer_q(2)
    );
\write_pointer_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \status_cnt_q_reg[0]_1\,
      D => \write_pointer_q[3]_i_2_n_0\,
      Q => write_pointer_q(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0\ is
  port (
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \read_pointer_n10_out__0\ : out STD_LOGIC;
    w_fifo_empty : out STD_LOGIC;
    w_fifo_full : out STD_LOGIC;
    \mem_q_reg[2][0]_0\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    w_fifo_pop : in STD_LOGIC;
    w_fifo_push : in STD_LOGIC;
    \slv_reqs[2][2][aw][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0\ is
  signal \mem_q[0][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_q[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_q[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[1]_13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[2]_14\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[3]_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^read_pointer_n10_out__0\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]_0\ : STD_LOGIC;
  signal \write_pointer_n0__0\ : STD_LOGIC;
  signal \write_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_7\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of o_sb_wready_INST_0_i_7 : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1__0\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__0\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__0\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1__0\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_3\ : label is "soft_lutpair571";
begin
  \read_pointer_n10_out__0\ <= \^read_pointer_n10_out__0\;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[1]_0\ <= \^status_cnt_q_reg[1]_0\;
  \status_cnt_q_reg[2]_0\ <= \^status_cnt_q_reg[2]_0\;
\gen_spill_reg.b_full_q_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \^status_cnt_q_reg[1]_0\,
      O => w_fifo_full
    );
\mem_q[0][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \slv_reqs[2][2][aw][id]\(0),
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      I3 => \write_pointer_n0__0\,
      I4 => \mem_q_reg[0]_12\(0),
      O => \mem_q[0][0]_i_1__4_n_0\
    );
\mem_q[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \mem_q_reg[2]_14\(0),
      I1 => \mem_q_reg[3]_15\(0),
      I2 => \read_pointer_q_reg_n_0_[1]\,
      I3 => \mem_q_reg[0]_12\(0),
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1]_13\(0),
      O => \mem_q_reg[2][0]_0\
    );
\mem_q[1][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \slv_reqs[2][2][aw][id]\(0),
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      I3 => \write_pointer_n0__0\,
      I4 => \mem_q_reg[1]_13\(0),
      O => \mem_q[1][0]_i_1__2_n_0\
    );
\mem_q[2][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \slv_reqs[2][2][aw][id]\(0),
      I1 => \write_pointer_q_reg_n_0_[0]\,
      I2 => \write_pointer_q_reg_n_0_[1]\,
      I3 => \write_pointer_n0__0\,
      I4 => \mem_q_reg[2]_14\(0),
      O => \mem_q[2][0]_i_1__1_n_0\
    );
\mem_q[3][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \slv_reqs[2][2][aw][id]\(0),
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      I3 => \write_pointer_n0__0\,
      I4 => \mem_q_reg[3]_15\(0),
      O => \mem_q[3][0]_i_1__1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \mem_q[0][0]_i_1__4_n_0\,
      Q => \mem_q_reg[0]_12\(0)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \mem_q[1][0]_i_1__2_n_0\,
      Q => \mem_q_reg[1]_13\(0)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \mem_q[2][0]_i_1__1_n_0\,
      Q => \mem_q_reg[2]_14\(0)
    );
\mem_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \mem_q[3][0]_i_1__1_n_0\,
      Q => \mem_q_reg[3]_15\(0)
    );
o_sb_wready_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_0\,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => w_fifo_push,
      O => w_fifo_empty
    );
\read_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => w_fifo_pop,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \^status_cnt_q_reg[1]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1__0_n_0\
    );
\read_pointer_q[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F1FFFFFF0E00000"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \read_pointer_q_reg_n_0_[0]\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => w_fifo_pop,
      I5 => \read_pointer_q_reg_n_0_[1]\,
      O => \read_pointer_q[1]_i_1__3_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \read_pointer_q[0]_i_1__0_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \read_pointer_q[1]_i_1__3_n_0\,
      Q => \read_pointer_q_reg_n_0_[1]\
    );
\status_cnt_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A95A58"
    )
        port map (
      I0 => w_fifo_pop,
      I1 => \^status_cnt_q_reg[2]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[1]_0\,
      I4 => w_fifo_push,
      O => \status_cnt_q[0]_i_1__0_n_0\
    );
\status_cnt_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF58F508"
    )
        port map (
      I0 => w_fifo_pop,
      I1 => \^status_cnt_q_reg[2]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[1]_0\,
      I4 => w_fifo_push,
      O => \status_cnt_q[1]_i_1__0_n_0\
    );
\status_cnt_q[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CC4CCC4"
    )
        port map (
      I0 => w_fifo_pop,
      I1 => \^status_cnt_q_reg[2]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[1]_0\,
      I4 => w_fifo_push,
      O => \status_cnt_q[2]_i_1__0_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \status_cnt_q[0]_i_1__0_n_0\,
      Q => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \status_cnt_q[1]_i_1__0_n_0\,
      Q => \^status_cnt_q_reg[1]_0\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \status_cnt_q[2]_i_1__0_n_0\,
      Q => \^status_cnt_q_reg[2]_0\
    );
\write_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57575755A8A8A8AA"
    )
        port map (
      I0 => w_fifo_push,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => w_fifo_pop,
      I5 => \write_pointer_q_reg_n_0_[0]\,
      O => \write_pointer_q[0]_i_1__0_n_0\
    );
\write_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FF2A00"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[0]\,
      I1 => w_fifo_pop,
      I2 => \^read_pointer_n10_out__0\,
      I3 => \write_pointer_n0__0\,
      I4 => \write_pointer_q_reg_n_0_[1]\,
      O => \write_pointer_q[1]_i_1__0_n_0\
    );
\write_pointer_q[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_0\,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => w_fifo_push,
      O => \^read_pointer_n10_out__0\
    );
\write_pointer_q[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => w_fifo_push,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      O => \write_pointer_n0__0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \write_pointer_q[0]_i_1__0_n_0\,
      Q => \write_pointer_q_reg_n_0_[0]\
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => \write_pointer_q[1]_i_1__0_n_0\,
      Q => \write_pointer_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0_40\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_pointer_q0 : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : out STD_LOGIC;
    \mem_q_reg[1][0]_0\ : out STD_LOGIC;
    \mem_q_reg[1][1]_0\ : out STD_LOGIC;
    \mem_q_reg[1][2]_0\ : out STD_LOGIC;
    \mem_q_reg[1][3]_0\ : out STD_LOGIC;
    write_pointer_q : in STD_LOGIC;
    \slv_reqs[1][2][aw_valid]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0_40\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0_40\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0_40\ is
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[1]_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[2]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[3]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_6_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \^write_pointer_q0\ : STD_LOGIC;
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_3__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of o_lsu_wready_INST_0_i_13 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \read_pointer_q[0]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_2__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_4__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \write_pointer_q[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1\ : label is "soft_lutpair413";
begin
  \status_cnt_q_reg[1]_0\ <= \^status_cnt_q_reg[1]_0\;
  write_pointer_q0 <= \^write_pointer_q0\;
\gen_spill_reg.b_full_q_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q_reg[2]_0\
    );
\mem_q[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \mem_q_reg[1]_9\(0),
      I1 => \mem_q_reg[3]_11\(0),
      I2 => \mem_q_reg[0]_8\(0),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[2]_10\(0),
      O => \mem_q_reg[1][0]_0\
    );
\mem_q[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \mem_q_reg[1]_9\(1),
      I1 => \mem_q_reg[2]_10\(1),
      I2 => \mem_q_reg[0]_8\(1),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[3]_11\(1),
      O => \mem_q_reg[1][1]_0\
    );
\mem_q[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \mem_q_reg[1]_9\(2),
      I1 => \mem_q_reg[2]_10\(2),
      I2 => \mem_q_reg[0]_8\(2),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[3]_11\(2),
      O => \mem_q_reg[1][2]_0\
    );
\mem_q[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => write_pointer_q,
      O => E(0)
    );
\mem_q[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \status_cnt_q[2]_i_4__0_n_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      O => \mem_q[0][3]_i_1__0_n_0\
    );
\mem_q[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \mem_q_reg[1]_9\(3),
      I1 => \mem_q_reg[3]_11\(3),
      I2 => \mem_q_reg[0]_8\(3),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[2]_10\(3),
      O => \mem_q_reg[1][3]_0\
    );
\mem_q[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \status_cnt_q[2]_i_4__0_n_0\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      O => \mem_q[1][3]_i_1_n_0\
    );
\mem_q[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \status_cnt_q[2]_i_4__0_n_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      O => \mem_q[2][3]_i_1_n_0\
    );
\mem_q[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \status_cnt_q[2]_i_4__0_n_0\,
      I2 => \write_pointer_q_reg_n_0_[0]\,
      O => mem_q
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][3]_i_1__0_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(0),
      Q => \mem_q_reg[0]_8\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][3]_i_1__0_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(1),
      Q => \mem_q_reg[0]_8\(1)
    );
\mem_q_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][3]_i_1__0_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(2),
      Q => \mem_q_reg[0]_8\(2)
    );
\mem_q_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][3]_i_1__0_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(3),
      Q => \mem_q_reg[0]_8\(3)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(0),
      Q => \mem_q_reg[1]_9\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(1),
      Q => \mem_q_reg[1]_9\(1)
    );
\mem_q_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(2),
      Q => \mem_q_reg[1]_9\(2)
    );
\mem_q_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(3),
      Q => \mem_q_reg[1]_9\(3)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(0),
      Q => \mem_q_reg[2]_10\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(1),
      Q => \mem_q_reg[2]_10\(1)
    );
\mem_q_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(2),
      Q => \mem_q_reg[2]_10\(2)
    );
\mem_q_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][3]_i_1_n_0\,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(3),
      Q => \mem_q_reg[2]_10\(3)
    );
\mem_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(0),
      Q => \mem_q_reg[3]_11\(0)
    );
\mem_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(1),
      Q => \mem_q_reg[3]_11\(1)
    );
\mem_q_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(2),
      Q => \mem_q_reg[3]_11\(2)
    );
\mem_q_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \status_cnt_q_reg[2]_2\,
      D => D(3),
      Q => \mem_q_reg[3]_11\(3)
    );
o_lsu_wready_INST_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[2]\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      I2 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q_reg[2]_1\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^write_pointer_q0\,
      I2 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \read_pointer_q_reg_n_0_[0]\,
      I1 => \^write_pointer_q0\,
      I2 => \^status_cnt_q_reg[1]_0\,
      I3 => \read_pointer_q_reg_n_0_[1]\,
      O => \read_pointer_q[1]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_2\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_2\,
      D => \read_pointer_q[1]_i_1_n_0\,
      Q => \read_pointer_q_reg_n_0_[1]\
    );
\status_cnt_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4136"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^write_pointer_q0\,
      I2 => \status_cnt_q[2]_i_4__0_n_0\,
      I3 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[0]_i_1_n_0\
    );
\status_cnt_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31230210"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => \^write_pointer_q0\,
      I3 => \status_cnt_q[2]_i_4__0_n_0\,
      I4 => \status_cnt_q_reg_n_0_[1]\,
      O => \status_cnt_q[1]_i_1_n_0\
    );
\status_cnt_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF77EE7F00880080"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[0]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \^status_cnt_q_reg[1]_0\,
      I3 => \^write_pointer_q0\,
      I4 => \status_cnt_q[2]_i_4__0_n_0\,
      I5 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q[2]_i_1_n_0\
    );
\status_cnt_q[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \slv_reqs[1][2][aw_valid]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[2]\,
      O => \^status_cnt_q_reg[1]_0\
    );
\status_cnt_q[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE00FEFE"
    )
        port map (
      I0 => \slv_reqs[1][2][aw_valid]\,
      I1 => \status_cnt_q[2]_i_6_n_0\,
      I2 => \status_cnt_q_reg_n_0_[2]\,
      I3 => \status_cnt_q_reg[1]_1\,
      I4 => \status_cnt_q_reg[1]_2\,
      I5 => \status_cnt_q_reg[1]_3\,
      O => \^write_pointer_q0\
    );
\status_cnt_q[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \slv_reqs[1][2][aw_valid]\,
      I1 => \status_cnt_q_reg_n_0_[1]\,
      I2 => \status_cnt_q_reg_n_0_[0]\,
      I3 => \status_cnt_q_reg_n_0_[2]\,
      O => \status_cnt_q[2]_i_4__0_n_0\
    );
\status_cnt_q[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_cnt_q_reg_n_0_[1]\,
      I1 => \status_cnt_q_reg_n_0_[0]\,
      O => \status_cnt_q[2]_i_6_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_2\,
      D => \status_cnt_q[0]_i_1_n_0\,
      Q => \status_cnt_q_reg_n_0_[0]\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_2\,
      D => \status_cnt_q[1]_i_1_n_0\,
      Q => \status_cnt_q_reg_n_0_[1]\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_2\,
      D => \status_cnt_q[2]_i_1_n_0\,
      Q => \status_cnt_q_reg_n_0_[2]\
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => \status_cnt_q[2]_i_4__0_n_0\,
      I3 => \write_pointer_q_reg_n_0_[0]\,
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7770888"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[0]\,
      I1 => \status_cnt_q[2]_i_4__0_n_0\,
      I2 => \^status_cnt_q_reg[1]_0\,
      I3 => \^write_pointer_q0\,
      I4 => \write_pointer_q_reg_n_0_[1]\,
      O => \write_pointer_q[1]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_2\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => \write_pointer_q_reg_n_0_[0]\
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_2\,
      D => \write_pointer_q[1]_i_1_n_0\,
      Q => \write_pointer_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1\ is
  port (
    \slv_resps[2][2][w_ready]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    w_fifo_pop : out STD_LOGIC;
    \gen_demux.w_fifo_pop\ : out STD_LOGIC;
    \gen_demux.w_fifo_pop042_out\ : out STD_LOGIC;
    \mem_q_reg[1][0]_0\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[1][0]_1\ : in STD_LOGIC;
    w_fifo_empty : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    w_fifo_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\ : in STD_LOGIC;
    \gen_arbiter.data_nodes[1][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1\ is
  signal \mem_q[0][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC;
  signal write_pointer_q0 : STD_LOGIC;
  signal \write_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_q[0][0]_i_1__3\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \mem_q[1][0]_i_1__1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of o_sb_wready_INST_0_i_1 : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__0\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__0\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_2\ : label is "soft_lutpair560";
begin
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[1]_0\ <= \^status_cnt_q_reg[1]_0\;
\mem_q[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => w_fifo_data(0),
      I1 => write_pointer_q0,
      I2 => write_pointer_q,
      I3 => \mem_q_reg_n_0_[0][0]\,
      O => \mem_q[0][0]_i_1__3_n_0\
    );
\mem_q[1][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => w_fifo_data(0),
      I1 => write_pointer_q0,
      I2 => write_pointer_q,
      I3 => \mem_q_reg_n_0_[1][0]\,
      O => \mem_q[1][0]_i_1__1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \mem_q[0][0]_i_1__3_n_0\,
      Q => \mem_q_reg_n_0_[0][0]\
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \mem_q[1][0]_i_1__1_n_0\,
      Q => \mem_q_reg_n_0_[1][0]\
    );
\o_sb_bid[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][0]\,
      I1 => \mem_q_reg_n_0_[0][0]\,
      I2 => \read_pointer_q_reg_n_0_[0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\,
      I4 => \gen_arbiter.data_nodes[1][id]\(0),
      O => \mem_q_reg[1][0]_0\
    );
o_sb_wready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \^status_cnt_q_reg[1]_0\,
      O => \slv_resps[2][2][w_ready]\
    );
\read_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFE000"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => i_sb_bready,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1__0_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \read_pointer_q[0]_i_1__0_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\status_cnt_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95956AAA"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]_0\,
      I4 => \^status_cnt_q_reg[0]_0\,
      O => \status_cnt_q[0]_i_1__0_n_0\
    );
\status_cnt_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6668AAA"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => i_sb_bready,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[1]_i_1__0_n_0\
    );
\status_cnt_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => w_fifo_empty,
      I3 => i_sb_wvalid,
      I4 => i_sb_wlast,
      O => \gen_demux.w_fifo_pop042_out\
    );
\status_cnt_q[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => i_sb_wlast,
      I2 => i_sb_wvalid,
      I3 => \write_pointer_q_reg[0]_0\,
      I4 => \^status_cnt_q_reg[0]_0\,
      I5 => \^status_cnt_q_reg[1]_0\,
      O => write_pointer_q0
    );
\status_cnt_q[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0000000"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \write_pointer_q_reg[0]_0\,
      I3 => i_sb_wvalid,
      I4 => i_sb_wlast,
      I5 => w_fifo_empty,
      O => w_fifo_pop
    );
\status_cnt_q[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00FFFF0D000000"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => w_fifo_empty,
      I3 => \status_cnt_q_reg[2]\,
      I4 => \write_pointer_q_reg[0]_0\,
      I5 => \status_cnt_q_reg[2]_0\,
      O => \gen_demux.w_fifo_pop\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \status_cnt_q[0]_i_1__0_n_0\,
      Q => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \status_cnt_q[1]_i_1__0_n_0\,
      Q => \^status_cnt_q_reg[1]_0\
    );
\write_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q,
      O => \write_pointer_q[0]_i_1__0_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_1\,
      D => \write_pointer_q[0]_i_1__0_n_0\,
      Q => write_pointer_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1_37\ is
  port (
    write_pointer_q : out STD_LOGIC;
    \slv_resps[1][2][w_ready]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \mem_q_reg[1][2]_0\ : out STD_LOGIC;
    \slv_resps[1][2][b][id]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    write_pointer_q0 : in STD_LOGIC;
    o_lsu_wready : in STD_LOGIC;
    \gen_demux.slv_aw_chan_select[aw_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_wready_0 : in STD_LOGIC;
    \o_lsu_bid[2]\ : in STD_LOGIC;
    \o_lsu_bid[2]_0\ : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[1][0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[1][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1_37\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1_37\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1_37\ is
  signal \mem_q[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mem_q_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_0\ : STD_LOGIC;
  signal \^write_pointer_q\ : STD_LOGIC;
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_lsu_bid[0]_INST_0_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \o_lsu_bid[1]_INST_0_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1\ : label is "soft_lutpair406";
begin
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[1]_0\ <= \^status_cnt_q_reg[1]_0\;
  write_pointer_q <= \^write_pointer_q\;
\mem_q[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^write_pointer_q\,
      I1 => write_pointer_q0,
      O => \mem_q[1][3]_i_1__0_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(0),
      Q => \mem_q_reg_n_0_[0][0]\
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(1),
      Q => \mem_q_reg_n_0_[0][1]\
    );
\mem_q_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(2),
      Q => \mem_q_reg_n_0_[0][2]\
    );
\mem_q_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => E(0),
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(3),
      Q => \mem_q_reg_n_0_[0][3]\
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(0),
      Q => \mem_q_reg_n_0_[1][0]\
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(1),
      Q => \mem_q_reg_n_0_[1][1]\
    );
\mem_q_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(2),
      Q => \mem_q_reg_n_0_[1][2]\
    );
\mem_q_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][3]_i_1__0_n_0\,
      CLR => \mem_q_reg[1][0]_0\,
      D => \mem_q_reg[1][3]_0\(3),
      Q => \mem_q_reg_n_0_[1][3]\
    );
\o_lsu_bid[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][0]\,
      I1 => \mem_q_reg_n_0_[0][0]\,
      I2 => \read_pointer_q_reg_n_0_[0]\,
      O => \slv_resps[1][2][b][id]\(0)
    );
\o_lsu_bid[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][1]\,
      I1 => \mem_q_reg_n_0_[0][1]\,
      I2 => \read_pointer_q_reg_n_0_[0]\,
      O => \slv_resps[1][2][b][id]\(1)
    );
\o_lsu_bid[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00ACAC"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][2]\,
      I1 => \mem_q_reg_n_0_[0][2]\,
      I2 => \read_pointer_q_reg_n_0_[0]\,
      I3 => \o_lsu_bid[2]\,
      I4 => \o_lsu_bid[2]_0\,
      O => \mem_q_reg[1][2]_0\
    );
\o_lsu_bid[3]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mem_q_reg_n_0_[1][3]\,
      I1 => \mem_q_reg_n_0_[0][3]\,
      I2 => \read_pointer_q_reg_n_0_[0]\,
      O => \slv_resps[1][2][b][id]\(2)
    );
o_lsu_wready_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => o_lsu_wready,
      I3 => \gen_demux.slv_aw_chan_select[aw_select]\(0),
      I4 => \gen_demux.slv_aw_chan_select[aw_select]\(1),
      I5 => o_lsu_wready_0,
      O => \slv_resps[1][2][w_ready]\
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F00E0"
    )
        port map (
      I0 => \^status_cnt_q_reg[0]_0\,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => i_lsu_bready,
      I3 => \o_lsu_bid[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\status_cnt_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65659AAA"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => \o_lsu_bid[2]_0\,
      I2 => i_lsu_bready,
      I3 => \^status_cnt_q_reg[1]_0\,
      I4 => \^status_cnt_q_reg[0]_0\,
      O => \status_cnt_q[0]_i_1_n_0\
    );
\status_cnt_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66C6CC8C"
    )
        port map (
      I0 => \^status_cnt_q_reg[0]_0\,
      I1 => \^status_cnt_q_reg[1]_0\,
      I2 => i_lsu_bready,
      I3 => \o_lsu_bid[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[1]_i_1_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \status_cnt_q[0]_i_1_n_0\,
      Q => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \status_cnt_q[1]_i_1_n_0\,
      Q => \^status_cnt_q_reg[1]_0\
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => \^write_pointer_q\,
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]_0\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => \^write_pointer_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2\ is
  port (
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][len][7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \slv_resps[2][2][r][id]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_fifo_full : out STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[2][len][0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \slv_reqs[2][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_pointer_q0 : in STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_busy_q_reg_0 : in STD_LOGIC;
    r_cnt_clear : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_busy_q_reg_1 : in STD_LOGIC;
    \mem_q_reg[3][len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2\ is
  signal d_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][id][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_q[1][id][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][id][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[0][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[1][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[1][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[2][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[2][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[3][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_q_reg[3][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_busy_q_reg\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_1\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^write_pointer_q_reg[0]_0\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[7]_i_3__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_4__1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_5__3\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \r_busy_q_i_1__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__5\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1__4\ : label is "soft_lutpair566";
begin
  r_busy_q_reg <= \^r_busy_q_reg\;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[1]_1\ <= \^status_cnt_q_reg[1]_1\;
  \status_cnt_q_reg[2]_0\ <= \^status_cnt_q_reg[2]_0\;
  \write_pointer_q_reg[0]_0\ <= \^write_pointer_q_reg[0]_0\;
\counter_q[0]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_busy_q_reg\,
      I2 => d_i(0),
      I3 => r_cnt_clear,
      O => D(0)
    );
\counter_q[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(0),
      I1 => \mem_q_reg[3][len]\(0),
      I2 => \mem_q_reg[0][len]\(0),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(0),
      O => d_i(0)
    );
\counter_q[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(1),
      I1 => \mem_q_reg[3][len]\(1),
      I2 => \mem_q_reg[0][len]\(1),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(1),
      O => \mem_q_reg[2][len][7]_0\(0)
    );
\counter_q[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(2),
      I1 => \mem_q_reg[3][len]\(2),
      I2 => \mem_q_reg[0][len]\(2),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(2),
      O => \mem_q_reg[2][len][7]_0\(1)
    );
\counter_q[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(3),
      I1 => \mem_q_reg[3][len]\(3),
      I2 => \mem_q_reg[0][len]\(3),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(3),
      O => \mem_q_reg[2][len][7]_0\(2)
    );
\counter_q[4]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(4),
      I1 => \mem_q_reg[3][len]\(4),
      I2 => \mem_q_reg[0][len]\(4),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(4),
      O => \mem_q_reg[2][len][7]_0\(3)
    );
\counter_q[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(5),
      I1 => \mem_q_reg[3][len]\(5),
      I2 => \mem_q_reg[0][len]\(5),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(5),
      O => \mem_q_reg[2][len][7]_0\(4)
    );
\counter_q[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(6),
      I1 => \mem_q_reg[3][len]\(6),
      I2 => \mem_q_reg[0][len]\(6),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(6),
      O => \mem_q_reg[2][len][7]_0\(5)
    );
\counter_q[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => r_busy_q_reg_0,
      I2 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      I3 => i_sb_rready,
      I4 => \^r_busy_q_reg\,
      O => E(0)
    );
\counter_q[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => r_busy_q_reg_0,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      O => \^r_busy_q_reg\
    );
\counter_q[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(7),
      I1 => \mem_q_reg[3][len]\(7),
      I2 => \mem_q_reg[0][len]\(7),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(7),
      O => \mem_q_reg[2][len][7]_0\(6)
    );
\gen_demux.lock_ar_valid_q_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^status_cnt_q_reg[0]_0\,
      I1 => \^status_cnt_q_reg[2]_0\,
      I2 => \^status_cnt_q_reg[1]_1\,
      O => r_fifo_full
    );
\gen_spill_reg.b_full_q_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_demux.slv_ar_chan_select[ar_select]\(0),
      I1 => \gen_demux.slv_ar_chan_select[ar_select]\(1),
      I2 => \^status_cnt_q_reg[1]_1\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \^status_cnt_q_reg[0]_0\,
      O => \status_cnt_q_reg[1]_0\
    );
\mem_q[0][id][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \^write_pointer_q_reg[0]_0\,
      I2 => write_pointer_q0,
      O => \mem_q[0][id][0]_i_1__1_n_0\
    );
\mem_q[1][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => write_pointer_q0,
      O => \mem_q[1][id][0]_i_1_n_0\
    );
\mem_q[2][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \^write_pointer_q_reg[0]_0\,
      I2 => write_pointer_q0,
      O => \mem_q[2][id][0]_i_1_n_0\
    );
\mem_q[3][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => write_pointer_q0,
      O => mem_q
    );
\mem_q_reg[0][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \slv_reqs[2][2][ar][id]\(0),
      Q => \mem_q_reg[0][id]\(0)
    );
\mem_q_reg[0][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[0][len]\(0)
    );
\mem_q_reg[0][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[0][len]\(1)
    );
\mem_q_reg[0][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[0][len]\(2)
    );
\mem_q_reg[0][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[0][len]\(3)
    );
\mem_q_reg[0][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[0][len]\(4)
    );
\mem_q_reg[0][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[0][len]\(5)
    );
\mem_q_reg[0][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[0][len]\(6)
    );
\mem_q_reg[0][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][0]_i_1__1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[0][len]\(7)
    );
\mem_q_reg[1][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \slv_reqs[2][2][ar][id]\(0),
      Q => \mem_q_reg[1][id]\(0)
    );
\mem_q_reg[1][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[1][len]\(0)
    );
\mem_q_reg[1][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[1][len]\(1)
    );
\mem_q_reg[1][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[1][len]\(2)
    );
\mem_q_reg[1][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[1][len]\(3)
    );
\mem_q_reg[1][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[1][len]\(4)
    );
\mem_q_reg[1][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[1][len]\(5)
    );
\mem_q_reg[1][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[1][len]\(6)
    );
\mem_q_reg[1][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[1][len]\(7)
    );
\mem_q_reg[2][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \slv_reqs[2][2][ar][id]\(0),
      Q => \mem_q_reg[2][id]\(0)
    );
\mem_q_reg[2][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[2][len]\(0)
    );
\mem_q_reg[2][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[2][len]\(1)
    );
\mem_q_reg[2][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[2][len]\(2)
    );
\mem_q_reg[2][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[2][len]\(3)
    );
\mem_q_reg[2][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[2][len]\(4)
    );
\mem_q_reg[2][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[2][len]\(5)
    );
\mem_q_reg[2][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[2][len]\(6)
    );
\mem_q_reg[2][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][0]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[2][len]\(7)
    );
\mem_q_reg[3][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \slv_reqs[2][2][ar][id]\(0),
      Q => \mem_q_reg[3][id]\(0)
    );
\mem_q_reg[3][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[3][len]\(0)
    );
\mem_q_reg[3][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[3][len]\(1)
    );
\mem_q_reg[3][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[3][len]\(2)
    );
\mem_q_reg[3][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[3][len]\(3)
    );
\mem_q_reg[3][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[3][len]\(4)
    );
\mem_q_reg[3][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[3][len]\(5)
    );
\mem_q_reg[3][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[3][len]\(6)
    );
\mem_q_reg[3][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[3][len]\(7)
    );
\o_sb_rid[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(0),
      I1 => \mem_q_reg[3][id]\(0),
      I2 => \mem_q_reg[0][id]\(0),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(0),
      O => \slv_resps[2][2][r][id]\(0)
    );
\r_busy_q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFEFE"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \^status_cnt_q_reg[1]_1\,
      I3 => r_busy_q_reg_1,
      I4 => r_busy_q_reg_0,
      O => \status_cnt_q_reg[2]_1\
    );
\read_pointer_q[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1__3_n_0\
    );
\read_pointer_q[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \read_pointer_q_reg_n_0_[1]\,
      O => \read_pointer_q[1]_i_1__4_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \read_pointer_q[0]_i_1__3_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \read_pointer_q[1]_i_1__4_n_0\,
      Q => \read_pointer_q_reg_n_0_[1]\
    );
\status_cnt_q[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A75A58"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[0]_i_1__5_n_0\
    );
\status_cnt_q[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C9CC6C4"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[1]_i_1__5_n_0\
    );
\status_cnt_q[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD00"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[2]_i_1__4_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[0]_i_1__5_n_0\,
      Q => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[1]_i_1__5_n_0\,
      Q => \^status_cnt_q_reg[1]_1\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[2]_i_1__4_n_0\,
      Q => \^status_cnt_q_reg[2]_0\
    );
\write_pointer_q[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => write_pointer_q0,
      I2 => \write_pointer_q_reg_n_0_[1]\,
      O => \write_pointer_q[1]_i_1__1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \write_pointer_q_reg[0]_1\,
      Q => \^write_pointer_q_reg[0]_0\
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \write_pointer_q[1]_i_1__1_n_0\,
      Q => \write_pointer_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_39\ is
  port (
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][len][7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \slv_resps[1][2][r][id]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \status_cnt_q_reg[2]_1\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[2][len][0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_busy_q_reg_0 : in STD_LOGIC;
    r_cnt_clear : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_busy_q_reg_1 : in STD_LOGIC;
    \mem_q_reg[3][id][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_q_reg[3][len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_39\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_39\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_39\ is
  signal d_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][id][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][id][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][id][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[0][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[1][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[1][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[2][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[2][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[3][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q_reg[3][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_busy_q_reg\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_1\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^write_pointer_q_reg[0]_0\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[7]_i_3__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \r_busy_q_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__4\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__4\ : label is "soft_lutpair410";
begin
  r_busy_q_reg <= \^r_busy_q_reg\;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[1]_1\ <= \^status_cnt_q_reg[1]_1\;
  \status_cnt_q_reg[2]_0\ <= \^status_cnt_q_reg[2]_0\;
  \write_pointer_q_reg[0]_0\ <= \^write_pointer_q_reg[0]_0\;
\counter_q[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_busy_q_reg\,
      I2 => d_i(0),
      I3 => r_cnt_clear,
      O => D(0)
    );
\counter_q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(0),
      I1 => \mem_q_reg[3][len]\(0),
      I2 => \mem_q_reg[0][len]\(0),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(0),
      O => d_i(0)
    );
\counter_q[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(1),
      I1 => \mem_q_reg[3][len]\(1),
      I2 => \mem_q_reg[0][len]\(1),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(1),
      O => \mem_q_reg[2][len][7]_0\(0)
    );
\counter_q[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(2),
      I1 => \mem_q_reg[3][len]\(2),
      I2 => \mem_q_reg[0][len]\(2),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(2),
      O => \mem_q_reg[2][len][7]_0\(1)
    );
\counter_q[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(3),
      I1 => \mem_q_reg[3][len]\(3),
      I2 => \mem_q_reg[0][len]\(3),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(3),
      O => \mem_q_reg[2][len][7]_0\(2)
    );
\counter_q[4]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(4),
      I1 => \mem_q_reg[3][len]\(4),
      I2 => \mem_q_reg[0][len]\(4),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(4),
      O => \mem_q_reg[2][len][7]_0\(3)
    );
\counter_q[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(5),
      I1 => \mem_q_reg[3][len]\(5),
      I2 => \mem_q_reg[0][len]\(5),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(5),
      O => \mem_q_reg[2][len][7]_0\(4)
    );
\counter_q[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(6),
      I1 => \mem_q_reg[3][len]\(6),
      I2 => \mem_q_reg[0][len]\(6),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(6),
      O => \mem_q_reg[2][len][7]_0\(5)
    );
\counter_q[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => r_busy_q_reg_0,
      I2 => \counter_q_reg[0]\,
      I3 => i_lsu_rready,
      I4 => \^r_busy_q_reg\,
      O => E(0)
    );
\counter_q[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => r_busy_q_reg_0,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      O => \^r_busy_q_reg\
    );
\counter_q[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(7),
      I1 => \mem_q_reg[3][len]\(7),
      I2 => \mem_q_reg[0][len]\(7),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(7),
      O => \mem_q_reg[2][len][7]_0\(6)
    );
\gen_spill_reg.b_full_q_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]_1\,
      I1 => \^status_cnt_q_reg[2]_0\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \gen_demux.slv_ar_chan_select[ar_select]\(1),
      I4 => \gen_demux.slv_ar_chan_select[ar_select]\(0),
      O => \status_cnt_q_reg[1]_0\
    );
\mem_q[0][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \^write_pointer_q_reg[0]_0\,
      I2 => write_pointer_q0,
      O => \mem_q[0][id][3]_i_1_n_0\
    );
\mem_q[1][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => write_pointer_q0,
      O => \mem_q[1][id][3]_i_1_n_0\
    );
\mem_q[2][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \^write_pointer_q_reg[0]_0\,
      I2 => write_pointer_q0,
      O => \mem_q[2][id][3]_i_1_n_0\
    );
\mem_q[3][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => write_pointer_q0,
      O => mem_q
    );
\mem_q_reg[0][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(0),
      Q => \mem_q_reg[0][id]\(0)
    );
\mem_q_reg[0][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(1),
      Q => \mem_q_reg[0][id]\(1)
    );
\mem_q_reg[0][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(2),
      Q => \mem_q_reg[0][id]\(2)
    );
\mem_q_reg[0][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(3),
      Q => \mem_q_reg[0][id]\(3)
    );
\mem_q_reg[0][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[0][len]\(0)
    );
\mem_q_reg[0][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[0][len]\(1)
    );
\mem_q_reg[0][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[0][len]\(2)
    );
\mem_q_reg[0][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[0][len]\(3)
    );
\mem_q_reg[0][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[0][len]\(4)
    );
\mem_q_reg[0][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[0][len]\(5)
    );
\mem_q_reg[0][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[0][len]\(6)
    );
\mem_q_reg[0][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[0][len]\(7)
    );
\mem_q_reg[1][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(0),
      Q => \mem_q_reg[1][id]\(0)
    );
\mem_q_reg[1][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(1),
      Q => \mem_q_reg[1][id]\(1)
    );
\mem_q_reg[1][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(2),
      Q => \mem_q_reg[1][id]\(2)
    );
\mem_q_reg[1][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(3),
      Q => \mem_q_reg[1][id]\(3)
    );
\mem_q_reg[1][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[1][len]\(0)
    );
\mem_q_reg[1][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[1][len]\(1)
    );
\mem_q_reg[1][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[1][len]\(2)
    );
\mem_q_reg[1][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[1][len]\(3)
    );
\mem_q_reg[1][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[1][len]\(4)
    );
\mem_q_reg[1][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[1][len]\(5)
    );
\mem_q_reg[1][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[1][len]\(6)
    );
\mem_q_reg[1][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[1][len]\(7)
    );
\mem_q_reg[2][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(0),
      Q => \mem_q_reg[2][id]\(0)
    );
\mem_q_reg[2][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(1),
      Q => \mem_q_reg[2][id]\(1)
    );
\mem_q_reg[2][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(2),
      Q => \mem_q_reg[2][id]\(2)
    );
\mem_q_reg[2][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(3),
      Q => \mem_q_reg[2][id]\(3)
    );
\mem_q_reg[2][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[2][len]\(0)
    );
\mem_q_reg[2][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[2][len]\(1)
    );
\mem_q_reg[2][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[2][len]\(2)
    );
\mem_q_reg[2][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[2][len]\(3)
    );
\mem_q_reg[2][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[2][len]\(4)
    );
\mem_q_reg[2][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[2][len]\(5)
    );
\mem_q_reg[2][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[2][len]\(6)
    );
\mem_q_reg[2][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][3]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[2][len]\(7)
    );
\mem_q_reg[3][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(0),
      Q => \mem_q_reg[3][id]\(0)
    );
\mem_q_reg[3][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(1),
      Q => \mem_q_reg[3][id]\(1)
    );
\mem_q_reg[3][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(2),
      Q => \mem_q_reg[3][id]\(2)
    );
\mem_q_reg[3][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][3]_0\(3),
      Q => \mem_q_reg[3][id]\(3)
    );
\mem_q_reg[3][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[3][len]\(0)
    );
\mem_q_reg[3][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[3][len]\(1)
    );
\mem_q_reg[3][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[3][len]\(2)
    );
\mem_q_reg[3][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[3][len]\(3)
    );
\mem_q_reg[3][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[3][len]\(4)
    );
\mem_q_reg[3][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[3][len]\(5)
    );
\mem_q_reg[3][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[3][len]\(6)
    );
\mem_q_reg[3][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[3][len]\(7)
    );
\o_lsu_rid[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(0),
      I1 => \mem_q_reg[3][id]\(0),
      I2 => \mem_q_reg[0][id]\(0),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(0),
      O => \slv_resps[1][2][r][id]\(0)
    );
\o_lsu_rid[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(1),
      I1 => \mem_q_reg[3][id]\(1),
      I2 => \mem_q_reg[0][id]\(1),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(1),
      O => \slv_resps[1][2][r][id]\(1)
    );
\o_lsu_rid[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(2),
      I1 => \mem_q_reg[3][id]\(2),
      I2 => \mem_q_reg[0][id]\(2),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(2),
      O => \slv_resps[1][2][r][id]\(2)
    );
\o_lsu_rid[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(3),
      I1 => \mem_q_reg[3][id]\(3),
      I2 => \mem_q_reg[0][id]\(3),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(3),
      O => \slv_resps[1][2][r][id]\(3)
    );
\r_busy_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFEFE"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \^status_cnt_q_reg[1]_1\,
      I3 => r_busy_q_reg_1,
      I4 => r_busy_q_reg_0,
      O => \status_cnt_q_reg[2]_1\
    );
\read_pointer_q[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1__2_n_0\
    );
\read_pointer_q[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \read_pointer_q_reg_n_0_[1]\,
      O => \read_pointer_q[1]_i_1__2_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \read_pointer_q[0]_i_1__2_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \read_pointer_q[1]_i_1__2_n_0\,
      Q => \read_pointer_q_reg_n_0_[1]\
    );
\status_cnt_q[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A75A58"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[0]_i_1__4_n_0\
    );
\status_cnt_q[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C9CC6C4"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[1]_i_1__4_n_0\
    );
\status_cnt_q[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD00"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[2]_i_1__3_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[0]_i_1__4_n_0\,
      Q => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[1]_i_1__4_n_0\,
      Q => \^status_cnt_q_reg[1]_1\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[2]_i_1__3_n_0\,
      Q => \^status_cnt_q_reg[2]_0\
    );
\write_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => write_pointer_q0,
      I2 => \write_pointer_q_reg_n_0_[1]\,
      O => \write_pointer_q[1]_i_1__0_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \write_pointer_q_reg[0]_1\,
      Q => \^write_pointer_q_reg[0]_0\
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \write_pointer_q[1]_i_1__0_n_0\,
      Q => \write_pointer_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_82\ is
  port (
    \write_pointer_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_q_reg[2][len][7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \slv_resps[0][2][r][id]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \status_cnt_q_reg[2]_1\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[2][len][0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    write_pointer_q0 : in STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_busy_q_reg_0 : in STD_LOGIC;
    r_cnt_clear : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_ifu_rready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_busy_q_reg_1 : in STD_LOGIC;
    \mem_q_reg[3][id][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_q_reg[3][len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_82\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_82\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_82\ is
  signal d_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mem_q : STD_LOGIC;
  signal \mem_q[0][id][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][id][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][id][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0][id]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_q_reg[0][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[1][id]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_q_reg[1][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[2][id]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_q_reg[2][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_q_reg[3][id]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mem_q_reg[3][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r_busy_q_reg\ : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_1\ : STD_LOGIC;
  signal \^status_cnt_q_reg[2]_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^write_pointer_q_reg[0]_0\ : STD_LOGIC;
  signal \write_pointer_q_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[7]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of r_busy_q_i_1 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \status_cnt_q[0]_i_1__3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1__2\ : label is "soft_lutpair201";
begin
  r_busy_q_reg <= \^r_busy_q_reg\;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[1]_1\ <= \^status_cnt_q_reg[1]_1\;
  \status_cnt_q_reg[2]_0\ <= \^status_cnt_q_reg[2]_0\;
  \write_pointer_q_reg[0]_0\ <= \^write_pointer_q_reg[0]_0\;
\counter_q[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D1"
    )
        port map (
      I0 => Q(0),
      I1 => \^r_busy_q_reg\,
      I2 => d_i(0),
      I3 => r_cnt_clear,
      O => D(0)
    );
\counter_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(0),
      I1 => \mem_q_reg[3][len]\(0),
      I2 => \mem_q_reg[0][len]\(0),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(0),
      O => d_i(0)
    );
\counter_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(1),
      I1 => \mem_q_reg[3][len]\(1),
      I2 => \mem_q_reg[0][len]\(1),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(1),
      O => \mem_q_reg[2][len][7]_0\(0)
    );
\counter_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(2),
      I1 => \mem_q_reg[3][len]\(2),
      I2 => \mem_q_reg[0][len]\(2),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(2),
      O => \mem_q_reg[2][len][7]_0\(1)
    );
\counter_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(3),
      I1 => \mem_q_reg[3][len]\(3),
      I2 => \mem_q_reg[0][len]\(3),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(3),
      O => \mem_q_reg[2][len][7]_0\(2)
    );
\counter_q[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(4),
      I1 => \mem_q_reg[3][len]\(4),
      I2 => \mem_q_reg[0][len]\(4),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(4),
      O => \mem_q_reg[2][len][7]_0\(3)
    );
\counter_q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(5),
      I1 => \mem_q_reg[3][len]\(5),
      I2 => \mem_q_reg[0][len]\(5),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(5),
      O => \mem_q_reg[2][len][7]_0\(4)
    );
\counter_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(6),
      I1 => \mem_q_reg[3][len]\(6),
      I2 => \mem_q_reg[0][len]\(6),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(6),
      O => \mem_q_reg[2][len][7]_0\(5)
    );
\counter_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => r_busy_q_reg_0,
      I2 => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      I3 => i_ifu_rready,
      I4 => \^r_busy_q_reg\,
      O => E(0)
    );
\counter_q[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => r_busy_q_reg_0,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      O => \^r_busy_q_reg\
    );
\counter_q[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][len]\(7),
      I1 => \mem_q_reg[3][len]\(7),
      I2 => \mem_q_reg[0][len]\(7),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][len]\(7),
      O => \mem_q_reg[2][len][7]_0\(6)
    );
\gen_spill_reg.b_full_q_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_demux.slv_ar_chan_select[ar_select]\(0),
      I1 => \gen_demux.slv_ar_chan_select[ar_select]\(1),
      I2 => \^status_cnt_q_reg[1]_1\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \^status_cnt_q_reg[0]_0\,
      O => \status_cnt_q_reg[1]_0\
    );
\mem_q[0][id][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \^write_pointer_q_reg[0]_0\,
      I2 => write_pointer_q0,
      O => \mem_q[0][id][2]_i_1_n_0\
    );
\mem_q[1][id][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => write_pointer_q0,
      O => \mem_q[1][id][2]_i_1_n_0\
    );
\mem_q[2][id][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \write_pointer_q_reg_n_0_[1]\,
      I1 => \^write_pointer_q_reg[0]_0\,
      I2 => write_pointer_q0,
      O => \mem_q[2][id][2]_i_1_n_0\
    );
\mem_q[3][id][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => \write_pointer_q_reg_n_0_[1]\,
      I2 => write_pointer_q0,
      O => mem_q
    );
\mem_q_reg[0][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(0),
      Q => \mem_q_reg[0][id]\(0)
    );
\mem_q_reg[0][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(1),
      Q => \mem_q_reg[0][id]\(1)
    );
\mem_q_reg[0][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(2),
      Q => \mem_q_reg[0][id]\(2)
    );
\mem_q_reg[0][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[0][len]\(0)
    );
\mem_q_reg[0][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[0][len]\(1)
    );
\mem_q_reg[0][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[0][len]\(2)
    );
\mem_q_reg[0][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[0][len]\(3)
    );
\mem_q_reg[0][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[0][len]\(4)
    );
\mem_q_reg[0][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[0][len]\(5)
    );
\mem_q_reg[0][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[0][len]\(6)
    );
\mem_q_reg[0][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[0][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[0][len]\(7)
    );
\mem_q_reg[1][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(0),
      Q => \mem_q_reg[1][id]\(0)
    );
\mem_q_reg[1][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(1),
      Q => \mem_q_reg[1][id]\(1)
    );
\mem_q_reg[1][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(2),
      Q => \mem_q_reg[1][id]\(2)
    );
\mem_q_reg[1][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[1][len]\(0)
    );
\mem_q_reg[1][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[1][len]\(1)
    );
\mem_q_reg[1][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[1][len]\(2)
    );
\mem_q_reg[1][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[1][len]\(3)
    );
\mem_q_reg[1][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[1][len]\(4)
    );
\mem_q_reg[1][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[1][len]\(5)
    );
\mem_q_reg[1][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[1][len]\(6)
    );
\mem_q_reg[1][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[1][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[1][len]\(7)
    );
\mem_q_reg[2][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(0),
      Q => \mem_q_reg[2][id]\(0)
    );
\mem_q_reg[2][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(1),
      Q => \mem_q_reg[2][id]\(1)
    );
\mem_q_reg[2][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(2),
      Q => \mem_q_reg[2][id]\(2)
    );
\mem_q_reg[2][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[2][len]\(0)
    );
\mem_q_reg[2][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[2][len]\(1)
    );
\mem_q_reg[2][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[2][len]\(2)
    );
\mem_q_reg[2][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[2][len]\(3)
    );
\mem_q_reg[2][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[2][len]\(4)
    );
\mem_q_reg[2][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[2][len]\(5)
    );
\mem_q_reg[2][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[2][len]\(6)
    );
\mem_q_reg[2][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \mem_q[2][id][2]_i_1_n_0\,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[2][len]\(7)
    );
\mem_q_reg[3][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(0),
      Q => \mem_q_reg[3][id]\(0)
    );
\mem_q_reg[3][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(1),
      Q => \mem_q_reg[3][id]\(1)
    );
\mem_q_reg[3][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][id][2]_0\(2),
      Q => \mem_q_reg[3][id]\(2)
    );
\mem_q_reg[3][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(0),
      Q => \mem_q_reg[3][len]\(0)
    );
\mem_q_reg[3][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(1),
      Q => \mem_q_reg[3][len]\(1)
    );
\mem_q_reg[3][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(2),
      Q => \mem_q_reg[3][len]\(2)
    );
\mem_q_reg[3][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(3),
      Q => \mem_q_reg[3][len]\(3)
    );
\mem_q_reg[3][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(4),
      Q => \mem_q_reg[3][len]\(4)
    );
\mem_q_reg[3][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(5),
      Q => \mem_q_reg[3][len]\(5)
    );
\mem_q_reg[3][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(6),
      Q => \mem_q_reg[3][len]\(6)
    );
\mem_q_reg[3][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => mem_q,
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \mem_q_reg[3][len][7]_0\(7),
      Q => \mem_q_reg[3][len]\(7)
    );
\o_ifu_rid[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(0),
      I1 => \mem_q_reg[3][id]\(0),
      I2 => \mem_q_reg[0][id]\(0),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(0),
      O => \slv_resps[0][2][r][id]\(0)
    );
\o_ifu_rid[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(1),
      I1 => \mem_q_reg[3][id]\(1),
      I2 => \mem_q_reg[0][id]\(1),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(1),
      O => \slv_resps[0][2][r][id]\(1)
    );
\o_ifu_rid[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \mem_q_reg[2][id]\(2),
      I1 => \mem_q_reg[3][id]\(2),
      I2 => \mem_q_reg[0][id]\(2),
      I3 => \read_pointer_q_reg_n_0_[1]\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \mem_q_reg[1][id]\(2),
      O => \slv_resps[0][2][r][id]\(2)
    );
r_busy_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFEFE"
    )
        port map (
      I0 => \^status_cnt_q_reg[2]_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => \^status_cnt_q_reg[1]_1\,
      I3 => r_busy_q_reg_1,
      I4 => r_busy_q_reg_0,
      O => \status_cnt_q_reg[2]_1\
    );
\read_pointer_q[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      O => \read_pointer_q[0]_i_1__1_n_0\
    );
\read_pointer_q[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => \read_pointer_q_reg_n_0_[0]\,
      I5 => \read_pointer_q_reg_n_0_[1]\,
      O => \read_pointer_q[1]_i_1__1_n_0\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \read_pointer_q[0]_i_1__1_n_0\,
      Q => \read_pointer_q_reg_n_0_[0]\
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \read_pointer_q[1]_i_1__1_n_0\,
      Q => \read_pointer_q_reg_n_0_[1]\
    );
\status_cnt_q[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A75A58"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[0]_i_1__3_n_0\
    );
\status_cnt_q[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C9CC6C4"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[1]_i_1__3_n_0\
    );
\status_cnt_q[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD00"
    )
        port map (
      I0 => r_cnt_clear,
      I1 => \^status_cnt_q_reg[1]_1\,
      I2 => \^status_cnt_q_reg[0]_0\,
      I3 => \^status_cnt_q_reg[2]_0\,
      I4 => write_pointer_q0,
      O => \status_cnt_q[2]_i_1__2_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[0]_i_1__3_n_0\,
      Q => \^status_cnt_q_reg[0]_0\
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[1]_i_1__3_n_0\,
      Q => \^status_cnt_q_reg[1]_1\
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \status_cnt_q[2]_i_1__2_n_0\,
      Q => \^status_cnt_q_reg[2]_0\
    );
\write_pointer_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^write_pointer_q_reg[0]_0\,
      I1 => write_pointer_q0,
      I2 => \write_pointer_q_reg_n_0_[1]\,
      O => \write_pointer_q[1]_i_1_n_0\
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \write_pointer_q_reg[0]_1\,
      Q => \^write_pointer_q_reg[0]_0\
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]_0\,
      D => \write_pointer_q[1]_i_1_n_0\,
      Q => \write_pointer_q_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3\ is
  port (
    o_ram_wvalid : out STD_LOGIC;
    i_ram_wready_0 : out STD_LOGIC;
    i_ram_wready_1 : out STD_LOGIC;
    \slv_resps[2][1][aw_ready]\ : out STD_LOGIC;
    \gen_mux.w_fifo_full\ : out STD_LOGIC;
    \slv_resps[1][1][aw_ready]\ : out STD_LOGIC;
    \gen_mux.lock_aw_valid_d0\ : out STD_LOGIC;
    o_ram_wlast : out STD_LOGIC;
    o_ram_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ram_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[0][0]_0\ : in STD_LOGIC;
    i_ram_wready : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_2__1\ : in STD_LOGIC;
    \gen_mux.lock_aw_valid_q\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in6_in : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    o_ram_wvalid_0 : in STD_LOGIC;
    o_ram_wvalid_1 : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wlast : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    \mem_q_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3\ is
  signal \^gen_mux.lock_aw_valid_d0\ : STD_LOGIC;
  signal \gen_mux.mst_w_valid0\ : STD_LOGIC;
  signal \gen_mux.w_fifo_empty\ : STD_LOGIC;
  signal \^gen_mux.w_fifo_full\ : STD_LOGIC;
  signal \mem_q[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[5][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_83\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1]_82\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2]_81\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[3]_80\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[4]_79\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[5]_78\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \o_ram_wdata[63]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \o_ram_wdata[63]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \o_ram_wdata[63]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \o_ram_wdata[63]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \o_ram_wdata[63]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \o_ram_wdata[63]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \^o_ram_wlast\ : STD_LOGIC;
  signal \^o_ram_wvalid\ : STD_LOGIC;
  signal read_pointer_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_pointer_q0 : STD_LOGIC;
  signal \read_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \read_pointer_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \status_cnt_q[3]_i_2__0_n_0\ : STD_LOGIC;
  signal status_cnt_q_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_pointer_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal write_pointer_q0 : STD_LOGIC;
  signal \write_pointer_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \write_pointer_q[2]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of o_ram_wvalid_INST_0 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \read_pointer_q[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \read_pointer_q[2]_i_3__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1__5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \status_cnt_q[3]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \write_pointer_q[2]_i_1__0\ : label is "soft_lutpair109";
begin
  \gen_mux.lock_aw_valid_d0\ <= \^gen_mux.lock_aw_valid_d0\;
  \gen_mux.w_fifo_full\ <= \^gen_mux.w_fifo_full\;
  o_ram_wlast <= \^o_ram_wlast\;
  o_ram_wvalid <= \^o_ram_wvalid\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => status_cnt_q_reg(3),
      I1 => status_cnt_q_reg(0),
      I2 => status_cnt_q_reg(2),
      I3 => status_cnt_q_reg(1),
      O => \^gen_mux.w_fifo_full\
    );
\gen_spill_reg.a_full_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEE0EEE"
    )
        port map (
      I0 => D(1),
      I1 => D(0),
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(2),
      I4 => status_cnt_q_reg(0),
      I5 => status_cnt_q_reg(3),
      O => \^gen_mux.lock_aw_valid_d0\
    );
\gen_spill_reg.b_full_q_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C400C000C400C0"
    )
        port map (
      I0 => \^gen_mux.w_fifo_full\,
      I1 => \gen_spill_reg.b_full_q_i_2__1\,
      I2 => \gen_mux.lock_aw_valid_q\,
      I3 => D(0),
      I4 => D(1),
      I5 => p_0_in6_in,
      O => \slv_resps[2][1][aw_ready]\
    );
\gen_spill_reg.b_full_q_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C400C400C400"
    )
        port map (
      I0 => \^gen_mux.w_fifo_full\,
      I1 => \gen_spill_reg.b_full_q_i_2__1\,
      I2 => \gen_mux.lock_aw_valid_q\,
      I3 => D(0),
      I4 => D(1),
      I5 => p_0_in6_in,
      O => \slv_resps[1][1][aw_ready]\
    );
\mem_q[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[0]_83\(0),
      O => \mem_q[0][0]_i_1_n_0\
    );
\mem_q[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[0]_83\(1),
      O => \mem_q[0][1]_i_1__0_n_0\
    );
\mem_q[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[1]_82\(0),
      O => \mem_q[1][0]_i_1_n_0\
    );
\mem_q[1][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[1]_82\(1),
      O => \mem_q[1][1]_i_1__0_n_0\
    );
\mem_q[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[2]_81\(0),
      O => \mem_q[2][0]_i_1_n_0\
    );
\mem_q[2][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[2]_81\(1),
      O => \mem_q[2][1]_i_1__0_n_0\
    );
\mem_q[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00400000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[3]_80\(0),
      O => \mem_q[3][0]_i_1_n_0\
    );
\mem_q[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[3]_80\(1),
      O => \mem_q[3][1]_i_1__0_n_0\
    );
\mem_q[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[4]_79\(0),
      O => \mem_q[4][0]_i_1_n_0\
    );
\mem_q[4][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[4]_79\(1),
      O => \mem_q[4][1]_i_1__0_n_0\
    );
\mem_q[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00400000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[5]_78\(0),
      O => \mem_q[5][0]_i_1_n_0\
    );
\mem_q[5][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \mem_q_reg[1][1]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[5]_78\(1),
      O => \mem_q[5][1]_i_1__0_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[0][0]_i_1_n_0\,
      Q => \mem_q_reg[0]_83\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[0][1]_i_1__0_n_0\,
      Q => \mem_q_reg[0]_83\(1)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[1][0]_i_1_n_0\,
      Q => \mem_q_reg[1]_82\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[1][1]_i_1__0_n_0\,
      Q => \mem_q_reg[1]_82\(1)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[2][0]_i_1_n_0\,
      Q => \mem_q_reg[2]_81\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[2][1]_i_1__0_n_0\,
      Q => \mem_q_reg[2]_81\(1)
    );
\mem_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[3][0]_i_1_n_0\,
      Q => \mem_q_reg[3]_80\(0)
    );
\mem_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[3][1]_i_1__0_n_0\,
      Q => \mem_q_reg[3]_80\(1)
    );
\mem_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[4][0]_i_1_n_0\,
      Q => \mem_q_reg[4]_79\(0)
    );
\mem_q_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[4][1]_i_1__0_n_0\,
      Q => \mem_q_reg[4]_79\(1)
    );
\mem_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[5][0]_i_1_n_0\,
      Q => \mem_q_reg[5]_78\(0)
    );
\mem_q_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \mem_q[5][1]_i_1__0_n_0\,
      Q => \mem_q_reg[5]_78\(1)
    );
o_lsu_wready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I1 => i_ram_wready,
      I2 => status_cnt_q_reg(0),
      I3 => status_cnt_q_reg(1),
      I4 => status_cnt_q_reg(3),
      I5 => status_cnt_q_reg(2),
      O => i_ram_wready_0
    );
\o_ram_wdata[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(0),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(0),
      O => o_ram_wdata(0)
    );
\o_ram_wdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(10),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(10),
      O => o_ram_wdata(10)
    );
\o_ram_wdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(11),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(11),
      O => o_ram_wdata(11)
    );
\o_ram_wdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(12),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(12),
      O => o_ram_wdata(12)
    );
\o_ram_wdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(13),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(13),
      O => o_ram_wdata(13)
    );
\o_ram_wdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(14),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(14),
      O => o_ram_wdata(14)
    );
\o_ram_wdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(15),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(15),
      O => o_ram_wdata(15)
    );
\o_ram_wdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(16),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(16),
      O => o_ram_wdata(16)
    );
\o_ram_wdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(17),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(17),
      O => o_ram_wdata(17)
    );
\o_ram_wdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(18),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(18),
      O => o_ram_wdata(18)
    );
\o_ram_wdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(19),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(19),
      O => o_ram_wdata(19)
    );
\o_ram_wdata[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(1),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(1),
      O => o_ram_wdata(1)
    );
\o_ram_wdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(20),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(20),
      O => o_ram_wdata(20)
    );
\o_ram_wdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(21),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(21),
      O => o_ram_wdata(21)
    );
\o_ram_wdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(22),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(22),
      O => o_ram_wdata(22)
    );
\o_ram_wdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(23),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(23),
      O => o_ram_wdata(23)
    );
\o_ram_wdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(24),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(24),
      O => o_ram_wdata(24)
    );
\o_ram_wdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(25),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(25),
      O => o_ram_wdata(25)
    );
\o_ram_wdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(26),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(26),
      O => o_ram_wdata(26)
    );
\o_ram_wdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(27),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(27),
      O => o_ram_wdata(27)
    );
\o_ram_wdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(28),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(28),
      O => o_ram_wdata(28)
    );
\o_ram_wdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(29),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(29),
      O => o_ram_wdata(29)
    );
\o_ram_wdata[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(2),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(2),
      O => o_ram_wdata(2)
    );
\o_ram_wdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(30),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(30),
      O => o_ram_wdata(30)
    );
\o_ram_wdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(31),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(31),
      O => o_ram_wdata(31)
    );
\o_ram_wdata[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(32),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(32),
      O => o_ram_wdata(32)
    );
\o_ram_wdata[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(33),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(33),
      O => o_ram_wdata(33)
    );
\o_ram_wdata[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(34),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(34),
      O => o_ram_wdata(34)
    );
\o_ram_wdata[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(35),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(35),
      O => o_ram_wdata(35)
    );
\o_ram_wdata[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(36),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(36),
      O => o_ram_wdata(36)
    );
\o_ram_wdata[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(37),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(37),
      O => o_ram_wdata(37)
    );
\o_ram_wdata[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(38),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(38),
      O => o_ram_wdata(38)
    );
\o_ram_wdata[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(39),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(39),
      O => o_ram_wdata(39)
    );
\o_ram_wdata[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(3),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(3),
      O => o_ram_wdata(3)
    );
\o_ram_wdata[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(40),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(40),
      O => o_ram_wdata(40)
    );
\o_ram_wdata[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(41),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(41),
      O => o_ram_wdata(41)
    );
\o_ram_wdata[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(42),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(42),
      O => o_ram_wdata(42)
    );
\o_ram_wdata[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(43),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(43),
      O => o_ram_wdata(43)
    );
\o_ram_wdata[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(44),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(44),
      O => o_ram_wdata(44)
    );
\o_ram_wdata[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(45),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(45),
      O => o_ram_wdata(45)
    );
\o_ram_wdata[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(46),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(46),
      O => o_ram_wdata(46)
    );
\o_ram_wdata[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(47),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(47),
      O => o_ram_wdata(47)
    );
\o_ram_wdata[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(48),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(48),
      O => o_ram_wdata(48)
    );
\o_ram_wdata[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(49),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(49),
      O => o_ram_wdata(49)
    );
\o_ram_wdata[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(4),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(4),
      O => o_ram_wdata(4)
    );
\o_ram_wdata[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(50),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(50),
      O => o_ram_wdata(50)
    );
\o_ram_wdata[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(51),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(51),
      O => o_ram_wdata(51)
    );
\o_ram_wdata[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(52),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(52),
      O => o_ram_wdata(52)
    );
\o_ram_wdata[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(53),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(53),
      O => o_ram_wdata(53)
    );
\o_ram_wdata[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(54),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(54),
      O => o_ram_wdata(54)
    );
\o_ram_wdata[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(55),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(55),
      O => o_ram_wdata(55)
    );
\o_ram_wdata[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(56),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(56),
      O => o_ram_wdata(56)
    );
\o_ram_wdata[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(57),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(57),
      O => o_ram_wdata(57)
    );
\o_ram_wdata[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(58),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(58),
      O => o_ram_wdata(58)
    );
\o_ram_wdata[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(59),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(59),
      O => o_ram_wdata(59)
    );
\o_ram_wdata[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(5),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(5),
      O => o_ram_wdata(5)
    );
\o_ram_wdata[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(60),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(60),
      O => o_ram_wdata(60)
    );
\o_ram_wdata[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(61),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(61),
      O => o_ram_wdata(61)
    );
\o_ram_wdata[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(62),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(62),
      O => o_ram_wdata(62)
    );
\o_ram_wdata[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(63),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(63),
      O => o_ram_wdata(63)
    );
\o_ram_wdata[63]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_3_n_0\,
      I1 => \o_ram_wdata[63]_INST_0_i_4_n_0\,
      O => \o_ram_wdata[63]_INST_0_i_1_n_0\
    );
\o_ram_wdata[63]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_4_n_0\,
      I1 => \o_ram_wdata[63]_INST_0_i_3_n_0\,
      O => \o_ram_wdata[63]_INST_0_i_2_n_0\
    );
\o_ram_wdata[63]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[5]_78\(1),
      I1 => read_pointer_q(0),
      I2 => \mem_q_reg[4]_79\(1),
      I3 => read_pointer_q(2),
      I4 => \o_ram_wdata[63]_INST_0_i_5_n_0\,
      O => \o_ram_wdata[63]_INST_0_i_3_n_0\
    );
\o_ram_wdata[63]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[5]_78\(0),
      I1 => read_pointer_q(0),
      I2 => \mem_q_reg[4]_79\(0),
      I3 => read_pointer_q(2),
      I4 => \o_ram_wdata[63]_INST_0_i_6_n_0\,
      O => \o_ram_wdata[63]_INST_0_i_4_n_0\
    );
\o_ram_wdata[63]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_80\(1),
      I1 => \mem_q_reg[2]_81\(1),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_82\(1),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_83\(1),
      O => \o_ram_wdata[63]_INST_0_i_5_n_0\
    );
\o_ram_wdata[63]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_80\(0),
      I1 => \mem_q_reg[2]_81\(0),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_82\(0),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_83\(0),
      O => \o_ram_wdata[63]_INST_0_i_6_n_0\
    );
\o_ram_wdata[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(6),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(6),
      O => o_ram_wdata(6)
    );
\o_ram_wdata[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(7),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(7),
      O => o_ram_wdata(7)
    );
\o_ram_wdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(8),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(8),
      O => o_ram_wdata(8)
    );
\o_ram_wdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wdata(9),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wdata(9),
      O => o_ram_wdata(9)
    );
o_ram_wlast_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wlast,
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wlast,
      O => \^o_ram_wlast\
    );
\o_ram_wstrb[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(0),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(0),
      O => o_ram_wstrb(0)
    );
\o_ram_wstrb[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(1),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(1),
      O => o_ram_wstrb(1)
    );
\o_ram_wstrb[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(2),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(2),
      O => o_ram_wstrb(2)
    );
\o_ram_wstrb[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(3),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(3),
      O => o_ram_wstrb(3)
    );
\o_ram_wstrb[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(4),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(4),
      O => o_ram_wstrb(4)
    );
\o_ram_wstrb[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(5),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(5),
      O => o_ram_wstrb(5)
    );
\o_ram_wstrb[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(6),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(6),
      O => o_ram_wstrb(6)
    );
\o_ram_wstrb[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_sb_wstrb(7),
      I2 => \o_ram_wdata[63]_INST_0_i_2_n_0\,
      I3 => i_lsu_wstrb(7),
      O => o_ram_wstrb(7)
    );
o_ram_wvalid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \gen_mux.mst_w_valid0\,
      I1 => status_cnt_q_reg(0),
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(3),
      I4 => status_cnt_q_reg(2),
      O => \^o_ram_wvalid\
    );
o_ram_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F8080808080"
    )
        port map (
      I0 => i_sb_wvalid,
      I1 => o_ram_wvalid_0,
      I2 => \o_ram_wdata[63]_INST_0_i_3_n_0\,
      I3 => \o_ram_wdata[63]_INST_0_i_4_n_0\,
      I4 => o_ram_wvalid_1,
      I5 => i_lsu_wvalid,
      O => \gen_mux.mst_w_valid0\
    );
o_sb_wready_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \o_ram_wdata[63]_INST_0_i_1_n_0\,
      I1 => i_ram_wready,
      I2 => status_cnt_q_reg(0),
      I3 => status_cnt_q_reg(1),
      I4 => status_cnt_q_reg(3),
      I5 => status_cnt_q_reg(2),
      O => i_ram_wready_1
    );
\read_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => read_pointer_q(0),
      O => \read_pointer_q[0]_i_1__0_n_0\
    );
\read_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F20"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(2),
      I2 => read_pointer_q0,
      I3 => read_pointer_q(1),
      O => \read_pointer_q[1]_i_1__0_n_0\
    );
\read_pointer_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F80"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      I2 => read_pointer_q0,
      I3 => read_pointer_q(2),
      O => \read_pointer_q[2]_i_1__0_n_0\
    );
\read_pointer_q[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_ram_wready,
      I1 => \^o_ram_wlast\,
      I2 => \^o_ram_wvalid\,
      I3 => \gen_mux.w_fifo_empty\,
      O => read_pointer_q0
    );
\read_pointer_q[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => status_cnt_q_reg(2),
      I1 => status_cnt_q_reg(3),
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(0),
      O => \gen_mux.w_fifo_empty\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \read_pointer_q[0]_i_1__0_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \read_pointer_q[1]_i_1__0_n_0\,
      Q => read_pointer_q(1)
    );
\read_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \read_pointer_q[2]_i_1__0_n_0\,
      Q => read_pointer_q(2)
    );
\status_cnt_q[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_cnt_q_reg(0),
      O => \status_cnt_q[0]_i_1__2_n_0\
    );
\status_cnt_q[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => status_cnt_q_reg(0),
      I1 => read_pointer_q0,
      I2 => status_cnt_q_reg(1),
      O => \status_cnt_q[1]_i_1__1_n_0\
    );
\status_cnt_q[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => status_cnt_q_reg(1),
      I2 => status_cnt_q_reg(0),
      I3 => status_cnt_q_reg(2),
      O => \status_cnt_q[2]_i_1__5_n_0\
    );
\status_cnt_q[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => read_pointer_q0,
      O => status_cnt_n
    );
\status_cnt_q[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => status_cnt_q_reg(1),
      I2 => status_cnt_q_reg(0),
      I3 => status_cnt_q_reg(3),
      I4 => status_cnt_q_reg(2),
      O => \status_cnt_q[3]_i_2__0_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[0]_i_1__2_n_0\,
      Q => status_cnt_q_reg(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[1]_i_1__1_n_0\,
      Q => status_cnt_q_reg(1)
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[2]_i_1__5_n_0\,
      Q => status_cnt_q_reg(2)
    );
\status_cnt_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \mem_q_reg[0][0]_0\,
      D => \status_cnt_q[3]_i_2__0_n_0\,
      Q => status_cnt_q_reg(3)
    );
\write_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(0),
      O => \write_pointer_q[0]_i_1__0_n_0\
    );
\write_pointer_q[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F20"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q0,
      I3 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_1__0_n_0\
    );
\write_pointer_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q0,
      I3 => write_pointer_q(2),
      O => \write_pointer_q[2]_i_1__0_n_0\
    );
\write_pointer_q[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440444"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_q\,
      I1 => \^gen_mux.lock_aw_valid_d0\,
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(2),
      I4 => status_cnt_q_reg(0),
      I5 => status_cnt_q_reg(3),
      O => write_pointer_q0
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \write_pointer_q[0]_i_1__0_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \write_pointer_q[1]_i_1__0_n_0\,
      Q => write_pointer_q(1)
    );
\write_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]_0\,
      D => \write_pointer_q[2]_i_1__0_n_0\,
      Q => write_pointer_q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3_107\ is
  port (
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    o_wready_reg : out STD_LOGIC;
    o_wready_reg_0 : out STD_LOGIC;
    o_wb_adr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_full_q_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_sb_wdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_wstrb_0_sp_1 : out STD_LOGIC;
    o_wready_reg_1 : out STD_LOGIC;
    \slv_resps[2][0][aw_ready]\ : out STD_LOGIC;
    \gen_mux.w_fifo_full\ : out STD_LOGIC;
    \slv_resps[1][0][aw_ready]\ : out STD_LOGIC;
    \gen_mux.lock_aw_valid_d0\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : in STD_LOGIC;
    io_wready : in STD_LOGIC;
    \mem_q_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_wb_cyc_reg : in STD_LOGIC;
    o_wb_cyc_reg_0 : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \read_pointer_q_reg[3]\ : in STD_LOGIC;
    \read_pointer_q_reg[3]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[3]_1\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_3\ : in STD_LOGIC;
    \gen_mux.lock_aw_valid_q\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in6_in : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    \o_wb_adr[2]_i_2_0\ : in STD_LOGIC;
    \o_wb_adr[2]_i_2_1\ : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3_107\ : entity is "fifo_v3";
end \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3_107\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3_107\ is
  signal \^gen_mux.lock_aw_valid_d0\ : STD_LOGIC;
  signal \gen_mux.mst_w_valid0\ : STD_LOGIC;
  signal \gen_mux.w_fifo_empty\ : STD_LOGIC;
  signal \^gen_mux.w_fifo_full\ : STD_LOGIC;
  signal i_lsu_wstrb_0_sn_1 : STD_LOGIC;
  signal io_wdata : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal io_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_q[0][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mem_q[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[1][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mem_q[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_q[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mem_q[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[4][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_q[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q[5][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mem_q[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_q_reg[0]_77\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[1]_76\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[2]_75\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[3]_74\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[4]_73\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[5]_72\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal o_lsu_wready_INST_0_i_17_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_18_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_19_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_20_n_0 : STD_LOGIC;
  signal o_lsu_wready_INST_0_i_7_n_0 : STD_LOGIC;
  signal o_sb_wready_INST_0_i_13_n_0 : STD_LOGIC;
  signal \o_wb_sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \o_wb_sel[1]_i_2_n_0\ : STD_LOGIC;
  signal \o_wb_sel[1]_i_3_n_0\ : STD_LOGIC;
  signal \o_wb_sel[2]_i_2_n_0\ : STD_LOGIC;
  signal \o_wb_sel[3]_i_4_n_0\ : STD_LOGIC;
  signal \o_wb_sel[3]_i_5_n_0\ : STD_LOGIC;
  signal read_pointer_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_pointer_q0 : STD_LOGIC;
  signal \read_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_pointer_q[2]_i_3_n_0\ : STD_LOGIC;
  signal status_cnt_n : STD_LOGIC;
  signal \status_cnt_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \status_cnt_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \status_cnt_q[3]_i_2_n_0\ : STD_LOGIC;
  signal status_cnt_q_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal write_pointer_q0 : STD_LOGIC;
  signal \write_pointer_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_pointer_q[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \o_wb_adr[2]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \read_pointer_q[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \read_pointer_q[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \read_pointer_q[3]_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \status_cnt_q[1]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \status_cnt_q[3]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \write_pointer_q[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \write_pointer_q[2]_i_1\ : label is "soft_lutpair29";
begin
  \gen_mux.lock_aw_valid_d0\ <= \^gen_mux.lock_aw_valid_d0\;
  \gen_mux.w_fifo_full\ <= \^gen_mux.w_fifo_full\;
  i_lsu_wstrb_0_sp_1 <= i_lsu_wstrb_0_sn_1;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => status_cnt_q_reg(3),
      I1 => status_cnt_q_reg(0),
      I2 => status_cnt_q_reg(2),
      I3 => status_cnt_q_reg(1),
      O => \^gen_mux.w_fifo_full\
    );
\gen_spill_reg.a_full_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEE0EEE"
    )
        port map (
      I0 => D(1),
      I1 => D(0),
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(2),
      I4 => status_cnt_q_reg(0),
      I5 => status_cnt_q_reg(3),
      O => \^gen_mux.lock_aw_valid_d0\
    );
\gen_spill_reg.b_full_q_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C400C400C400"
    )
        port map (
      I0 => \^gen_mux.w_fifo_full\,
      I1 => \gen_demux.lock_aw_valid_q_i_3\,
      I2 => \gen_mux.lock_aw_valid_q\,
      I3 => D(0),
      I4 => D(1),
      I5 => p_0_in6_in,
      O => \slv_resps[1][0][aw_ready]\
    );
\gen_spill_reg.b_full_q_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C400C000C400C0"
    )
        port map (
      I0 => \^gen_mux.w_fifo_full\,
      I1 => \gen_demux.lock_aw_valid_q_i_3\,
      I2 => \gen_mux.lock_aw_valid_q\,
      I3 => D(0),
      I4 => D(1),
      I5 => p_0_in6_in,
      O => \slv_resps[2][0][aw_ready]\
    );
\mem_q[0][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[0]_77\(0),
      O => \mem_q[0][0]_i_1__5_n_0\
    );
\mem_q[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[0]_77\(1),
      O => \mem_q[0][1]_i_1_n_0\
    );
\mem_q[1][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[1]_76\(0),
      O => \mem_q[1][0]_i_1__3_n_0\
    );
\mem_q[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[1]_76\(1),
      O => \mem_q[1][1]_i_1_n_0\
    );
\mem_q[2][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[2]_75\(0),
      O => \mem_q[2][0]_i_1__2_n_0\
    );
\mem_q[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(1),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[2]_75\(1),
      O => \mem_q[2][1]_i_1_n_0\
    );
\mem_q[3][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00400000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[3]_74\(0),
      O => \mem_q[3][0]_i_1__2_n_0\
    );
\mem_q[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(1),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(2),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[3]_74\(1),
      O => \mem_q[3][1]_i_1_n_0\
    );
\mem_q[4][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[4]_73\(0),
      O => \mem_q[4][0]_i_1__1_n_0\
    );
\mem_q[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q(2),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[4]_73\(1),
      O => \mem_q[4][1]_i_1_n_0\
    );
\mem_q[5][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00400000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[5]_72\(0),
      O => \mem_q[5][0]_i_1__1_n_0\
    );
\mem_q[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \mem_q_reg[0][0]_0\(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q(0),
      I3 => write_pointer_q(1),
      I4 => write_pointer_q0,
      I5 => \mem_q_reg[5]_72\(1),
      O => \mem_q[5][1]_i_1_n_0\
    );
\mem_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[0][0]_i_1__5_n_0\,
      Q => \mem_q_reg[0]_77\(0)
    );
\mem_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[0][1]_i_1_n_0\,
      Q => \mem_q_reg[0]_77\(1)
    );
\mem_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[1][0]_i_1__3_n_0\,
      Q => \mem_q_reg[1]_76\(0)
    );
\mem_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[1][1]_i_1_n_0\,
      Q => \mem_q_reg[1]_76\(1)
    );
\mem_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[2][0]_i_1__2_n_0\,
      Q => \mem_q_reg[2]_75\(0)
    );
\mem_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[2][1]_i_1_n_0\,
      Q => \mem_q_reg[2]_75\(1)
    );
\mem_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[3][0]_i_1__2_n_0\,
      Q => \mem_q_reg[3]_74\(0)
    );
\mem_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[3][1]_i_1_n_0\,
      Q => \mem_q_reg[3]_74\(1)
    );
\mem_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[4][0]_i_1__1_n_0\,
      Q => \mem_q_reg[4]_73\(0)
    );
\mem_q_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[4][1]_i_1_n_0\,
      Q => \mem_q_reg[4]_73\(1)
    );
\mem_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[5][0]_i_1__1_n_0\,
      Q => \mem_q_reg[5]_72\(0)
    );
\mem_q_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \mem_q[5][1]_i_1_n_0\,
      Q => \mem_q_reg[5]_72\(1)
    );
o_lsu_wready_INST_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[5]_72\(0),
      I1 => read_pointer_q(0),
      I2 => \mem_q_reg[4]_73\(0),
      I3 => read_pointer_q(2),
      I4 => o_lsu_wready_INST_0_i_19_n_0,
      O => o_lsu_wready_INST_0_i_17_n_0
    );
o_lsu_wready_INST_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mem_q_reg[5]_72\(1),
      I1 => read_pointer_q(0),
      I2 => \mem_q_reg[4]_73\(1),
      I3 => read_pointer_q(2),
      I4 => o_lsu_wready_INST_0_i_20_n_0,
      O => o_lsu_wready_INST_0_i_18_n_0
    );
o_lsu_wready_INST_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_74\(0),
      I1 => \mem_q_reg[2]_75\(0),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_76\(0),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_77\(0),
      O => o_lsu_wready_INST_0_i_19_n_0
    );
o_lsu_wready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => o_lsu_wready_INST_0_i_7_n_0,
      I1 => io_wready,
      I2 => status_cnt_q_reg(0),
      I3 => status_cnt_q_reg(1),
      I4 => status_cnt_q_reg(3),
      I5 => status_cnt_q_reg(2),
      O => o_wready_reg
    );
o_lsu_wready_INST_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_q_reg[3]_74\(1),
      I1 => \mem_q_reg[2]_75\(1),
      I2 => read_pointer_q(1),
      I3 => \mem_q_reg[1]_76\(1),
      I4 => read_pointer_q(0),
      I5 => \mem_q_reg[0]_77\(1),
      O => o_lsu_wready_INST_0_i_20_n_0
    );
o_lsu_wready_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => o_lsu_wready_INST_0_i_17_n_0,
      I1 => o_lsu_wready_INST_0_i_18_n_0,
      O => o_lsu_wready_INST_0_i_7_n_0
    );
o_sb_wready_INST_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => o_lsu_wready_INST_0_i_18_n_0,
      I1 => o_lsu_wready_INST_0_i_17_n_0,
      O => o_sb_wready_INST_0_i_13_n_0
    );
o_sb_wready_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => io_wready,
      I2 => status_cnt_q_reg(0),
      I3 => status_cnt_q_reg(1),
      I4 => status_cnt_q_reg(3),
      I5 => status_cnt_q_reg(2),
      O => o_wready_reg_0
    );
\o_wb_adr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \gen_mux.mst_w_valid0\,
      I1 => status_cnt_q_reg(0),
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(3),
      I4 => status_cnt_q_reg(2),
      O => \^status_cnt_q_reg[0]_0\
    );
\o_wb_adr[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F8080808080"
    )
        port map (
      I0 => i_sb_wvalid,
      I1 => \o_wb_adr[2]_i_2_0\,
      I2 => o_lsu_wready_INST_0_i_18_n_0,
      I3 => o_lsu_wready_INST_0_i_17_n_0,
      I4 => \o_wb_adr[2]_i_2_1\,
      I5 => i_lsu_wvalid,
      O => \gen_mux.mst_w_valid0\
    );
o_wb_cyc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^status_cnt_q_reg[0]_0\,
      I1 => o_wb_cyc_reg,
      I2 => o_wb_cyc_reg_0,
      O => o_wb_adr(0)
    );
\o_wb_dat[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(0),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(0),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(32),
      O => \i_sb_wdata[31]\(0)
    );
\o_wb_dat[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(32),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(32),
      O => io_wdata(32)
    );
\o_wb_dat[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(10),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(10),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(42),
      O => \i_sb_wdata[31]\(10)
    );
\o_wb_dat[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(42),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(42),
      O => io_wdata(42)
    );
\o_wb_dat[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(11),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(11),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(43),
      O => \i_sb_wdata[31]\(11)
    );
\o_wb_dat[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(43),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(43),
      O => io_wdata(43)
    );
\o_wb_dat[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(12),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(12),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(44),
      O => \i_sb_wdata[31]\(12)
    );
\o_wb_dat[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(44),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(44),
      O => io_wdata(44)
    );
\o_wb_dat[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(13),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(13),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(45),
      O => \i_sb_wdata[31]\(13)
    );
\o_wb_dat[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(45),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(45),
      O => io_wdata(45)
    );
\o_wb_dat[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(14),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(14),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(46),
      O => \i_sb_wdata[31]\(14)
    );
\o_wb_dat[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(46),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(46),
      O => io_wdata(46)
    );
\o_wb_dat[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(15),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(15),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(47),
      O => \i_sb_wdata[31]\(15)
    );
\o_wb_dat[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(47),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(47),
      O => io_wdata(47)
    );
\o_wb_dat[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(16),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(16),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(48),
      O => \i_sb_wdata[31]\(16)
    );
\o_wb_dat[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(48),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(48),
      O => io_wdata(48)
    );
\o_wb_dat[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(17),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(17),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(49),
      O => \i_sb_wdata[31]\(17)
    );
\o_wb_dat[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(49),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(49),
      O => io_wdata(49)
    );
\o_wb_dat[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(18),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(18),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(50),
      O => \i_sb_wdata[31]\(18)
    );
\o_wb_dat[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(50),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(50),
      O => io_wdata(50)
    );
\o_wb_dat[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(19),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(19),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(51),
      O => \i_sb_wdata[31]\(19)
    );
\o_wb_dat[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(51),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(51),
      O => io_wdata(51)
    );
\o_wb_dat[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(1),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(1),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(33),
      O => \i_sb_wdata[31]\(1)
    );
\o_wb_dat[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(33),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(33),
      O => io_wdata(33)
    );
\o_wb_dat[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(20),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(20),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(52),
      O => \i_sb_wdata[31]\(20)
    );
\o_wb_dat[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(52),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(52),
      O => io_wdata(52)
    );
\o_wb_dat[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(21),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(21),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(53),
      O => \i_sb_wdata[31]\(21)
    );
\o_wb_dat[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(53),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(53),
      O => io_wdata(53)
    );
\o_wb_dat[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(22),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(22),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(54),
      O => \i_sb_wdata[31]\(22)
    );
\o_wb_dat[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(54),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(54),
      O => io_wdata(54)
    );
\o_wb_dat[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(23),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(23),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(55),
      O => \i_sb_wdata[31]\(23)
    );
\o_wb_dat[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(55),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(55),
      O => io_wdata(55)
    );
\o_wb_dat[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(24),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(24),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(56),
      O => \i_sb_wdata[31]\(24)
    );
\o_wb_dat[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(56),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(56),
      O => io_wdata(56)
    );
\o_wb_dat[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(25),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(25),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(57),
      O => \i_sb_wdata[31]\(25)
    );
\o_wb_dat[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(57),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(57),
      O => io_wdata(57)
    );
\o_wb_dat[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(26),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(26),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(58),
      O => \i_sb_wdata[31]\(26)
    );
\o_wb_dat[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(58),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(58),
      O => io_wdata(58)
    );
\o_wb_dat[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(27),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(27),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(59),
      O => \i_sb_wdata[31]\(27)
    );
\o_wb_dat[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(59),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(59),
      O => io_wdata(59)
    );
\o_wb_dat[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(28),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(28),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(60),
      O => \i_sb_wdata[31]\(28)
    );
\o_wb_dat[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(60),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(60),
      O => io_wdata(60)
    );
\o_wb_dat[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(29),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(29),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(61),
      O => \i_sb_wdata[31]\(29)
    );
\o_wb_dat[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(61),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(61),
      O => io_wdata(61)
    );
\o_wb_dat[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(2),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(2),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(34),
      O => \i_sb_wdata[31]\(2)
    );
\o_wb_dat[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(34),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(34),
      O => io_wdata(34)
    );
\o_wb_dat[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(30),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(30),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(62),
      O => \i_sb_wdata[31]\(30)
    );
\o_wb_dat[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(62),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(62),
      O => io_wdata(62)
    );
\o_wb_dat[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(31),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(31),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(63),
      O => \i_sb_wdata[31]\(31)
    );
\o_wb_dat[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_wb_sel[3]_i_4_n_0\,
      I1 => \o_wb_sel[1]_i_2_n_0\,
      O => i_lsu_wstrb_0_sn_1
    );
\o_wb_dat[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(63),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(63),
      O => io_wdata(63)
    );
\o_wb_dat[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(3),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(3),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(35),
      O => \i_sb_wdata[31]\(3)
    );
\o_wb_dat[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(35),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(35),
      O => io_wdata(35)
    );
\o_wb_dat[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(4),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(4),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(36),
      O => \i_sb_wdata[31]\(4)
    );
\o_wb_dat[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(36),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(36),
      O => io_wdata(36)
    );
\o_wb_dat[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(5),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(5),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(37),
      O => \i_sb_wdata[31]\(5)
    );
\o_wb_dat[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(37),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(37),
      O => io_wdata(37)
    );
\o_wb_dat[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(6),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(6),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(38),
      O => \i_sb_wdata[31]\(6)
    );
\o_wb_dat[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(38),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(38),
      O => io_wdata(38)
    );
\o_wb_dat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(7),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(7),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(39),
      O => \i_sb_wdata[31]\(7)
    );
\o_wb_dat[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(39),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(39),
      O => io_wdata(39)
    );
\o_wb_dat[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(8),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(8),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(40),
      O => \i_sb_wdata[31]\(8)
    );
\o_wb_dat[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(40),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(40),
      O => io_wdata(40)
    );
\o_wb_dat[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(9),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(9),
      I4 => i_lsu_wstrb_0_sn_1,
      I5 => io_wdata(41),
      O => \i_sb_wdata[31]\(9)
    );
\o_wb_dat[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wdata(41),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wdata(41),
      O => io_wdata(41)
    );
\o_wb_sel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAAAA"
    )
        port map (
      I0 => o_wb_cyc_reg_0,
      I1 => \o_wb_sel[1]_i_2_n_0\,
      I2 => \o_wb_sel[0]_i_2_n_0\,
      I3 => io_wstrb(0),
      I4 => o_wb_cyc_reg,
      O => \gen_spill_reg.b_full_q_reg\(0)
    );
\o_wb_sel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000ECC0A000A00"
    )
        port map (
      I0 => i_lsu_wstrb(4),
      I1 => i_sb_wstrb(4),
      I2 => i_lsu_wstrb(1),
      I3 => o_lsu_wready_INST_0_i_7_n_0,
      I4 => i_sb_wstrb(1),
      I5 => o_sb_wready_INST_0_i_13_n_0,
      O => \o_wb_sel[0]_i_2_n_0\
    );
\o_wb_sel[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wstrb(0),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wstrb(0),
      O => io_wstrb(0)
    );
\o_wb_sel[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAAAA"
    )
        port map (
      I0 => o_wb_cyc_reg_0,
      I1 => \o_wb_sel[1]_i_2_n_0\,
      I2 => \o_wb_sel[1]_i_3_n_0\,
      I3 => io_wstrb(1),
      I4 => o_wb_cyc_reg,
      O => \gen_spill_reg.b_full_q_reg\(1)
    );
\o_wb_sel[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFECCFA00FA00"
    )
        port map (
      I0 => i_lsu_wstrb(2),
      I1 => i_sb_wstrb(2),
      I2 => i_lsu_wstrb(3),
      I3 => o_lsu_wready_INST_0_i_7_n_0,
      I4 => i_sb_wstrb(3),
      I5 => o_sb_wready_INST_0_i_13_n_0,
      O => \o_wb_sel[1]_i_2_n_0\
    );
\o_wb_sel[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000ECC0A000A00"
    )
        port map (
      I0 => i_lsu_wstrb(5),
      I1 => i_sb_wstrb(5),
      I2 => i_lsu_wstrb(0),
      I3 => o_lsu_wready_INST_0_i_7_n_0,
      I4 => i_sb_wstrb(0),
      I5 => o_sb_wready_INST_0_i_13_n_0,
      O => \o_wb_sel[1]_i_3_n_0\
    );
\o_wb_sel[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wstrb(1),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wstrb(1),
      O => io_wstrb(1)
    );
\o_wb_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAAAA"
    )
        port map (
      I0 => o_wb_cyc_reg_0,
      I1 => \o_wb_sel[3]_i_4_n_0\,
      I2 => \o_wb_sel[2]_i_2_n_0\,
      I3 => io_wstrb(2),
      I4 => o_wb_cyc_reg,
      O => \gen_spill_reg.b_full_q_reg\(2)
    );
\o_wb_sel[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000ECC0A000A00"
    )
        port map (
      I0 => i_lsu_wstrb(6),
      I1 => i_sb_wstrb(6),
      I2 => i_lsu_wstrb(3),
      I3 => o_lsu_wready_INST_0_i_7_n_0,
      I4 => i_sb_wstrb(3),
      I5 => o_sb_wready_INST_0_i_13_n_0,
      O => \o_wb_sel[2]_i_2_n_0\
    );
\o_wb_sel[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wstrb(2),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wstrb(2),
      O => io_wstrb(2)
    );
\o_wb_sel[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAAAA"
    )
        port map (
      I0 => o_wb_cyc_reg_0,
      I1 => \o_wb_sel[3]_i_4_n_0\,
      I2 => \o_wb_sel[3]_i_5_n_0\,
      I3 => io_wstrb(3),
      I4 => o_wb_cyc_reg,
      O => \gen_spill_reg.b_full_q_reg\(3)
    );
\o_wb_sel[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFECCFA00FA00"
    )
        port map (
      I0 => i_lsu_wstrb(0),
      I1 => i_sb_wstrb(0),
      I2 => i_lsu_wstrb(1),
      I3 => o_lsu_wready_INST_0_i_7_n_0,
      I4 => i_sb_wstrb(1),
      I5 => o_sb_wready_INST_0_i_13_n_0,
      O => \o_wb_sel[3]_i_4_n_0\
    );
\o_wb_sel[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000ECC0A000A00"
    )
        port map (
      I0 => i_lsu_wstrb(7),
      I1 => i_sb_wstrb(7),
      I2 => i_lsu_wstrb(2),
      I3 => o_lsu_wready_INST_0_i_7_n_0,
      I4 => i_sb_wstrb(2),
      I5 => o_sb_wready_INST_0_i_13_n_0,
      O => \o_wb_sel[3]_i_5_n_0\
    );
\o_wb_sel[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => o_sb_wready_INST_0_i_13_n_0,
      I1 => i_sb_wstrb(3),
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_lsu_wstrb(3),
      O => io_wstrb(3)
    );
\read_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => read_pointer_q(0),
      O => \read_pointer_q[0]_i_1_n_0\
    );
\read_pointer_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F20"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(2),
      I2 => read_pointer_q0,
      I3 => read_pointer_q(1),
      O => \read_pointer_q[1]_i_1_n_0\
    );
\read_pointer_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F80"
    )
        port map (
      I0 => read_pointer_q(0),
      I1 => read_pointer_q(1),
      I2 => read_pointer_q0,
      I3 => read_pointer_q(2),
      O => \read_pointer_q[2]_i_1_n_0\
    );
\read_pointer_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \read_pointer_q[2]_i_3_n_0\,
      I1 => \^status_cnt_q_reg[0]_0\,
      I2 => status_cnt_q_reg(0),
      I3 => status_cnt_q_reg(1),
      I4 => status_cnt_q_reg(3),
      I5 => status_cnt_q_reg(2),
      O => read_pointer_q0
    );
\read_pointer_q[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => io_wready,
      I1 => i_lsu_wlast,
      I2 => o_lsu_wready_INST_0_i_7_n_0,
      I3 => i_sb_wlast,
      I4 => o_sb_wready_INST_0_i_13_n_0,
      O => \read_pointer_q[2]_i_3_n_0\
    );
\read_pointer_q[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008FF00000800"
    )
        port map (
      I0 => o_lsu_wready_INST_0_i_7_n_0,
      I1 => io_wready,
      I2 => \gen_mux.w_fifo_empty\,
      I3 => \read_pointer_q_reg[3]\,
      I4 => \read_pointer_q_reg[3]_0\,
      I5 => \read_pointer_q_reg[3]_1\,
      O => o_wready_reg_1
    );
\read_pointer_q[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => status_cnt_q_reg(2),
      I1 => status_cnt_q_reg(3),
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(0),
      O => \gen_mux.w_fifo_empty\
    );
\read_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \read_pointer_q[0]_i_1_n_0\,
      Q => read_pointer_q(0)
    );
\read_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \read_pointer_q[1]_i_1_n_0\,
      Q => read_pointer_q(1)
    );
\read_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \read_pointer_q[2]_i_1_n_0\,
      Q => read_pointer_q(2)
    );
\status_cnt_q[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_cnt_q_reg(0),
      O => \status_cnt_q[0]_i_1__1_n_0\
    );
\status_cnt_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => status_cnt_q_reg(0),
      I1 => read_pointer_q0,
      I2 => status_cnt_q_reg(1),
      O => \status_cnt_q[1]_i_1__0_n_0\
    );
\status_cnt_q[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => status_cnt_q_reg(0),
      I1 => read_pointer_q0,
      I2 => status_cnt_q_reg(2),
      I3 => status_cnt_q_reg(1),
      O => \status_cnt_q[2]_i_1__1_n_0\
    );
\status_cnt_q[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => read_pointer_q0,
      O => status_cnt_n
    );
\status_cnt_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => read_pointer_q0,
      I1 => status_cnt_q_reg(0),
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(3),
      I4 => status_cnt_q_reg(2),
      O => \status_cnt_q[3]_i_2_n_0\
    );
\status_cnt_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[0]_i_1__1_n_0\,
      Q => status_cnt_q_reg(0)
    );
\status_cnt_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[1]_i_1__0_n_0\,
      Q => status_cnt_q_reg(1)
    );
\status_cnt_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[2]_i_1__1_n_0\,
      Q => status_cnt_q_reg(2)
    );
\status_cnt_q_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => status_cnt_n,
      CLR => \status_cnt_q_reg[0]_1\,
      D => \status_cnt_q[3]_i_2_n_0\,
      Q => status_cnt_q_reg(3)
    );
\write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_pointer_q0,
      I1 => write_pointer_q(0),
      O => \write_pointer_q[0]_i_1_n_0\
    );
\write_pointer_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F20"
    )
        port map (
      I0 => write_pointer_q(0),
      I1 => write_pointer_q(2),
      I2 => write_pointer_q0,
      I3 => write_pointer_q(1),
      O => \write_pointer_q[1]_i_1_n_0\
    );
\write_pointer_q[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => write_pointer_q(1),
      I1 => write_pointer_q(0),
      I2 => write_pointer_q0,
      I3 => write_pointer_q(2),
      O => \write_pointer_q[2]_i_1_n_0\
    );
\write_pointer_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440444"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_q\,
      I1 => \^gen_mux.lock_aw_valid_d0\,
      I2 => status_cnt_q_reg(1),
      I3 => status_cnt_q_reg(2),
      I4 => status_cnt_q_reg(0),
      I5 => status_cnt_q_reg(3),
      O => write_pointer_q0
    );
\write_pointer_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \write_pointer_q[0]_i_1_n_0\,
      Q => write_pointer_q(0)
    );
\write_pointer_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \write_pointer_q[1]_i_1_n_0\,
      Q => write_pointer_q(1)
    );
\write_pointer_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_1\,
      D => \write_pointer_q[2]_i_1_n_0\,
      Q => write_pointer_q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_rr_arb_tree is
  port (
    \gen_arbiter.rr_q_reg[1]_0\ : out STD_LOGIC;
    i_sb_bready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    i_sb_bready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_8 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_12 : out STD_LOGIC;
    i_sb_bready_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_14 : out STD_LOGIC;
    i_sb_bready_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_bready_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cs_reg[1]\ : out STD_LOGIC;
    io_bready : out STD_LOGIC;
    o_sb_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.data_nodes[1][id]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_ram_bready : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_sb_bready : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    o_wb_adr : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_rready : in STD_LOGIC;
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC;
    io_bvalid : in STD_LOGIC;
    i_ram_bvalid : in STD_LOGIC;
    o_ram_bready_0 : in STD_LOGIC;
    o_ram_bready_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_rr_arb_tree : entity is "rr_arb_tree";
end BD_intcon_wrapper_bd_0_0_rr_arb_tree;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_rr_arb_tree is
  signal \counter_q[4]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__21_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__22_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__23_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__35_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.req_nodes_1__0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \^io_bready\ : STD_LOGIC;
  signal o_sb_bvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal o_sb_bvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal p_0_in2_out : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^status_cnt_q_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__31\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__32\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__33\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__34\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__70\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__71\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__72\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__73\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__75\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__76\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__77\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__79\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__80\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__81\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__21\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__41\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__9\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of o_ram_bready_INST_0_i_1 : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \o_sb_bresp[0]_INST_0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \o_sb_bresp[1]_INST_0\ : label is "soft_lutpair534";
begin
  \gen_arbiter.rr_q_reg[1]_0\ <= \^gen_arbiter.rr_q_reg[1]_0\;
  io_bready <= \^io_bready\;
  \status_cnt_q_reg[1]\ <= \^status_cnt_q_reg[1]\;
\FSM_sequential_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => o_wb_adr(0),
      I1 => \^io_bready\,
      I2 => cs(1),
      I3 => cs(2),
      I4 => io_rready,
      I5 => cs(0),
      O => \FSM_sequential_cs_reg[1]\
    );
\counter_q[3]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      I5 => \counter_q_reg[0]_0\,
      O => i_sb_bready_8
    );
\counter_q[3]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      I5 => \counter_q_reg[0]_1\,
      O => i_sb_bready_12
    );
\counter_q[4]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_sb_bready,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \counter_q[4]_i_3__21_n_0\,
      I3 => \counter_q_reg[0]\,
      I4 => \counter_q[4]_i_3__16_n_0\,
      O => i_sb_bready_0(0)
    );
\counter_q[4]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_sb_bready,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \counter_q[4]_i_3__21_n_0\,
      I3 => \counter_q_reg[0]\,
      I4 => \counter_q[4]_i_3__22_n_0\,
      O => i_sb_bready_1(0)
    );
\counter_q[4]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_sb_bready,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \counter_q[4]_i_3__21_n_0\,
      I3 => \counter_q_reg[0]\,
      I4 => \counter_q[4]_i_3__23_n_0\,
      O => i_sb_bready_2(0)
    );
\counter_q[4]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_sb_bready,
      I1 => \^status_cnt_q_reg[1]\,
      I2 => \counter_q[4]_i_3__21_n_0\,
      I3 => \counter_q_reg[0]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      O => i_sb_bready_3(0)
    );
\counter_q[4]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \counter_q[4]_i_3__21_n_0\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      O => i_sb_bready_4(0)
    );
\counter_q[4]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \counter_q[4]_i_3__21_n_0\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__23_n_0\,
      O => i_sb_bready_5(0)
    );
\counter_q[4]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \counter_q[4]_i_3__21_n_0\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__22_n_0\,
      O => i_sb_bready_6(0)
    );
\counter_q[4]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \counter_q[4]_i_3__21_n_0\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__16_n_0\,
      O => i_sb_bready_7(0)
    );
\counter_q[4]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      I5 => \counter_q_reg[0]_0\,
      O => E(0)
    );
\counter_q[4]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__16_n_0\,
      O => i_sb_bready_9(0)
    );
\counter_q[4]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__22_n_0\,
      O => i_sb_bready_10(0)
    );
\counter_q[4]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__23_n_0\,
      O => i_sb_bready_11(0)
    );
\counter_q[4]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00004000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      I5 => \counter_q_reg[0]_1\,
      O => i_sb_bready_13(0)
    );
\counter_q[4]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__23_n_0\,
      O => i_sb_bready_15(0)
    );
\counter_q[4]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__22_n_0\,
      O => i_sb_bready_16(0)
    );
\counter_q[4]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_3__16_n_0\,
      O => i_sb_bready_17(0)
    );
\counter_q[4]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFF3F3F5FFFFFF"
    )
        port map (
      I0 => i_ram_bid(3),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(3),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_bid(2),
      I4 => p_0_in2_out,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(2),
      O => \counter_q[4]_i_3__16_n_0\
    );
\counter_q[4]_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1),
      I1 => p_0_in2_out,
      I2 => i_ram_bid(1),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => \counter_q[4]_i_3__21_n_0\
    );
\counter_q[4]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFCFCFAFFFFFF"
    )
        port map (
      I0 => i_ram_bid(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(2),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_bid(3),
      I4 => p_0_in2_out,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(3),
      O => \counter_q[4]_i_3__22_n_0\
    );
\counter_q[4]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFCFCFAFFFFFF"
    )
        port map (
      I0 => i_ram_bid(3),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(3),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_bid(2),
      I4 => p_0_in2_out,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(2),
      O => \counter_q[4]_i_3__23_n_0\
    );
\counter_q[4]_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
        port map (
      I0 => i_ram_bid(3),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(3),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_bid(2),
      I4 => p_0_in2_out,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(2),
      O => \counter_q[4]_i_4__35_n_0\
    );
\counter_q[4]_i_5__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      O => i_sb_bready_14
    );
\counter_q[4]_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \counter_q[4]_i_3__21_n_0\,
      I1 => \counter_q_reg[0]\,
      I2 => i_sb_bready,
      I3 => \^status_cnt_q_reg[1]\,
      I4 => \counter_q[4]_i_4__35_n_0\,
      O => p_0_in(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^status_cnt_q_reg[1]\,
      I1 => i_sb_bready,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__2_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_0\,
      D => o_sb_bvalid_INST_0_i_2_n_0,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_0\,
      D => o_sb_bvalid_INST_0_i_1_n_0,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__2_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2)
    );
\gen_arbiter.rr_q[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BF333F44CC0000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => i_sb_bready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__2_n_0\,
      I3 => o_sb_bvalid_INST_0_i_2_n_0,
      I4 => o_sb_bvalid_INST_0_i_1_n_0,
      I5 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \gen_arbiter.rr_q[0]_i_1__2_n_0\
    );
\gen_arbiter.rr_q[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333FF8080C0C0"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => i_sb_bready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__2_n_0\,
      I3 => o_sb_bvalid_INST_0_i_2_n_0,
      I4 => o_sb_bvalid_INST_0_i_1_n_0,
      I5 => p_0_in6_in,
      O => \gen_arbiter.rr_q[1]_i_1__2_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_0\,
      D => \gen_arbiter.rr_q[0]_i_1__2_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_0\,
      D => \gen_arbiter.rr_q[1]_i_1__2_n_0\,
      Q => p_0_in6_in
    );
o_bvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202F2020202020"
    )
        port map (
      I0 => p_9_in,
      I1 => p_0_in2_out,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(5),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(4),
      I4 => o_ram_bready_0,
      I5 => o_ram_bready_1,
      O => \^io_bready\
    );
o_ram_bready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => p_9_in,
      I1 => p_0_in2_out,
      I2 => i_ram_bid(5),
      I3 => i_ram_bid(4),
      I4 => o_ram_bready_0,
      I5 => o_ram_bready_1,
      O => o_ram_bready
    );
o_ram_bready_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_bready,
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => p_9_in
    );
\o_sb_bid[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A80FFFFFFFF"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I5 => \gen_arbiter.req_nodes_1__0\,
      O => \^gen_arbiter.rr_q_reg[1]_0\
    );
\o_sb_bid[0]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_ram_bid(0),
      I1 => p_0_in2_out,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(0),
      O => \gen_arbiter.data_nodes[1][id]\(0)
    );
\o_sb_bid[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF200020"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(5),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(4),
      I2 => io_bvalid,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I5 => o_sb_bvalid_INST_0_i_1_n_0,
      O => \gen_arbiter.req_nodes_1__0\
    );
\o_sb_bresp[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_bresp(0),
      I2 => p_0_in2_out,
      O => o_sb_bresp(0)
    );
\o_sb_bresp[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_bresp(1),
      I2 => p_0_in2_out,
      O => o_sb_bresp(1)
    );
\o_sb_bresp[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => o_sb_bvalid_INST_0_i_1_n_0,
      I2 => o_sb_bvalid_INST_0_i_2_n_0,
      O => p_0_in2_out
    );
o_sb_bvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEFFFE"
    )
        port map (
      I0 => o_sb_bvalid_INST_0_i_1_n_0,
      I1 => o_sb_bvalid_INST_0_i_2_n_0,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      O => \^status_cnt_q_reg[1]\
    );
o_sb_bvalid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => i_ram_bvalid,
      I3 => i_ram_bid(4),
      I4 => i_ram_bid(5),
      O => o_sb_bvalid_INST_0_i_1_n_0
    );
o_sb_bvalid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => io_bvalid,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(4),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(5),
      O => o_sb_bvalid_INST_0_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_rr_arb_tree_46 is
  port (
    o_lsu_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC;
    \bid_reg[0]\ : out STD_LOGIC;
    \bid_reg[0]_0\ : out STD_LOGIC;
    \bid_reg[1]\ : out STD_LOGIC;
    \bid_reg[3]\ : out STD_LOGIC;
    \bid_reg[0]_1\ : out STD_LOGIC;
    \bid_reg[0]_2\ : out STD_LOGIC;
    \bid_reg[0]_3\ : out STD_LOGIC;
    \bid_reg[1]_0\ : out STD_LOGIC;
    \bid_reg[1]_1\ : out STD_LOGIC;
    \bid_reg[1]_2\ : out STD_LOGIC;
    \bid_reg[1]_3\ : out STD_LOGIC;
    \bid_reg[0]_4\ : out STD_LOGIC;
    \bid_reg[0]_5\ : out STD_LOGIC;
    \bid_reg[0]_6\ : out STD_LOGIC;
    \bid_reg[0]_7\ : out STD_LOGIC;
    \bid_reg[0]_8\ : out STD_LOGIC;
    \bid_reg[0]_9\ : out STD_LOGIC;
    \bid_reg[0]_10\ : out STD_LOGIC;
    \bid_reg[0]_11\ : out STD_LOGIC;
    o_lsu_bvalid : out STD_LOGIC;
    i_lsu_bready_0 : out STD_LOGIC;
    \bid_reg[2]\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_1\ : in STD_LOGIC;
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_resps[1][2][b][id]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_bvalid : in STD_LOGIC;
    i_ram_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_rr_arb_tree_46 : entity is "rr_arb_tree";
end BD_intcon_wrapper_bd_0_0_rr_arb_tree_46;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_rr_arb_tree_46 is
  signal \^bid_reg[0]_0\ : STD_LOGIC;
  signal \^bid_reg[1]\ : STD_LOGIC;
  signal \^bid_reg[3]\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[0]_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal o_lsu_bvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__31\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__32\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__33\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__34\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__35\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__36\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__37\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__38\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__39\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__40\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__41\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__42\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__43\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__44\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__45\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__46\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \o_lsu_bresp[0]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \o_lsu_bresp[1]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of o_lsu_bvalid_INST_0 : label is "soft_lutpair382";
begin
  \bid_reg[0]_0\ <= \^bid_reg[0]_0\;
  \bid_reg[1]\ <= \^bid_reg[1]\;
  \bid_reg[3]\ <= \^bid_reg[3]\;
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\;
  \gen_arbiter.rr_q_reg[0]_0\ <= \^gen_arbiter.rr_q_reg[0]_0\;
\counter_q[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A8A8A80"
    )
        port map (
      I0 => i_lsu_bready,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      I5 => o_lsu_bvalid_INST_0_i_1_n_0,
      O => \gen_arbiter.rr_q0\
    );
\counter_q[4]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]\
    );
\counter_q[4]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_1\
    );
\counter_q[4]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_2\
    );
\counter_q[4]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_3\
    );
\counter_q[4]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^bid_reg[1]\,
      I1 => \^bid_reg[0]_0\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[1]_0\
    );
\counter_q[4]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^bid_reg[1]\,
      I1 => \^bid_reg[0]_0\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[1]_1\
    );
\counter_q[4]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^bid_reg[1]\,
      I1 => \^bid_reg[0]_0\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[1]_2\
    );
\counter_q[4]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^bid_reg[1]\,
      I1 => \^bid_reg[0]_0\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[1]_3\
    );
\counter_q[4]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_4\
    );
\counter_q[4]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_5\
    );
\counter_q[4]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_6\
    );
\counter_q[4]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_7\
    );
\counter_q[4]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_8\
    );
\counter_q[4]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \gen_arbiter.rr_q0\,
      I3 => \^bid_reg[3]\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_9\
    );
\counter_q[4]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_10\
    );
\counter_q[4]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^bid_reg[0]_0\,
      I1 => \^bid_reg[1]\,
      I2 => \^bid_reg[3]\,
      I3 => \gen_arbiter.rr_q0\,
      I4 => \counter_q_reg[0]\,
      O => \bid_reg[0]_11\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545454540"
    )
        port map (
      I0 => i_lsu_bready,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      I5 => o_lsu_bvalid_INST_0_i_1_n_0,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => io_bvalid,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(5),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(4),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => i_ram_bvalid,
      I3 => i_ram_bid(5),
      I4 => i_ram_bid(4),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2)
    );
\gen_arbiter.rr_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333BF3F4400CC00"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => i_lsu_bready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0\,
      I5 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \gen_arbiter.rr_q[0]_i_1__0_n_0\
    );
\gen_arbiter.rr_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333FF80C080C0"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => i_lsu_bready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__0_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0\,
      I5 => p_0_in6_in,
      O => \gen_arbiter.rr_q[1]_i_1__0_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_1\,
      D => \gen_arbiter.rr_q[0]_i_1__0_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_1\,
      D => \gen_arbiter.rr_q[1]_i_1__0_n_0\,
      Q => p_0_in6_in
    );
\o_lsu_bid[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(0),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_bid(0),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][b][id]\(0),
      O => \^bid_reg[0]_0\
    );
\o_lsu_bid[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(1),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_bid(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][b][id]\(1),
      O => \^bid_reg[1]\
    );
\o_lsu_bid[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(2),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_bid(2),
      O => \bid_reg[2]\
    );
\o_lsu_bid[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(3),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_bid(3),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][b][id]\(2),
      O => \^bid_reg[3]\
    );
\o_lsu_bid[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0\,
      I2 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \^gen_arbiter.rr_q_reg[0]_0\
    );
\o_lsu_bid[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202AAAAAAAAA"
    )
        port map (
      I0 => o_lsu_bvalid_INST_0_i_1_n_0,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      I5 => p_0_in6_in,
      O => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\
    );
\o_lsu_bresp[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[0]_0\,
      I1 => i_ram_bresp(0),
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_bresp(0)
    );
\o_lsu_bresp[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[0]_0\,
      I1 => i_ram_bresp(1),
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_bresp(1)
    );
o_lsu_bvalid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBBB8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      I4 => o_lsu_bvalid_INST_0_i_1_n_0,
      O => o_lsu_bvalid
    );
o_lsu_bvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(4),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(5),
      I3 => io_bvalid,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      O => o_lsu_bvalid_INST_0_i_1_n_0
    );
o_ram_bready_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i_lsu_bready,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => i_lsu_bready_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0\ is
  port (
    i_ram_rid_3_sp_1 : out STD_LOGIC;
    \i_ram_rid[3]_0\ : out STD_LOGIC;
    o_sb_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gen_arbiter.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_0\ : out STD_LOGIC;
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    i_sb_rready_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_ram_rid[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_rvalid : out STD_LOGIC;
    i_sb_rready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_12 : out STD_LOGIC;
    i_sb_rready_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_rready_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_rready : out STD_LOGIC;
    o_ram_rready : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \o_sb_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_sb_rready : in STD_LOGIC;
    err_resp0 : in STD_LOGIC;
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rlast : in STD_LOGIC;
    \slv_resps[2][2][r][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_resps[2][2][r_valid]\ : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    o_rvalid_reg : in STD_LOGIC;
    o_ram_rready_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0\ : entity is "rr_arb_tree";
end \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0\ is
  signal \counter_q[4]_i_3__17_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__18_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__24_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__25_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__26_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__27_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__28_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__36_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[0]_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal i_ram_rid_3_sn_1 : STD_LOGIC;
  signal \^o_sb_rvalid\ : STD_LOGIC;
  signal o_sb_rvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal o_sb_rvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal pop_i0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__5\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__6\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__10\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__11\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__12\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__13\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__14\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__15\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__16\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__17\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__18\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__19\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__20\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__21\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__22\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__23\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__24\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__9\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__17\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__24\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__25\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__36\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__17\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__4\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__3\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \o_sb_rdata[60]_INST_0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \o_sb_rdata[61]_INST_0\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \o_sb_rresp[0]_INST_0\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \o_sb_rresp[1]_INST_0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of o_sb_rvalid_INST_0 : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \r_busy_q_i_2__1\ : label is "soft_lutpair542";
begin
  \gen_arbiter.rr_q_reg[0]_0\ <= \^gen_arbiter.rr_q_reg[0]_0\;
  \gen_arbiter.rr_q_reg[1]_0\ <= \^gen_arbiter.rr_q_reg[1]_0\;
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  i_ram_rid_3_sp_1 <= i_ram_rid_3_sn_1;
  o_sb_rvalid <= \^o_sb_rvalid\;
\counter_q[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => \counter_q[4]_i_3__27_n_0\,
      I1 => \counter_q[4]_i_4__36_n_0\,
      I2 => pop_i0,
      I3 => \counter_q_reg[0]\,
      I4 => \gen_demux.slv_ar_ready\,
      O => i_ram_rid_3_sn_1
    );
\counter_q[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101010"
    )
        port map (
      I0 => \counter_q[4]_i_3__27_n_0\,
      I1 => \counter_q[4]_i_3__25_n_0\,
      I2 => pop_i0,
      I3 => \counter_q_reg[0]\,
      I4 => \gen_demux.slv_ar_ready\,
      O => \i_ram_rid[3]_0\
    );
\counter_q[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF101010"
    )
        port map (
      I0 => \counter_q[4]_i_3__27_n_0\,
      I1 => \counter_q[4]_i_3__25_n_0\,
      I2 => pop_i0,
      I3 => \counter_q_reg[0]\,
      I4 => \gen_demux.slv_ar_ready\,
      O => \i_ram_rid[3]_1\(0)
    );
\counter_q[4]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__17_n_0\,
      I2 => \counter_q[4]_i_3__18_n_0\,
      O => i_sb_rready_1(0)
    );
\counter_q[4]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__17_n_0\,
      I2 => \counter_q[4]_i_3__26_n_0\,
      O => i_sb_rready_2(0)
    );
\counter_q[4]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__17_n_0\,
      I2 => \counter_q[4]_i_3__28_n_0\,
      O => i_sb_rready_3(0)
    );
\counter_q[4]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__17_n_0\,
      I2 => \counter_q[4]_i_3__27_n_0\,
      O => i_sb_rready_4(0)
    );
\counter_q[4]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__24_n_0\,
      I2 => \counter_q[4]_i_3__27_n_0\,
      O => i_sb_rready_5(0)
    );
\counter_q[4]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__24_n_0\,
      I2 => \counter_q[4]_i_3__28_n_0\,
      O => i_sb_rready_6(0)
    );
\counter_q[4]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__24_n_0\,
      I2 => \counter_q[4]_i_3__26_n_0\,
      O => i_sb_rready_7(0)
    );
\counter_q[4]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__24_n_0\,
      I2 => \counter_q[4]_i_3__18_n_0\,
      O => i_sb_rready_8(0)
    );
\counter_q[4]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_4__36_n_0\,
      I2 => \counter_q[4]_i_3__18_n_0\,
      O => i_sb_rready_9(0)
    );
\counter_q[4]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_4__36_n_0\,
      I2 => \counter_q[4]_i_3__26_n_0\,
      O => i_sb_rready_10(0)
    );
\counter_q[4]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_4__36_n_0\,
      I2 => \counter_q[4]_i_3__28_n_0\,
      O => i_sb_rready_11(0)
    );
\counter_q[4]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__25_n_0\,
      I2 => \counter_q[4]_i_3__28_n_0\,
      O => i_sb_rready_13(0)
    );
\counter_q[4]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__25_n_0\,
      I2 => \counter_q[4]_i_3__26_n_0\,
      O => i_sb_rready_14(0)
    );
\counter_q[4]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__25_n_0\,
      I2 => \counter_q[4]_i_3__18_n_0\,
      O => i_sb_rready_15(0)
    );
\counter_q[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10EF1010"
    )
        port map (
      I0 => \counter_q[4]_i_3__27_n_0\,
      I1 => \counter_q[4]_i_4__36_n_0\,
      I2 => pop_i0,
      I3 => \counter_q_reg[0]\,
      I4 => \gen_demux.slv_ar_ready\,
      O => E(0)
    );
\counter_q[4]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rid(1),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => Q(1),
      I4 => i_ram_rid_0_sn_1,
      O => \counter_q[4]_i_3__17_n_0\
    );
\counter_q[4]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFF3F3F5FFFFFF"
    )
        port map (
      I0 => i_ram_rid(3),
      I1 => Q(3),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_rid(2),
      I4 => \^gen_arbiter.rr_q_reg[0]_0\,
      I5 => Q(2),
      O => \counter_q[4]_i_3__18_n_0\
    );
\counter_q[4]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => i_ram_rid_0_sn_1,
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      I2 => i_ram_rid(1),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => Q(1),
      O => \counter_q[4]_i_3__24_n_0\
    );
\counter_q[4]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rid(1),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => Q(1),
      I4 => i_ram_rid_0_sn_1,
      O => \counter_q[4]_i_3__25_n_0\
    );
\counter_q[4]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFCFCFAFFFFFF"
    )
        port map (
      I0 => i_ram_rid(2),
      I1 => Q(2),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_rid(3),
      I4 => \^gen_arbiter.rr_q_reg[0]_0\,
      I5 => Q(3),
      O => \counter_q[4]_i_3__26_n_0\
    );
\counter_q[4]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
        port map (
      I0 => i_ram_rid(3),
      I1 => Q(3),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_rid(2),
      I4 => \^gen_arbiter.rr_q_reg[0]_0\,
      I5 => Q(2),
      O => \counter_q[4]_i_3__27_n_0\
    );
\counter_q[4]_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFCFCFAFFFFFF"
    )
        port map (
      I0 => i_ram_rid(3),
      I1 => Q(3),
      I2 => \^gen_arbiter.rr_q_reg[1]_0\,
      I3 => i_ram_rid(2),
      I4 => \^gen_arbiter.rr_q_reg[0]_0\,
      I5 => Q(2),
      O => \counter_q[4]_i_3__28_n_0\
    );
\counter_q[4]_i_4__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rid(1),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => Q(1),
      I4 => i_ram_rid_0_sn_1,
      O => \counter_q[4]_i_4__36_n_0\
    );
\counter_q[4]_i_5__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_3__25_n_0\,
      I2 => \counter_q[4]_i_3__27_n_0\,
      O => i_sb_rready_12
    );
\counter_q[4]_i_5__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => i_sb_rready,
      I1 => \^o_sb_rvalid\,
      I2 => o_sb_rlast,
      O => pop_i0
    );
\counter_q[4]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => pop_i0,
      I1 => \counter_q[4]_i_4__36_n_0\,
      I2 => \counter_q[4]_i_3__27_n_0\,
      O => p_0_in(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sb_rvalid\,
      I1 => i_sb_rready,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \slv_resps[2][2][r_valid]\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => o_sb_rvalid_INST_0_i_2_n_0,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => o_sb_rvalid_INST_0_i_1_n_0,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2)
    );
\gen_arbiter.rr_q[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BF333F44CC0000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => i_sb_rready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3_n_0\,
      I3 => o_sb_rvalid_INST_0_i_2_n_0,
      I4 => o_sb_rvalid_INST_0_i_1_n_0,
      I5 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \gen_arbiter.rr_q[0]_i_1__3_n_0\
    );
\gen_arbiter.rr_q[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333FF8080C0C0"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => i_sb_rready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3_n_0\,
      I3 => o_sb_rvalid_INST_0_i_2_n_0,
      I4 => o_sb_rvalid_INST_0_i_1_n_0,
      I5 => p_0_in6_in,
      O => \gen_arbiter.rr_q[1]_i_1__3_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.rr_q[0]_i_1__3_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.rr_q[1]_i_1__3_n_0\,
      Q => p_0_in6_in
    );
o_ram_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_sb_rready,
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rid(5),
      I4 => o_ram_rready_0,
      O => o_ram_rready
    );
o_rvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_sb_rready,
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => Q(5),
      I4 => o_rvalid_reg,
      O => io_rready
    );
\o_sb_rdata[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(0),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(0),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(0)
    );
\o_sb_rdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(10),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(10),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(10)
    );
\o_sb_rdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(11),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(11),
      O => o_sb_rdata(11)
    );
\o_sb_rdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(12),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(12),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(12)
    );
\o_sb_rdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(13),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(13),
      O => o_sb_rdata(13)
    );
\o_sb_rdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(14),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(14),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(14)
    );
\o_sb_rdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(15),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(15),
      O => o_sb_rdata(15)
    );
\o_sb_rdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(16),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(16),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(16)
    );
\o_sb_rdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(17),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(17),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(17)
    );
\o_sb_rdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(18),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(18),
      O => o_sb_rdata(18)
    );
\o_sb_rdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(19),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(19),
      O => o_sb_rdata(19)
    );
\o_sb_rdata[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(1),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(1),
      O => o_sb_rdata(1)
    );
\o_sb_rdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(20),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(20),
      O => o_sb_rdata(20)
    );
\o_sb_rdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(21),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(21),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(21)
    );
\o_sb_rdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(22),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(22),
      O => o_sb_rdata(22)
    );
\o_sb_rdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(23),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(23),
      O => o_sb_rdata(23)
    );
\o_sb_rdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(24),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(24),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(24)
    );
\o_sb_rdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(25),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(25),
      O => o_sb_rdata(25)
    );
\o_sb_rdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(26),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(26),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(26)
    );
\o_sb_rdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(27),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(27),
      O => o_sb_rdata(27)
    );
\o_sb_rdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(28),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(28),
      O => o_sb_rdata(28)
    );
\o_sb_rdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(29),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(29),
      O => o_sb_rdata(29)
    );
\o_sb_rdata[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(2),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(2),
      O => o_sb_rdata(2)
    );
\o_sb_rdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(30),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(30),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(30)
    );
\o_sb_rdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(31),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(31),
      O => o_sb_rdata(31)
    );
\o_sb_rdata[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(32),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(32),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(32)
    );
\o_sb_rdata[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(33),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(33),
      O => o_sb_rdata(33)
    );
\o_sb_rdata[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(34),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(34),
      O => o_sb_rdata(34)
    );
\o_sb_rdata[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(35),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(35),
      O => o_sb_rdata(35)
    );
\o_sb_rdata[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(36),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(36),
      O => o_sb_rdata(36)
    );
\o_sb_rdata[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(37),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(37),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(37)
    );
\o_sb_rdata[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(38),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(38),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(38)
    );
\o_sb_rdata[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(39),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(39),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(39)
    );
\o_sb_rdata[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(3),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(3),
      O => o_sb_rdata(3)
    );
\o_sb_rdata[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(40),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(40),
      O => o_sb_rdata(40)
    );
\o_sb_rdata[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(41),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(41),
      O => o_sb_rdata(41)
    );
\o_sb_rdata[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(42),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(42),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(42)
    );
\o_sb_rdata[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(43),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(43),
      O => o_sb_rdata(43)
    );
\o_sb_rdata[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(44),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(44),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(44)
    );
\o_sb_rdata[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(45),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(45),
      O => o_sb_rdata(45)
    );
\o_sb_rdata[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(46),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(46),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(46)
    );
\o_sb_rdata[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(47),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(47),
      O => o_sb_rdata(47)
    );
\o_sb_rdata[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(48),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(48),
      O => o_sb_rdata(48)
    );
\o_sb_rdata[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(49),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(49),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(49)
    );
\o_sb_rdata[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(4),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(4),
      O => o_sb_rdata(4)
    );
\o_sb_rdata[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(50),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(50),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(50)
    );
\o_sb_rdata[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(51),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(51),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(51)
    );
\o_sb_rdata[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(52),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(52),
      O => o_sb_rdata(52)
    );
\o_sb_rdata[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(53),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(53),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(53)
    );
\o_sb_rdata[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(54),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(54),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(54)
    );
\o_sb_rdata[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(55),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(55),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(55)
    );
\o_sb_rdata[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(56),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(56),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(56)
    );
\o_sb_rdata[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(57),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(57),
      O => o_sb_rdata(57)
    );
\o_sb_rdata[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(58),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(58),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(58)
    );
\o_sb_rdata[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(59),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(59),
      O => o_sb_rdata(59)
    );
\o_sb_rdata[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(5),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(5),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(5)
    );
\o_sb_rdata[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(60),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(60),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(60)
    );
\o_sb_rdata[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(61),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(61),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(61)
    );
\o_sb_rdata[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(62),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(62),
      O => o_sb_rdata(62)
    );
\o_sb_rdata[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(63),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(63),
      O => o_sb_rdata(63)
    );
\o_sb_rdata[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(6),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(6),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(6)
    );
\o_sb_rdata[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_sb_rdata[63]\(7),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(7),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_sb_rdata(7)
    );
\o_sb_rdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(8),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(8),
      O => o_sb_rdata(8)
    );
\o_sb_rdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_sb_rdata[63]\(9),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(9),
      O => o_sb_rdata(9)
    );
\o_sb_rid[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_resps[2][2][r][id]\(0),
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      I2 => i_ram_rid(0),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => Q(0),
      O => i_ram_rid_0_sn_1
    );
\o_sb_rid[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FFFF"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \slv_resps[2][2][r_valid]\,
      I4 => o_sb_rvalid_INST_0_i_1_n_0,
      I5 => o_sb_rvalid_INST_0_i_2_n_0,
      O => \^gen_arbiter.rr_q_reg[1]_0\
    );
\o_sb_rid[0]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => o_sb_rvalid_INST_0_i_1_n_0,
      I2 => o_sb_rvalid_INST_0_i_2_n_0,
      O => \^gen_arbiter.rr_q_reg[0]_0\
    );
\o_sb_rresp[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rresp(0),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      O => o_sb_rresp(0)
    );
\o_sb_rresp[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rresp(1),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      O => o_sb_rresp(1)
    );
o_sb_rvalid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => o_sb_rvalid_INST_0_i_1_n_0,
      I1 => o_sb_rvalid_INST_0_i_2_n_0,
      I2 => \slv_resps[2][2][r_valid]\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      O => \^o_sb_rvalid\
    );
o_sb_rvalid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => i_ram_rvalid,
      I3 => i_ram_rid(4),
      I4 => i_ram_rid(5),
      O => o_sb_rvalid_INST_0_i_1_n_0
    );
o_sb_rvalid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => io_rvalid,
      I3 => Q(4),
      I4 => Q(5),
      O => o_sb_rvalid_INST_0_i_2_n_0
    );
\r_busy_q_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_sb_rready,
      I2 => err_resp0,
      O => i_sb_rready_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_47\ is
  port (
    o_lsu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC;
    o_lsu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    r_busy_q_reg : out STD_LOGIC;
    \rid_reg[3]\ : out STD_LOGIC;
    \rid_reg[2]\ : out STD_LOGIC;
    r_busy_q_reg_0 : out STD_LOGIC;
    \rid_reg[1]\ : out STD_LOGIC;
    r_busy_q_reg_1 : out STD_LOGIC;
    \rid_reg[1]_0\ : out STD_LOGIC;
    r_busy_q_reg_2 : out STD_LOGIC;
    \rid_reg[1]_1\ : out STD_LOGIC;
    r_busy_q_reg_3 : out STD_LOGIC;
    \rid_reg[1]_2\ : out STD_LOGIC;
    r_busy_q_reg_4 : out STD_LOGIC;
    r_busy_q_reg_5 : out STD_LOGIC;
    r_busy_q_reg_6 : out STD_LOGIC;
    r_busy_q_reg_7 : out STD_LOGIC;
    r_busy_q_reg_8 : out STD_LOGIC;
    r_busy_q_reg_9 : out STD_LOGIC;
    r_busy_q_reg_10 : out STD_LOGIC;
    r_busy_q_reg_11 : out STD_LOGIC;
    r_busy_q_reg_12 : out STD_LOGIC;
    r_busy_q_reg_13 : out STD_LOGIC;
    r_busy_q_reg_14 : out STD_LOGIC;
    r_busy_q_reg_15 : out STD_LOGIC;
    r_busy_q_reg_16 : out STD_LOGIC;
    r_busy_q_reg_17 : out STD_LOGIC;
    r_busy_q_reg_18 : out STD_LOGIC;
    \rid_reg[0]\ : out STD_LOGIC;
    i_lsu_rready_0 : out STD_LOGIC;
    o_lsu_rlast : out STD_LOGIC;
    o_lsu_rvalid : out STD_LOGIC;
    o_lsu_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_lsu_rready_1 : out STD_LOGIC;
    i_lsu_rready_2 : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : in STD_LOGIC;
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \o_lsu_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_resps[1][2][r][id]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_rready : in STD_LOGIC;
    err_resp0 : in STD_LOGIC;
    \slv_resps[1][2][r_valid]\ : in STD_LOGIC;
    i_ram_rlast : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    p_9_in_4 : in STD_LOGIC;
    p_0_in2_out_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_47\ : entity is "rr_arb_tree";
end \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_47\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_47\ is
  signal \counter_q[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \o_lsu_rid[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^o_lsu_rlast\ : STD_LOGIC;
  signal o_lsu_rvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal \^rid_reg[0]\ : STD_LOGIC;
  signal \^rid_reg[1]\ : STD_LOGIC;
  signal \^rid_reg[1]_0\ : STD_LOGIC;
  signal \^rid_reg[1]_1\ : STD_LOGIC;
  signal \^rid_reg[1]_2\ : STD_LOGIC;
  signal \^rid_reg[2]\ : STD_LOGIC;
  signal \^rid_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[3]_i_3__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \counter_q[3]_i_3__3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__39\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__40\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__41\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__42\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__32\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__33\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__34\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__35\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__36\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__37\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__38\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__39\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \counter_q[4]_i_6__14\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \counter_q[4]_i_6__15\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \counter_q[4]_i_6__16\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__6\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__7\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__8\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \o_lsu_rdata[62]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \o_lsu_rdata[63]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \o_lsu_rresp[0]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \o_lsu_rresp[1]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of o_lsu_rvalid_INST_0 : label is "soft_lutpair384";
begin
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\;
  o_lsu_rlast <= \^o_lsu_rlast\;
  \rid_reg[0]\ <= \^rid_reg[0]\;
  \rid_reg[1]\ <= \^rid_reg[1]\;
  \rid_reg[1]_0\ <= \^rid_reg[1]_0\;
  \rid_reg[1]_1\ <= \^rid_reg[1]_1\;
  \rid_reg[1]_2\ <= \^rid_reg[1]_2\;
  \rid_reg[2]\ <= \^rid_reg[2]\;
  \rid_reg[3]\ <= \^rid_reg[3]\;
\counter_q[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_0\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_1
    );
\counter_q[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_2\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_8
    );
\counter_q[4]_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047FF00000000"
    )
        port map (
      I0 => Q(1),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(1),
      I5 => \^rid_reg[0]\,
      O => \^rid_reg[1]_1\
    );
\counter_q[4]_i_3__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(1),
      I5 => \^rid_reg[0]\,
      O => \^rid_reg[1]_0\
    );
\counter_q[4]_i_3__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB80000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(1),
      I5 => \^rid_reg[0]\,
      O => \^rid_reg[1]\
    );
\counter_q[4]_i_4__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[2]\,
      O => r_busy_q_reg
    );
\counter_q[4]_i_4__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[2]\,
      O => r_busy_q_reg_4
    );
\counter_q[4]_i_4__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[2]\,
      O => r_busy_q_reg_9
    );
\counter_q[4]_i_4__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[2]\,
      O => r_busy_q_reg_14
    );
\counter_q[4]_i_5__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_0
    );
\counter_q[4]_i_5__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_1\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_2
    );
\counter_q[4]_i_5__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_10
    );
\counter_q[4]_i_5__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[2]\,
      I3 => \^rid_reg[1]_0\,
      O => r_busy_q_reg_11
    );
\counter_q[4]_i_5__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[2]\,
      I3 => \^rid_reg[1]_1\,
      O => r_busy_q_reg_12
    );
\counter_q[4]_i_5__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_15
    );
\counter_q[4]_i_5__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_0\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_16
    );
\counter_q[4]_i_5__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_1\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_17
    );
\counter_q[4]_i_5__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000470047FF"
    )
        port map (
      I0 => Q(1),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(1),
      I5 => \^rid_reg[0]\,
      O => \^rid_reg[1]_2\
    );
\counter_q[4]_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_5
    );
\counter_q[4]_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_0\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_6
    );
\counter_q[4]_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_1\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_7
    );
\counter_q[4]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_2\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_3
    );
\counter_q[4]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[2]\,
      I3 => \^rid_reg[1]_2\,
      O => r_busy_q_reg_13
    );
\counter_q[4]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \counter_q[4]_i_8__0_n_0\,
      I1 => \^rid_reg[3]\,
      I2 => \^rid_reg[1]_2\,
      I3 => \^rid_reg[2]\,
      O => r_busy_q_reg_18
    );
\counter_q[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFFFFFFFFFF"
    )
        port map (
      I0 => o_lsu_rvalid_INST_0_i_1_n_0,
      I1 => \slv_resps[1][2][r_valid]\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I4 => i_lsu_rready,
      I5 => \^o_lsu_rlast\,
      O => \counter_q[4]_i_8__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554540"
    )
        port map (
      I0 => i_lsu_rready,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \slv_resps[1][2][r_valid]\,
      I4 => o_lsu_rvalid_INST_0_i_1_n_0,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => io_rvalid,
      I3 => Q(5),
      I4 => Q(4),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => i_ram_rvalid,
      I3 => i_ram_rid(5),
      I4 => i_ram_rid(4),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \slv_resps[1][2][r_valid]\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__1_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__1_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2)
    );
\gen_arbiter.rr_q[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333BF3F4400CC00"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => i_lsu_rready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__1_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0_n_0\,
      I5 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \gen_arbiter.rr_q[0]_i_1__1_n_0\
    );
\gen_arbiter.rr_q[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333FF80C080C0"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => i_lsu_rready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__1_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0_n_0\,
      I5 => p_0_in6_in,
      O => \gen_arbiter.rr_q[1]_i_1__1_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.rr_q[0]_i_1__1_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      D => \gen_arbiter.rr_q[1]_i_1__1_n_0\,
      Q => p_0_in6_in
    );
\o_lsu_rdata[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(0),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(0),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(0)
    );
\o_lsu_rdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(10),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(10),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(10)
    );
\o_lsu_rdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(11),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(11),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(11)
    );
\o_lsu_rdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(12),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(12),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(12)
    );
\o_lsu_rdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(13),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(13),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(13)
    );
\o_lsu_rdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(14),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(14),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(14)
    );
\o_lsu_rdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(15),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(15),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(15)
    );
\o_lsu_rdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(16),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(16),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(16)
    );
\o_lsu_rdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(17),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(17),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(17)
    );
\o_lsu_rdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(18),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(18),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(18)
    );
\o_lsu_rdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(19),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(19),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(19)
    );
\o_lsu_rdata[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(1),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(1)
    );
\o_lsu_rdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(20),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(20),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(20)
    );
\o_lsu_rdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(21),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(21),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(21)
    );
\o_lsu_rdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(22),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(22),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(22)
    );
\o_lsu_rdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(23),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(23),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(23)
    );
\o_lsu_rdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(24),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(24),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(24)
    );
\o_lsu_rdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(25),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(25),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(25)
    );
\o_lsu_rdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(26),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(26),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(26)
    );
\o_lsu_rdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(27),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(27),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(27)
    );
\o_lsu_rdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(28),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(28),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(28)
    );
\o_lsu_rdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(29),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(29),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(29)
    );
\o_lsu_rdata[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(2),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(2),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(2)
    );
\o_lsu_rdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(30),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(30),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(30)
    );
\o_lsu_rdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(31),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(31),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(31)
    );
\o_lsu_rdata[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(32),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(32),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(32)
    );
\o_lsu_rdata[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(33),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(33),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(33)
    );
\o_lsu_rdata[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(34),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(34),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(34)
    );
\o_lsu_rdata[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(35),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(35),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(35)
    );
\o_lsu_rdata[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(36),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(36),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(36)
    );
\o_lsu_rdata[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(37),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(37),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(37)
    );
\o_lsu_rdata[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(38),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(38),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(38)
    );
\o_lsu_rdata[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(39),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(39),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(39)
    );
\o_lsu_rdata[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(3),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(3),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(3)
    );
\o_lsu_rdata[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(40),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(40),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(40)
    );
\o_lsu_rdata[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(41),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(41),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(41)
    );
\o_lsu_rdata[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(42),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(42),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(42)
    );
\o_lsu_rdata[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(43),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(43),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(43)
    );
\o_lsu_rdata[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(44),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(44),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(44)
    );
\o_lsu_rdata[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(45),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(45),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(45)
    );
\o_lsu_rdata[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(46),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(46),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(46)
    );
\o_lsu_rdata[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(47),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(47),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(47)
    );
\o_lsu_rdata[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(48),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(48),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(48)
    );
\o_lsu_rdata[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(49),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(49),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(49)
    );
\o_lsu_rdata[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(4),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(4),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(4)
    );
\o_lsu_rdata[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(50),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(50),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(50)
    );
\o_lsu_rdata[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(51),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(51),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(51)
    );
\o_lsu_rdata[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(52),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(52),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(52)
    );
\o_lsu_rdata[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(53),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(53),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(53)
    );
\o_lsu_rdata[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(54),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(54),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(54)
    );
\o_lsu_rdata[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(55),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(55),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(55)
    );
\o_lsu_rdata[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(56),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(56),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(56)
    );
\o_lsu_rdata[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(57),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(57),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(57)
    );
\o_lsu_rdata[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(58),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(58),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(58)
    );
\o_lsu_rdata[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(59),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(59),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(59)
    );
\o_lsu_rdata[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(5),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(5),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(5)
    );
\o_lsu_rdata[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(60),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(60),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(60)
    );
\o_lsu_rdata[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(61),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(61),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(61)
    );
\o_lsu_rdata[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(62),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(62),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(62)
    );
\o_lsu_rdata[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(63),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(63),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(63)
    );
\o_lsu_rdata[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(6),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(6),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(6)
    );
\o_lsu_rdata[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => i_ram_rdata(7),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(7),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(7)
    );
\o_lsu_rdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(8),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(8),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(8)
    );
\o_lsu_rdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => i_ram_rdata(9),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \o_lsu_rdata[63]\(9),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rdata(9)
    );
\o_lsu_rid[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(0),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(0),
      O => \^rid_reg[0]\
    );
\o_lsu_rid[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(1),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(1),
      O => o_lsu_rid(0)
    );
\o_lsu_rid[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(2),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(2),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(2),
      O => \^rid_reg[2]\
    );
\o_lsu_rid[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(3),
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => i_ram_rid(3),
      I3 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I4 => \slv_resps[1][2][r][id]\(3),
      O => \^rid_reg[3]\
    );
\o_lsu_rid[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\,
      I2 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \o_lsu_rid[3]_INST_0_i_1_n_0\
    );
\o_lsu_rid[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => o_lsu_rvalid_INST_0_i_1_n_0,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \slv_resps[1][2][r_valid]\,
      I4 => p_0_in6_in,
      O => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\
    );
o_lsu_rlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0E0E0"
    )
        port map (
      I0 => i_ram_rlast,
      I1 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I3 => \slv_resps[1][2][r_valid]\,
      I4 => err_resp0,
      O => \^o_lsu_rlast\
    );
\o_lsu_rresp[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I1 => i_ram_rresp(0),
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rresp(0)
    );
\o_lsu_rresp[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I1 => i_ram_rresp(1),
      I2 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      O => o_lsu_rresp(1)
    );
o_lsu_rvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \slv_resps[1][2][r_valid]\,
      I3 => o_lsu_rvalid_INST_0_i_1_n_0,
      O => o_lsu_rvalid
    );
o_lsu_rvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => io_rvalid,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      O => o_lsu_rvalid_INST_0_i_1_n_0
    );
o_ram_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF400040004000"
    )
        port map (
      I0 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I2 => i_lsu_rready,
      I3 => i_ram_rid(4),
      I4 => p_9_in_4,
      I5 => p_0_in2_out_5,
      O => i_lsu_rready_2
    );
o_rvalid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080FF8000"
    )
        port map (
      I0 => \o_lsu_rid[3]_INST_0_i_1_n_0\,
      I1 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I2 => i_lsu_rready,
      I3 => Q(4),
      I4 => p_9_in_4,
      I5 => p_0_in2_out_5,
      O => i_lsu_rready_1
    );
\r_busy_q_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I1 => i_lsu_rready,
      I2 => err_resp0,
      O => i_lsu_rready_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_86\ is
  port (
    o_ifu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gen_arbiter.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_0\ : out STD_LOGIC;
    i_ram_rid_2_sp_1 : out STD_LOGIC;
    i_ifu_rready_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_rid_1_sp_1 : out STD_LOGIC;
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    i_ifu_rready_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_2 : out STD_LOGIC;
    i_ifu_rready_3 : out STD_LOGIC;
    i_ifu_rready_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_6 : out STD_LOGIC;
    i_ifu_rready_7 : out STD_LOGIC;
    i_ifu_rready_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_10 : out STD_LOGIC;
    i_ifu_rready_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_13 : out STD_LOGIC;
    i_ifu_rready_14 : out STD_LOGIC;
    o_ifu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_9_in : out STD_LOGIC;
    i_ifu_rready_15 : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_1\ : in STD_LOGIC;
    \o_ifu_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ifu_rready : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_resps[0][2][r][id]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_resps[0][2][r_valid]\ : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    err_resp0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_86\ : entity is "rr_arb_tree";
end \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_86\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_86\ is
  signal \counter_q[4]_i_3__20_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_5__22_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_5__23_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[0]_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[1]_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal i_ram_rid_1_sn_1 : STD_LOGIC;
  signal i_ram_rid_2_sn_1 : STD_LOGIC;
  signal o_ifu_rvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal o_ifu_rvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal \^r_busy_q_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[4]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__20\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__22\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__23\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \o_ifu_rdata[58]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \o_ifu_rdata[60]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \o_ifu_rdata[61]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \o_ifu_rresp[0]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \o_ifu_rresp[1]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of o_ifu_rvalid_INST_0 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of o_ram_rready_INST_0_i_2 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of r_busy_q_i_2 : label is "soft_lutpair198";
begin
  \gen_arbiter.rr_q_reg[0]_0\ <= \^gen_arbiter.rr_q_reg[0]_0\;
  \gen_arbiter.rr_q_reg[1]_0\ <= \^gen_arbiter.rr_q_reg[1]_0\;
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  i_ram_rid_1_sp_1 <= i_ram_rid_1_sn_1;
  i_ram_rid_2_sp_1 <= i_ram_rid_2_sn_1;
  r_busy_q_reg <= \^r_busy_q_reg\;
\counter_q[4]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3_n_0\,
      O => i_ifu_rready_0(0)
    );
\counter_q[4]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3__20_n_0\,
      O => i_ifu_rready_1(0)
    );
\counter_q[4]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3_n_0\,
      O => i_ifu_rready_4(0)
    );
\counter_q[4]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3__20_n_0\,
      O => i_ifu_rready_5(0)
    );
\counter_q[4]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3_n_0\,
      O => i_ifu_rready_8(0)
    );
\counter_q[4]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3__20_n_0\,
      O => i_ifu_rready_9(0)
    );
\counter_q[4]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_0_sn_1,
      I1 => i_ram_rid_1_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3_n_0\,
      O => i_ifu_rready_11(0)
    );
\counter_q[4]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_0_sn_1,
      I1 => i_ram_rid_1_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_3__20_n_0\,
      O => i_ifu_rready_12(0)
    );
\counter_q[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rid(3),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => Q(3),
      I4 => i_ram_rid_2_sn_1,
      O => \counter_q[4]_i_3_n_0\
    );
\counter_q[4]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => i_ram_rid_2_sn_1,
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      I2 => i_ram_rid(3),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => Q(3),
      O => \counter_q[4]_i_3__20_n_0\
    );
\counter_q[4]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__22_n_0\,
      O => i_ifu_rready_2
    );
\counter_q[4]_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__23_n_0\,
      O => i_ifu_rready_3
    );
\counter_q[4]_i_3__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__22_n_0\,
      O => i_ifu_rready_6
    );
\counter_q[4]_i_3__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__23_n_0\,
      O => i_ifu_rready_7
    );
\counter_q[4]_i_3__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__22_n_0\,
      O => p_0_in(0)
    );
\counter_q[4]_i_3__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => i_ram_rid_1_sn_1,
      I1 => i_ram_rid_0_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__23_n_0\,
      O => i_ifu_rready_10
    );
\counter_q[4]_i_3__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_0_sn_1,
      I1 => i_ram_rid_1_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__22_n_0\,
      O => i_ifu_rready_13
    );
\counter_q[4]_i_3__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => i_ram_rid_0_sn_1,
      I1 => i_ram_rid_1_sn_1,
      I2 => i_ifu_rready,
      I3 => \^r_busy_q_reg\,
      I4 => \counter_q_reg[0]\,
      I5 => \counter_q[4]_i_5__23_n_0\,
      O => i_ifu_rready_14
    );
\counter_q[4]_i_5__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rid(3),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => Q(3),
      I4 => i_ram_rid_2_sn_1,
      O => \counter_q[4]_i_5__22_n_0\
    );
\counter_q[4]_i_5__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rid(3),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => Q(3),
      I4 => i_ram_rid_2_sn_1,
      O => \counter_q[4]_i_5__23_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_busy_q_reg\,
      I1 => i_ifu_rready,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[1]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => \slv_resps[0][2][r_valid]\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[1]_1\,
      D => o_ifu_rvalid_INST_0_i_2_n_0,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[1]_1\,
      D => o_ifu_rvalid_INST_0_i_1_n_0,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[1]_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1_n_0\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2)
    );
\gen_arbiter.rr_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BF333F44CC0000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => i_ifu_rready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1_n_0\,
      I3 => o_ifu_rvalid_INST_0_i_2_n_0,
      I4 => o_ifu_rvalid_INST_0_i_1_n_0,
      I5 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \gen_arbiter.rr_q[0]_i_1_n_0\
    );
\gen_arbiter.rr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333FF8080C0C0"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => i_ifu_rready,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1_n_0\,
      I3 => o_ifu_rvalid_INST_0_i_2_n_0,
      I4 => o_ifu_rvalid_INST_0_i_1_n_0,
      I5 => p_0_in6_in,
      O => \gen_arbiter.rr_q[1]_i_1_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[1]_1\,
      D => \gen_arbiter.rr_q[0]_i_1_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[1]_1\,
      D => \gen_arbiter.rr_q[1]_i_1_n_0\,
      Q => p_0_in6_in
    );
\o_ifu_rdata[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(0),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(0),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(0)
    );
\o_ifu_rdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(10),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(10),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(10)
    );
\o_ifu_rdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(11),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(11),
      O => o_ifu_rdata(11)
    );
\o_ifu_rdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(12),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(12),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(12)
    );
\o_ifu_rdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(13),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(13),
      O => o_ifu_rdata(13)
    );
\o_ifu_rdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(14),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(14),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(14)
    );
\o_ifu_rdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(15),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(15),
      O => o_ifu_rdata(15)
    );
\o_ifu_rdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(16),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(16),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(16)
    );
\o_ifu_rdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(17),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(17),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(17)
    );
\o_ifu_rdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(18),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(18),
      O => o_ifu_rdata(18)
    );
\o_ifu_rdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(19),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(19),
      O => o_ifu_rdata(19)
    );
\o_ifu_rdata[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(1),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(1),
      O => o_ifu_rdata(1)
    );
\o_ifu_rdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(20),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(20),
      O => o_ifu_rdata(20)
    );
\o_ifu_rdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(21),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(21),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(21)
    );
\o_ifu_rdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(22),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(22),
      O => o_ifu_rdata(22)
    );
\o_ifu_rdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(23),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(23),
      O => o_ifu_rdata(23)
    );
\o_ifu_rdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(24),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(24),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(24)
    );
\o_ifu_rdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(25),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(25),
      O => o_ifu_rdata(25)
    );
\o_ifu_rdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(26),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(26),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(26)
    );
\o_ifu_rdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(27),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(27),
      O => o_ifu_rdata(27)
    );
\o_ifu_rdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(28),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(28),
      O => o_ifu_rdata(28)
    );
\o_ifu_rdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(29),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(29),
      O => o_ifu_rdata(29)
    );
\o_ifu_rdata[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(2),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(2),
      O => o_ifu_rdata(2)
    );
\o_ifu_rdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(30),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(30),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(30)
    );
\o_ifu_rdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(31),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(31),
      O => o_ifu_rdata(31)
    );
\o_ifu_rdata[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(32),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(32),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(32)
    );
\o_ifu_rdata[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(33),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(33),
      O => o_ifu_rdata(33)
    );
\o_ifu_rdata[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(34),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(34),
      O => o_ifu_rdata(34)
    );
\o_ifu_rdata[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(35),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(35),
      O => o_ifu_rdata(35)
    );
\o_ifu_rdata[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(36),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(36),
      O => o_ifu_rdata(36)
    );
\o_ifu_rdata[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(37),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(37),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(37)
    );
\o_ifu_rdata[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(38),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(38),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(38)
    );
\o_ifu_rdata[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(39),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(39),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(39)
    );
\o_ifu_rdata[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(3),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(3),
      O => o_ifu_rdata(3)
    );
\o_ifu_rdata[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(40),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(40),
      O => o_ifu_rdata(40)
    );
\o_ifu_rdata[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(41),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(41),
      O => o_ifu_rdata(41)
    );
\o_ifu_rdata[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(42),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(42),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(42)
    );
\o_ifu_rdata[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(43),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(43),
      O => o_ifu_rdata(43)
    );
\o_ifu_rdata[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(44),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(44),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(44)
    );
\o_ifu_rdata[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(45),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(45),
      O => o_ifu_rdata(45)
    );
\o_ifu_rdata[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(46),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(46),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(46)
    );
\o_ifu_rdata[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(47),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(47),
      O => o_ifu_rdata(47)
    );
\o_ifu_rdata[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(48),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(48),
      O => o_ifu_rdata(48)
    );
\o_ifu_rdata[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(49),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(49),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(49)
    );
\o_ifu_rdata[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(4),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(4),
      O => o_ifu_rdata(4)
    );
\o_ifu_rdata[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(50),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(50),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(50)
    );
\o_ifu_rdata[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(51),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(51),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(51)
    );
\o_ifu_rdata[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(52),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(52),
      O => o_ifu_rdata(52)
    );
\o_ifu_rdata[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(53),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(53),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(53)
    );
\o_ifu_rdata[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(54),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(54),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(54)
    );
\o_ifu_rdata[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(55),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(55),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(55)
    );
\o_ifu_rdata[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(56),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(56),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(56)
    );
\o_ifu_rdata[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(57),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(57),
      O => o_ifu_rdata(57)
    );
\o_ifu_rdata[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(58),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(58),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(58)
    );
\o_ifu_rdata[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(59),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(59),
      O => o_ifu_rdata(59)
    );
\o_ifu_rdata[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(5),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(5),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(5)
    );
\o_ifu_rdata[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(60),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(60),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(60)
    );
\o_ifu_rdata[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(61),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(61),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(61)
    );
\o_ifu_rdata[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(62),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(62),
      O => o_ifu_rdata(62)
    );
\o_ifu_rdata[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(63),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(63),
      O => o_ifu_rdata(63)
    );
\o_ifu_rdata[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(6),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(6),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(6)
    );
\o_ifu_rdata[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \o_ifu_rdata[63]\(7),
      I1 => \^gen_arbiter.rr_q_reg[0]_0\,
      I2 => i_ram_rdata(7),
      I3 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => o_ifu_rdata(7)
    );
\o_ifu_rdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(8),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(8),
      O => o_ifu_rdata(8)
    );
\o_ifu_rdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => \o_ifu_rdata[63]\(9),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => i_ram_rdata(9),
      O => o_ifu_rdata(9)
    );
\o_ifu_rid[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_resps[0][2][r][id]\(0),
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      I2 => i_ram_rid(0),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => Q(0),
      O => i_ram_rid_0_sn_1
    );
\o_ifu_rid[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_resps[0][2][r][id]\(1),
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      I2 => i_ram_rid(1),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => Q(1),
      O => i_ram_rid_1_sn_1
    );
\o_ifu_rid[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_resps[0][2][r][id]\(2),
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      I2 => i_ram_rid(2),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => Q(2),
      O => i_ram_rid_2_sn_1
    );
\o_ifu_rid[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80FFFF"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I3 => \slv_resps[0][2][r_valid]\,
      I4 => o_ifu_rvalid_INST_0_i_1_n_0,
      I5 => o_ifu_rvalid_INST_0_i_2_n_0,
      O => \^gen_arbiter.rr_q_reg[1]_0\
    );
\o_ifu_rid[2]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => o_ifu_rvalid_INST_0_i_1_n_0,
      I2 => o_ifu_rvalid_INST_0_i_2_n_0,
      O => \^gen_arbiter.rr_q_reg[0]_0\
    );
\o_ifu_rresp[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rresp(0),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      O => o_ifu_rresp(0)
    );
\o_ifu_rresp[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ram_rresp(1),
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      O => o_ifu_rresp(1)
    );
o_ifu_rvalid_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => o_ifu_rvalid_INST_0_i_1_n_0,
      I1 => o_ifu_rvalid_INST_0_i_2_n_0,
      I2 => \slv_resps[0][2][r_valid]\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      O => \^r_busy_q_reg\
    );
o_ifu_rvalid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => i_ram_rvalid,
      I3 => i_ram_rid(5),
      I4 => i_ram_rid(4),
      O => o_ifu_rvalid_INST_0_i_1_n_0
    );
o_ifu_rvalid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0\,
      I2 => io_rvalid,
      I3 => Q(5),
      I4 => Q(4),
      O => o_ifu_rvalid_INST_0_i_2_n_0
    );
o_ram_rready_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_ifu_rready,
      I1 => \^gen_arbiter.rr_q_reg[1]_0\,
      O => p_9_in
    );
r_busy_q_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\,
      I1 => i_ifu_rready,
      I2 => err_resp0,
      O => i_ifu_rready_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1\ is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    p_0_in6_in : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.rr_q0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1\ : entity is "rr_arb_tree";
end \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1\ is
  signal \gen_arbiter.rr_q[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \^p_0_in6_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.rr_q[0]_i_1__5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_arbiter.rr_q[1]_i_1__5\ : label is "soft_lutpair69";
begin
  \gen_arbiter.rr_q_reg[1]_0\(1 downto 0) <= \^gen_arbiter.rr_q_reg[1]_0\(1 downto 0);
  p_0_in6_in <= \^p_0_in6_in\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => D(0),
      Q => Q(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => D(1),
      Q => Q(1)
    );
\gen_arbiter.rr_q[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AACCCC"
    )
        port map (
      I0 => D(0),
      I1 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I2 => \^p_0_in6_in\,
      I3 => D(1),
      I4 => \gen_arbiter.rr_q0\,
      O => \gen_arbiter.rr_q[0]_i_1__5_n_0\
    );
\gen_arbiter.rr_q[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D55F0F0"
    )
        port map (
      I0 => D(0),
      I1 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I2 => \^p_0_in6_in\,
      I3 => D(1),
      I4 => \gen_arbiter.rr_q0\,
      O => \gen_arbiter.rr_q[1]_i_1__5_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => \gen_arbiter.rr_q[0]_i_1__5_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => \gen_arbiter.rr_q[1]_i_1__5_n_0\,
      Q => \^p_0_in6_in\
    );
\gen_spill_reg.a_data_q[id][4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\(1),
      O => \^gen_arbiter.rr_q_reg[1]_0\(0)
    );
\gen_spill_reg.a_data_q[id][5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^p_0_in6_in\,
      I1 => D(1),
      I2 => D(0),
      O => \^gen_arbiter.rr_q_reg[1]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1_105\ is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    p_0_in6_in : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.rr_q0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1_105\ : entity is "rr_arb_tree";
end \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1_105\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1_105\ is
  signal \gen_arbiter.rr_q[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \^p_0_in6_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.rr_q[0]_i_1__4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_arbiter.rr_q[1]_i_1__4\ : label is "soft_lutpair19";
begin
  \gen_arbiter.rr_q_reg[1]_0\(1 downto 0) <= \^gen_arbiter.rr_q_reg[1]_0\(1 downto 0);
  p_0_in6_in <= \^p_0_in6_in\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => D(0),
      Q => Q(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => D(1),
      Q => Q(1)
    );
\gen_arbiter.rr_q[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AACCCC"
    )
        port map (
      I0 => D(0),
      I1 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I2 => \^p_0_in6_in\,
      I3 => D(1),
      I4 => \gen_arbiter.rr_q0\,
      O => \gen_arbiter.rr_q[0]_i_1__4_n_0\
    );
\gen_arbiter.rr_q[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D55F0F0"
    )
        port map (
      I0 => D(0),
      I1 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I2 => \^p_0_in6_in\,
      I3 => D(1),
      I4 => \gen_arbiter.rr_q0\,
      O => \gen_arbiter.rr_q[1]_i_1__4_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => \gen_arbiter.rr_q[0]_i_1__4_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\,
      D => \gen_arbiter.rr_q[1]_i_1__4_n_0\,
      Q => \^p_0_in6_in\
    );
\gen_spill_reg.a_data_q[id][4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_0\(1),
      O => \^gen_arbiter.rr_q_reg[1]_0\(0)
    );
\gen_spill_reg.a_data_q[id][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^p_0_in6_in\,
      I1 => D(1),
      I2 => D(0),
      O => \^gen_arbiter.rr_q_reg[1]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2\ is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_1\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_0\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.rr_q_reg[0]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_2__2\ : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.a_data_q_reg[len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.a_data_q_reg[len][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reqs[2][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[1][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[0][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[2][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[1][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[0][2][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2\ : entity is "rr_arb_tree";
end \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.rr_q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[0]_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[1]_1\ : STD_LOGIC;
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][4]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][4]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][5]_i_2__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][0]_i_1__0\ : label is "soft_lutpair31";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \gen_arbiter.rr_q_reg[0]_0\ <= \^gen_arbiter.rr_q_reg[0]_0\;
  \gen_arbiter.rr_q_reg[1]_1\ <= \^gen_arbiter.rr_q_reg[1]_1\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_2\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_2\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_2\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(1)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_2\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(2)
    );
\gen_arbiter.rr_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BF333F44CC0000"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_1\,
      I1 => \gen_arbiter.rr_q_reg[0]_3\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I5 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \gen_arbiter.rr_q[0]_i_1__0_n_0\
    );
\gen_arbiter.rr_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333FF8080C0C0"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => \gen_arbiter.rr_q_reg[0]_3\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I5 => \^gen_arbiter.rr_q_reg[1]_1\,
      O => \gen_arbiter.rr_q[1]_i_1__0_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_2\,
      D => \gen_arbiter.rr_q[0]_i_1__0_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_2\,
      D => \gen_arbiter.rr_q[1]_i_1__0_n_0\,
      Q => \^gen_arbiter.rr_q_reg[1]_1\
    );
\gen_demux.lock_ar_valid_q_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111111111"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_reg\,
      I1 => \gen_demux.lock_ar_valid_q_reg_0\,
      I2 => \^gen_arbiter.rr_q_reg[0]_0\,
      I3 => \gen_arbiter.rr_q_reg[0]_3\,
      I4 => \^d\(2),
      I5 => \gen_demux.lock_ar_valid_q_reg_1\,
      O => \status_cnt_q_reg[1]\
    );
\gen_spill_reg.a_data_q[addr][10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(8),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(8),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(8),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(8)
    );
\gen_spill_reg.a_data_q[addr][11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(9),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(9),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(9),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(9)
    );
\gen_spill_reg.a_data_q[addr][12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(10),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(10),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(10),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(10)
    );
\gen_spill_reg.a_data_q[addr][13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(11),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(11),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(11),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(11)
    );
\gen_spill_reg.a_data_q[addr][14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(12),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(12),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(12),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(12)
    );
\gen_spill_reg.a_data_q[addr][15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(13),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(13),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(13),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(13)
    );
\gen_spill_reg.a_data_q[addr][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(0),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(0),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(0)
    );
\gen_spill_reg.a_data_q[addr][3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(1),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(1),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(1)
    );
\gen_spill_reg.a_data_q[addr][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(2),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(2),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(2)
    );
\gen_spill_reg.a_data_q[addr][5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(3),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(3),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(3)
    );
\gen_spill_reg.a_data_q[addr][6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(4),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(4),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(4),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(4)
    );
\gen_spill_reg.a_data_q[addr][7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(5),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(5),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(5),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(5)
    );
\gen_spill_reg.a_data_q[addr][8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(6),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(6),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(6),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(6)
    );
\gen_spill_reg.a_data_q[addr][9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(7),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(7),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(7),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(7)
    );
\gen_spill_reg.a_data_q[id][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][2][ar][id]\(0),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][2][ar][id]\(0),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][id]\(0),
      O => \^d\(0)
    );
\gen_spill_reg.a_data_q[id][4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[0]_0\,
      I1 => \^d\(2),
      O => \^d\(1)
    );
\gen_spill_reg.a_data_q[id][4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      O => \^gen_arbiter.rr_q_reg[0]_0\
    );
\gen_spill_reg.a_data_q[id][5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      O => \^d\(2)
    );
\gen_spill_reg.a_data_q[len][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(0),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(0),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(0)
    );
\gen_spill_reg.a_data_q[len][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(1),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(1),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(1)
    );
\gen_spill_reg.a_data_q[len][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(2),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(2),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(2)
    );
\gen_spill_reg.a_data_q[len][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(3),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(3),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(3)
    );
\gen_spill_reg.a_data_q[len][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(4),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(4),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(4),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(4)
    );
\gen_spill_reg.a_data_q[len][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(5),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(5),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(5),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(5)
    );
\gen_spill_reg.a_data_q[len][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(6),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(6),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(6),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(6)
    );
\gen_spill_reg.a_data_q[len][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[len][7]\(7),
      I1 => \^d\(2),
      I2 => \gen_spill_reg.a_data_q_reg[len][7]_0\(7),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \gen_spill_reg.a_data_q_reg[len][7]_1\(7),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(7)
    );
\gen_spill_reg.b_full_q_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I3 => \gen_arbiter.rr_q_reg[0]_3\,
      I4 => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      I5 => \gen_spill_reg.b_full_q_i_2\,
      O => \gen_arbiter.rr_q_reg[0]_1\
    );
\gen_spill_reg.b_full_q_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F000000000000"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I4 => \gen_arbiter.rr_q_reg[0]_3\,
      I5 => \gen_spill_reg.b_full_q_i_2__2\,
      O => \gen_arbiter.rr_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2_103\ is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.rr_q_reg[0]_0\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_1\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_2\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_0\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.rr_q_reg[1]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_4\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_4__0\ : in STD_LOGIC;
    \mst_reqs_o[0][ar_valid]1\ : in STD_LOGIC;
    \slv_reqs[2][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[1][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[0][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[2][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[1][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[0][2][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2_103\ : entity is "rr_arb_tree";
end \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2_103\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2_103\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.rr_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[0]_0\ : STD_LOGIC;
  signal \^gen_arbiter.rr_q_reg[1]_1\ : STD_LOGIC;
  signal \gen_arbiter.rr_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][0]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][4]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][4]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][5]_i_2__0\ : label is "soft_lutpair6";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \gen_arbiter.rr_q_reg[0]_0\ <= \^gen_arbiter.rr_q_reg[0]_0\;
  \gen_arbiter.rr_q_reg[1]_1\ <= \^gen_arbiter.rr_q_reg[1]_1\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      Q => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(0)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(1)
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_3\,
      D => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      Q => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(2)
    );
\gen_arbiter.rr_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BF333F44CC0000"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_1\,
      I1 => \gen_arbiter.rr_q_reg[1]_2\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I5 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      O => \gen_arbiter.rr_q[0]_i_1_n_0\
    );
\gen_arbiter.rr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333FF8080C0C0"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => \gen_arbiter.rr_q_reg[1]_2\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I5 => \^gen_arbiter.rr_q_reg[1]_1\,
      O => \gen_arbiter.rr_q[1]_i_1_n_0\
    );
\gen_arbiter.rr_q_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_3\,
      D => \gen_arbiter.rr_q[0]_i_1_n_0\,
      Q => \gen_arbiter.rr_q_reg_n_0_[0]\
    );
\gen_arbiter.rr_q_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[0]_3\,
      D => \gen_arbiter.rr_q[1]_i_1_n_0\,
      Q => \^gen_arbiter.rr_q_reg[1]_1\
    );
\gen_spill_reg.a_data_q[addr][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(8),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(8),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(8),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(8)
    );
\gen_spill_reg.a_data_q[addr][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(9),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(9),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(9),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(9)
    );
\gen_spill_reg.a_data_q[addr][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(10),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(10),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(10),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(10)
    );
\gen_spill_reg.a_data_q[addr][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(11),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(11),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(11),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(11)
    );
\gen_spill_reg.a_data_q[addr][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(12),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(12),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(12),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(12)
    );
\gen_spill_reg.a_data_q[addr][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(13),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(13),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(13),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(13)
    );
\gen_spill_reg.a_data_q[addr][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(0),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(0),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(0)
    );
\gen_spill_reg.a_data_q[addr][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(1),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(1),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(1)
    );
\gen_spill_reg.a_data_q[addr][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(2),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(2),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(2)
    );
\gen_spill_reg.a_data_q[addr][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(3),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(3),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(3)
    );
\gen_spill_reg.a_data_q[addr][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(4),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(4),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(4),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(4)
    );
\gen_spill_reg.a_data_q[addr][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(5),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(5),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(5),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(5)
    );
\gen_spill_reg.a_data_q[addr][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(6),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(6),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(6),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(6)
    );
\gen_spill_reg.a_data_q[addr][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][1][ar][addr]\(7),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][1][ar][addr]\(7),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][addr]\(7),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(7)
    );
\gen_spill_reg.a_data_q[id][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \slv_reqs[2][2][ar][id]\(0),
      I1 => \^d\(2),
      I2 => \slv_reqs[1][2][ar][id]\(0),
      I3 => \^gen_arbiter.rr_q_reg[0]_0\,
      I4 => \slv_reqs[0][2][ar][id]\(0),
      O => \^d\(0)
    );
\gen_spill_reg.a_data_q[id][4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[0]_0\,
      I1 => \^d\(2),
      O => \^d\(1)
    );
\gen_spill_reg.a_data_q[id][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      O => \^gen_arbiter.rr_q_reg[0]_0\
    );
\gen_spill_reg.a_data_q[id][5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      O => \^d\(2)
    );
\gen_spill_reg.b_full_q_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I3 => \gen_arbiter.rr_q_reg[1]_2\,
      I4 => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      I5 => \gen_demux.lock_ar_valid_q_i_4\,
      O => \gen_arbiter.rr_q_reg[0]_1\
    );
\gen_spill_reg.b_full_q_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008C0000000000"
    )
        port map (
      I0 => \gen_arbiter.rr_q_reg_n_0_[0]\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I3 => \gen_arbiter.rr_q_reg[1]_2\,
      I4 => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      I5 => \gen_demux.lock_ar_valid_q_i_4__0\,
      O => \gen_arbiter.rr_q_reg[0]_2\
    );
\gen_spill_reg.b_full_q_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F000000000000"
    )
        port map (
      I0 => \^gen_arbiter.rr_q_reg[1]_1\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1),
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I4 => \gen_arbiter.rr_q_reg[1]_2\,
      I5 => \mst_reqs_o[0][ar_valid]1\,
      O => \gen_arbiter.rr_q_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_spill_register is
  port (
    \gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    o_sb_awready : out STD_LOGIC;
    \gen_demux.lock_aw_valid_d0\ : out STD_LOGIC;
    w_fifo_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_fifo_push : out STD_LOGIC;
    \gen_demux.slv_aw_chan_select[aw_select]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\ : out STD_LOGIC;
    \slv_reqs[2][2][aw][id]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][region][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_mux.mst_aw_chan[lock]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][size][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][burst][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_6\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    i_sb_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_0\ : in STD_LOGIC;
    i_sb_awlock : in STD_LOGIC;
    i_sb_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.aw_valid1\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \read_pointer_n10_out__0\ : in STD_LOGIC;
    \mem_q_reg[0][0]\ : in STD_LOGIC;
    \gen_demux.aw_valid35_in\ : in STD_LOGIC;
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \slv_resps[2][1][aw_ready]\ : in STD_LOGIC;
    \slv_resps[2][0][aw_ready]\ : in STD_LOGIC;
    w_fifo_full : in STD_LOGIC;
    i_sb_awvalid : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0]_59\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_58\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : in STD_LOGIC;
    \slv_reqs[1][2][aw][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[1][1][aw][addr]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ : in STD_LOGIC;
    \slv_reqs[1][1][aw][len]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reqs[1][1][aw][region]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][prot]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][lock]\ : in STD_LOGIC;
    \slv_reqs[1][1][aw][size]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][burst]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[1][1][aw][cache]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][qos]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\ : in STD_LOGIC;
    mem_q : in STD_LOGIC;
    \mem_q_reg[9]_60\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[8][1]\ : in STD_LOGIC;
    \mem_q_reg[8]_61\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[6][1]\ : in STD_LOGIC;
    \mem_q_reg[6]_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[5][1]\ : in STD_LOGIC;
    \mem_q_reg[5]_64\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[4][1]\ : in STD_LOGIC;
    \mem_q_reg[4]_65\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_spill_register : entity is "spill_register";
end BD_intcon_wrapper_bd_0_0_spill_register;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_spill_register is
  signal \gen_demux.aw_ready\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_d0\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg\ : STD_LOGIC;
  signal \^gen_demux.slv_aw_chan_select[aw_select]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_slv_port_demux[2].i_axi_aw_decode/idx_o22_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_aw_decode/idx_o23_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_aw_decode/idx_o24_in\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_10__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_11__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_12__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_13__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_14__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_15__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_16__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_17__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_23__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_24__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_25__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_26__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_27__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_28__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_29__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_30__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_32__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_33__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_34__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_35__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_37__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_38__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_39__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_40__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_41__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_42__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_43__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_44__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_46__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_47__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_48__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_49__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_50__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_51__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_52__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_53__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_54__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_55__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_56__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_57__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_58__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_60__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_61__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_62__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_63__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_64__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_65__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_66__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_67__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_69__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_70__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_71__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_72__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_73__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_74__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_75__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_76__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_77__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_78__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_79__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_7__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_80__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_81__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_82__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_83__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_84__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_85__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_86__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_87__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_88__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_89__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_8__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_90__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_91__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_92__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[aw_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_10_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_9_n_0\ : STD_LOGIC;
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__15\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__31\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \gen_counters[1].mst_select_q[1][0]_i_1__2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \gen_counters[1].mst_select_q[1][1]_i_1__2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[aw_select][0]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[aw_select][1]_i_1__0\ : label is "soft_lutpair522";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0\ : label is 11;
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_3__3\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \mem_q[0][0]_i_2__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \mem_q[0][0]_i_2__1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \mem_q[7][0]_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \mem_q[7][1]_i_2__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of o_sb_awready_INST_0 : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \write_pointer_q[3]_i_3\ : label is "soft_lutpair524";
begin
  \gen_demux.lock_aw_valid_d0\ <= \^gen_demux.lock_aw_valid_d0\;
  \gen_demux.lock_aw_valid_q_reg\ <= \^gen_demux.lock_aw_valid_q_reg\;
  \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) <= \^gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0);
  \gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\ <= \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\;
  \gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\ <= \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\;
\counter_q[4]_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg\,
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\
    );
\counter_q[4]_i_5__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg\,
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      I2 => \gen_demux.aw_valid35_in\,
      I3 => \^gen_demux.slv_aw_chan_select[aw_select]\(1),
      I4 => \^gen_demux.slv_aw_chan_select[aw_select]\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\,
      I2 => \^gen_demux.slv_aw_chan_select[aw_select]\(1),
      I3 => \^gen_demux.slv_aw_chan_select[aw_select]\(0),
      I4 => \gen_demux.aw_valid35_in\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\
    );
\gen_counters[0].mst_select_q[0][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\,
      I4 => \gen_counters[0].mst_select_q_reg[0]_59\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_1\
    );
\gen_counters[0].mst_select_q[0][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\,
      I4 => \gen_counters[0].mst_select_q_reg[0]_59\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_1\
    );
\gen_counters[1].mst_select_q[1][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_58\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_0\
    );
\gen_counters[1].mst_select_q[1][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \^gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_58\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_0\
    );
\gen_demux.lock_aw_valid_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E0A"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q\,
      I1 => \^gen_demux.lock_aw_valid_d0\,
      I2 => \gen_demux.aw_ready\,
      I3 => \gen_demux.aw_valid1\,
      O => \gen_demux.lock_aw_valid_q_reg_0\
    );
\gen_spill_reg.a_data_q[addr][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(0)
    );
\gen_spill_reg.a_data_q[addr][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(10),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(10),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(10),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(7)
    );
\gen_spill_reg.a_data_q[addr][10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(10),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(10),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(10),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(10)
    );
\gen_spill_reg.a_data_q[addr][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(11),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(11),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(11),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(8)
    );
\gen_spill_reg.a_data_q[addr][11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(11),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(11),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(11),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(11)
    );
\gen_spill_reg.a_data_q[addr][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(12),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(12),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(12),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(9)
    );
\gen_spill_reg.a_data_q[addr][12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(12),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(12),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(12),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(12)
    );
\gen_spill_reg.a_data_q[addr][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(13),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(13),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(13),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(10)
    );
\gen_spill_reg.a_data_q[addr][13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(13),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(13),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(13),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(13)
    );
\gen_spill_reg.a_data_q[addr][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(14),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(14),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(14),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(11)
    );
\gen_spill_reg.a_data_q[addr][14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(14),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(14),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(14),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(14)
    );
\gen_spill_reg.a_data_q[addr][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(15),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(15),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(15),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(12)
    );
\gen_spill_reg.a_data_q[addr][15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(15),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(15),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(15),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(15)
    );
\gen_spill_reg.a_data_q[addr][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(16),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(16),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(16),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(16)
    );
\gen_spill_reg.a_data_q[addr][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(17),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(17),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(17),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(17)
    );
\gen_spill_reg.a_data_q[addr][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(18),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(18),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(18),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(18)
    );
\gen_spill_reg.a_data_q[addr][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(19),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(19),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(19),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(19)
    );
\gen_spill_reg.a_data_q[addr][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(1)
    );
\gen_spill_reg.a_data_q[addr][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(20),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(20),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(20),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(20)
    );
\gen_spill_reg.a_data_q[addr][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(21),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(21),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(21),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(21)
    );
\gen_spill_reg.a_data_q[addr][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(22),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(22),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(22),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(22)
    );
\gen_spill_reg.a_data_q[addr][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(23),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(23),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(23),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(23)
    );
\gen_spill_reg.a_data_q[addr][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(24),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(24),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(24),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(24)
    );
\gen_spill_reg.a_data_q[addr][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(25),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(25),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(25),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(25)
    );
\gen_spill_reg.a_data_q[addr][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(26),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(26),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(26),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(26)
    );
\gen_spill_reg.a_data_q[addr][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(27),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(27),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(27),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(27)
    );
\gen_spill_reg.a_data_q[addr][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(28),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(28),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(28),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(28)
    );
\gen_spill_reg.a_data_q[addr][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(29),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(29),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(29),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(29)
    );
\gen_spill_reg.a_data_q[addr][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(2),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(2)
    );
\gen_spill_reg.a_data_q[addr][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(30),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(30),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(30),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(30)
    );
\gen_spill_reg.a_data_q[addr][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(31),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(31),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(31),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(31)
    );
\gen_spill_reg.a_data_q[addr][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(3),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(0)
    );
\gen_spill_reg.a_data_q[addr][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(3),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(3)
    );
\gen_spill_reg.a_data_q[addr][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(4),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(1)
    );
\gen_spill_reg.a_data_q[addr][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(4),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(4)
    );
\gen_spill_reg.a_data_q[addr][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(5),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(2)
    );
\gen_spill_reg.a_data_q[addr][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(5),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(5)
    );
\gen_spill_reg.a_data_q[addr][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(6),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(3)
    );
\gen_spill_reg.a_data_q[addr][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(6),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(6)
    );
\gen_spill_reg.a_data_q[addr][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(7),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(4)
    );
\gen_spill_reg.a_data_q[addr][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(7),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(7)
    );
\gen_spill_reg.a_data_q[addr][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(8),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(8),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(8),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(5)
    );
\gen_spill_reg.a_data_q[addr][8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(8),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(8),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(8),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(8)
    );
\gen_spill_reg.a_data_q[addr][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(9),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(9),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][1][aw][addr]\(9),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(6)
    );
\gen_spill_reg.a_data_q[addr][9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(9),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(9),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][addr]\(9),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(9)
    );
\gen_spill_reg.a_data_q[aw_chan][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_sb_awvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q[aw_select][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o22_in\,
      I1 => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      I2 => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o24_in\,
      I3 => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o23_in\,
      O => \gen_spill_reg.a_data_q[aw_select][0]_i_1__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_sb_awaddr(30),
      I1 => i_sb_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_10__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(28),
      I1 => i_sb_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_11__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(26),
      I1 => i_sb_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_12__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(24),
      I1 => i_sb_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_13__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_awaddr(31),
      I1 => i_sb_awaddr(30),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_14__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(28),
      I1 => i_sb_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_15__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(26),
      I1 => i_sb_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_16__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(24),
      I1 => i_sb_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_17__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o23_in\,
      I1 => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o24_in\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      I3 => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o22_in\,
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_1__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(30),
      I1 => i_sb_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_23__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(28),
      I1 => i_sb_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_24__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(26),
      I1 => i_sb_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_25__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(24),
      I1 => i_sb_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_26__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(30),
      I1 => i_sb_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_27__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(28),
      I1 => i_sb_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_28__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(26),
      I1 => i_sb_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_29__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(24),
      I1 => i_sb_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_30__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(28),
      I1 => i_sb_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_32__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(26),
      I1 => i_sb_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_33__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(24),
      I1 => i_sb_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_34__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(22),
      I1 => i_sb_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_35__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(22),
      I1 => i_sb_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_37__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(20),
      I1 => i_sb_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_38__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(18),
      I1 => i_sb_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_39__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(16),
      I1 => i_sb_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_40__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(22),
      I1 => i_sb_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_41__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(20),
      I1 => i_sb_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_42__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(18),
      I1 => i_sb_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_43__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(16),
      I1 => i_sb_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_44__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(22),
      I1 => i_sb_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_46__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(20),
      I1 => i_sb_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_47__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(18),
      I1 => i_sb_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_48__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(16),
      I1 => i_sb_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_49__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(22),
      I1 => i_sb_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_50__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(20),
      I1 => i_sb_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_51__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(18),
      I1 => i_sb_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_52__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(16),
      I1 => i_sb_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_53__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(14),
      I1 => i_sb_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_54__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_55__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(20),
      I1 => i_sb_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_55__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(18),
      I1 => i_sb_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_56__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(16),
      I1 => i_sb_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_57__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_awaddr(14),
      I1 => i_sb_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_58__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(14),
      I1 => i_sb_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_60__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(12),
      I1 => i_sb_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_61__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(10),
      I1 => i_sb_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_62__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(8),
      I1 => i_sb_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_63__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_64__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(14),
      I1 => i_sb_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_64__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_65__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(12),
      I1 => i_sb_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_65__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(10),
      I1 => i_sb_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_66__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(8),
      I1 => i_sb_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_67__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(14),
      I1 => i_sb_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_69__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_70__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(12),
      I1 => i_sb_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_70__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_71__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(10),
      I1 => i_sb_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_71__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_72__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(8),
      I1 => i_sb_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_72__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_73__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(14),
      I1 => i_sb_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_73__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(12),
      I1 => i_sb_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_74__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(10),
      I1 => i_sb_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_75__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_76__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(8),
      I1 => i_sb_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_76__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(6),
      I1 => i_sb_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_77__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_78__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(4),
      I1 => i_sb_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_78__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_79__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(2),
      I1 => i_sb_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_79__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_7__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_80__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(0),
      I1 => i_sb_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_80__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(6),
      I1 => i_sb_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_81__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_82__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(4),
      I1 => i_sb_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_82__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_83__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(2),
      I1 => i_sb_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_83__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_84__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(0),
      I1 => i_sb_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_84__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_85__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(6),
      I1 => i_sb_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_85__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_86__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(4),
      I1 => i_sb_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_86__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_87__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(2),
      I1 => i_sb_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_87__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_88__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_awaddr(0),
      I1 => i_sb_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_88__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(6),
      I1 => i_sb_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_89__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_awaddr(31),
      I1 => i_sb_awaddr(30),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_8__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_90__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(4),
      I1 => i_sb_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_90__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_91__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(2),
      I1 => i_sb_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_91__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_92__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(0),
      I1 => i_sb_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_92__0_n_0\
    );
\gen_spill_reg.a_data_q[burst][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][burst]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][burst][1]_0\(0)
    );
\gen_spill_reg.a_data_q[burst][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][burst]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][burst][1]_0\(1)
    );
\gen_spill_reg.a_data_q[cache][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][cache]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]_0\(0)
    );
\gen_spill_reg.a_data_q[cache][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][cache]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]_0\(1)
    );
\gen_spill_reg.a_data_q[cache][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][cache]\(2),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]_0\(2)
    );
\gen_spill_reg.a_data_q[cache][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][cache]\(3),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]_0\(3)
    );
\gen_spill_reg.a_data_q[id][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      I4 => \slv_reqs[1][2][aw][id]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\(0)
    );
\gen_spill_reg.a_data_q[id][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][2][aw][id]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_1\(0)
    );
\gen_spill_reg.a_data_q[len][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(0)
    );
\gen_spill_reg.a_data_q[len][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(1)
    );
\gen_spill_reg.a_data_q[len][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(2),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(2)
    );
\gen_spill_reg.a_data_q[len][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(3),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(3)
    );
\gen_spill_reg.a_data_q[len][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(4),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(4)
    );
\gen_spill_reg.a_data_q[len][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(5),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(5)
    );
\gen_spill_reg.a_data_q[len][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(6),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(6)
    );
\gen_spill_reg.a_data_q[len][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][len]\(7),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(7)
    );
\gen_spill_reg.a_data_q[lock]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][lock_n_0_]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][lock]\,
      O => \gen_mux.mst_aw_chan[lock]\
    );
\gen_spill_reg.a_data_q[prot][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][prot]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]_0\(0)
    );
\gen_spill_reg.a_data_q[prot][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][prot]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]_0\(1)
    );
\gen_spill_reg.a_data_q[prot][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][prot]\(2),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]_0\(2)
    );
\gen_spill_reg.a_data_q[qos][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][qos]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]_0\(0)
    );
\gen_spill_reg.a_data_q[qos][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][qos]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]_0\(1)
    );
\gen_spill_reg.a_data_q[qos][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][qos]\(2),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]_0\(2)
    );
\gen_spill_reg.a_data_q[qos][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][qos]\(3),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]_0\(3)
    );
\gen_spill_reg.a_data_q[region][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][region]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][region][3]_0\(0)
    );
\gen_spill_reg.a_data_q[region][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][region]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][region][3]_0\(1)
    );
\gen_spill_reg.a_data_q[region][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][region]\(2),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][region][3]_0\(2)
    );
\gen_spill_reg.a_data_q[region][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][region]\(3),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][region][3]_0\(3)
    );
\gen_spill_reg.a_data_q[size][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][size]\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][size][2]_0\(0)
    );
\gen_spill_reg.a_data_q[size][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][size]\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][size][2]_0\(1)
    );
\gen_spill_reg.a_data_q[size][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      I4 => \slv_reqs[1][1][aw][size]\(2),
      O => \gen_spill_reg.b_data_q_reg[aw_chan][size][2]_0\(2)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(0)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(10),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(10)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(11),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(11)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(12),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(12)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(13),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(13)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(14),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(14)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(15),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(15)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(16),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(16)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(17),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(17)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(18),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(18)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(19),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(19)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(1)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(20),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(20)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(21),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(21)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(22),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(22)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(23),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(23)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(24),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(24)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(25),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(25)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(26),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(26)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(27),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(27)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(28),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(28)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(29),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(29)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(2)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(30),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(30)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(31),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(31)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(3)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(4),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(4)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(5),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(5)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(6),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(6)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(7),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(7)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(8),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(8)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awaddr(9),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(9)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awburst(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awburst(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awcache(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awcache(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awcache(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awcache(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awid(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(0)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(1)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(2)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(3)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(4),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(4)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(5),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(5)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(6),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(6)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlen(7),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(7)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awlock,
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awprot(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awprot(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awprot(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awqos(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awqos(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awqos(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awqos(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awregion(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awregion(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awregion(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awregion(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awsize(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awsize(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_sb_awsize(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q[aw_select][0]_i_1__0_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q[aw_select][1]_i_1__0_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_46__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_47__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_48__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_49__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_50__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_51__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_52__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_53__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_0\,
      CO(3 downto 1) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o23_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_8__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_54__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_55__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_56__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_57__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_58__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_60__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_61__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_62__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_63__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_64__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_65__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_66__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_67__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_0\,
      CO(3) => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o24_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_10__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_11__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_12__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_13__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_14__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_15__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_16__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_17__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_69__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_70__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_71__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_72__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_45__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_73__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_74__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_75__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_76__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_77__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_78__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_79__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_80__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_59__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_81__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_82__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_83__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_84__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22__0_n_0\,
      CO(3) => \gen_slv_port_demux[2].i_axi_aw_decode/idx_o22_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_23__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_24__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_25__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_26__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_27__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_28__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_29__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_30__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_85__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_86__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_87__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_88__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_68__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_89__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_90__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_91__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_92__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_32__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_33__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_34__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_35__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_37__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_38__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_39__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_40__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_9__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_41__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_42__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_43__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_44__0_n_0\
    );
\gen_spill_reg.a_full_q_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_sb_awvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_full_q_i_1__2_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_full_q_i_1__2_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[aw_chan][id][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444404444444"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \gen_demux.aw_valid1\,
      I3 => \^gen_demux.lock_aw_valid_d0\,
      I4 => \gen_demux.aw_ready\,
      I5 => \gen_demux.lock_aw_valid_q\,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(0),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(0)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(10),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(10)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(11),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(11)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(12),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(12)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(13),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(13)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(14),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(14)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(15),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(15)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(16),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(16)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(17),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(17)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(18),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(18)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(19),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(19)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(1),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(1)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(20),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(20)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(21),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(21)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(22),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(22)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(23),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(23)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(24),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(24)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(25),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(25)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(26),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(26)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(27),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(27)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(28),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(28)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(29),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(29)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(2),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(2)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(30),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(30)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(31),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(31)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(3),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(3)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(4),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(4)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(5),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(5)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(6),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(6)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(7),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(7)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(8),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(8)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(9),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(9)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(0),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(0)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(1),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(1)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(2),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(2)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(3),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(3)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(4),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(4)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(5),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(5)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(6),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(6)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(7),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(7)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][lock_n_0_]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\
    );
\gen_spill_reg.b_full_q_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE02A20151FD5D"
    )
        port map (
      I0 => \gen_counters[0].mst_select_q_reg[0]_59\(1),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_58\(1),
      I5 => \^gen_demux.slv_aw_chan_select[aw_select]\(1),
      O => \gen_spill_reg.b_full_q_i_10_n_0\
    );
\gen_spill_reg.b_full_q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3F3F3F0A2A2A2A"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_demux.lock_aw_valid_q\,
      I2 => \gen_demux.aw_ready\,
      I3 => \^gen_demux.lock_aw_valid_d0\,
      I4 => \gen_demux.aw_valid1\,
      I5 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1__2_n_0\
    );
\gen_spill_reg.b_full_q_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A00800A8A0A80"
    )
        port map (
      I0 => \gen_demux.aw_valid35_in\,
      I1 => \slv_resps[2][1][aw_ready]\,
      I2 => \^gen_demux.slv_aw_chan_select[aw_select]\(0),
      I3 => \^gen_demux.slv_aw_chan_select[aw_select]\(1),
      I4 => \slv_resps[2][0][aw_ready]\,
      I5 => w_fifo_full,
      O => \gen_demux.aw_ready\
    );
\gen_spill_reg.b_full_q_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_reg_0\,
      I1 => \gen_spill_reg.b_full_q_i_9_n_0\,
      I2 => \gen_spill_reg.b_full_q_i_10_n_0\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \^gen_demux.lock_aw_valid_d0\
    );
\gen_spill_reg.b_full_q_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE02A20151FD5D"
    )
        port map (
      I0 => \gen_counters[0].mst_select_q_reg[0]_59\(0),
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_58\(0),
      I5 => \^gen_demux.slv_aw_chan_select[aw_select]\(0),
      O => \gen_spill_reg.b_full_q_i_9_n_0\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.b_full_q_i_1__2_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
\mem_q[0][0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \slv_reqs[2][2][aw][id]\(0)
    );
\mem_q[0][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \read_pointer_n10_out__0\,
      I4 => \mem_q_reg[0][0]\,
      O => w_fifo_data(0)
    );
\mem_q[4][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \mem_q_reg[4][1]\,
      I4 => \mem_q_reg[4]_65\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_6\
    );
\mem_q[4][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \mem_q_reg[4][1]\,
      I4 => \mem_q_reg[4]_65\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_6\
    );
\mem_q[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \mem_q_reg[5][1]\,
      I4 => \mem_q_reg[5]_64\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_5\
    );
\mem_q[5][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \mem_q_reg[5][1]\,
      I4 => \mem_q_reg[5]_64\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_5\
    );
\mem_q[6][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \mem_q_reg[6][1]\,
      I4 => \mem_q_reg[6]_63\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_4\
    );
\mem_q[6][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \mem_q_reg[6][1]\,
      I4 => \mem_q_reg[6]_63\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_4\
    );
\mem_q[7][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      O => \^gen_demux.slv_aw_chan_select[aw_select]\(0)
    );
\mem_q[7][1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      O => \^gen_demux.slv_aw_chan_select[aw_select]\(1)
    );
\mem_q[8][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \mem_q_reg[8][1]\,
      I4 => \mem_q_reg[8]_61\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_3\
    );
\mem_q[8][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \mem_q_reg[8][1]\,
      I4 => \mem_q_reg[8]_61\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_3\
    );
\mem_q[9][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => mem_q,
      I4 => \mem_q_reg[9]_60\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_2\
    );
\mem_q[9][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => mem_q,
      I4 => \mem_q_reg[9]_60\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_2\
    );
o_sb_awready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => o_sb_awready
    );
\status_cnt_q[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008080808"
    )
        port map (
      I0 => \gen_demux.aw_valid35_in\,
      I1 => \^gen_demux.slv_aw_chan_select[aw_select]\(1),
      I2 => \^gen_demux.slv_aw_chan_select[aw_select]\(0),
      I3 => \status_cnt_q_reg[2]\,
      I4 => \status_cnt_q_reg[2]_0\,
      I5 => \status_cnt_q_reg[2]_1\,
      O => w_fifo_push
    );
\write_pointer_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_d0\,
      I1 => \gen_demux.aw_valid1\,
      I2 => \gen_demux.lock_aw_valid_q\,
      O => \^gen_demux.lock_aw_valid_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_spill_register_45 is
  port (
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_0\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_7\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_8\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_2\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_9\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.b_full_q_reg_0\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_1\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_aw_valid_q_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \counter_q_reg[0]\ : out STD_LOGIC;
    \counter_q_reg[1]\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_4\ : out STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    \counter_q_reg[2]\ : out STD_LOGIC;
    \counter_q_reg[1]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]_1\ : out STD_LOGIC;
    status_cnt_n : out STD_LOGIC;
    \counter_q_reg[0]_1\ : out STD_LOGIC;
    \counter_q_reg[0]_2\ : out STD_LOGIC;
    \counter_q_reg[0]_3\ : out STD_LOGIC;
    \counter_q_reg[0]_4\ : out STD_LOGIC;
    \counter_q_reg[0]_5\ : out STD_LOGIC;
    \counter_q_reg[0]_6\ : out STD_LOGIC;
    \counter_q_reg[0]_7\ : out STD_LOGIC;
    \counter_q_reg[0]_8\ : out STD_LOGIC;
    \counter_q_reg[1]_2\ : out STD_LOGIC;
    \counter_q_reg[0]_9\ : out STD_LOGIC;
    \counter_q_reg[0]_10\ : out STD_LOGIC;
    \counter_q_reg[0]_11\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_0\ : out STD_LOGIC;
    \slv_reqs[1][2][aw_valid]\ : out STD_LOGIC;
    \slv_reqs[1][2][aw][id]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_awready : out STD_LOGIC;
    \slv_reqs[1][1][aw][lock]\ : out STD_LOGIC;
    \slv_reqs[1][1][aw][size]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][burst]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[1][1][aw][cache]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][prot]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][qos]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][region]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][addr]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reqs[1][1][aw][len]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_7\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_7\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_8\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_8\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_9\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_9\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_10\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_10\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_11\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_11\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_12\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_12\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_13\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_13\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_14\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_14\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_15\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_15\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_16\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_16\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_17\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_17\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_18\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_18\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][1]_19\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_19\ : out STD_LOGIC;
    i_lsu_awlock : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_0\ : in STD_LOGIC;
    i_lsu_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_12\ : in STD_LOGIC;
    \counter_q_reg[0]_13\ : in STD_LOGIC;
    \counter_q_reg[0]_14\ : in STD_LOGIC;
    \counter_q_reg[0]_15\ : in STD_LOGIC;
    \counter_q_reg[0]_16\ : in STD_LOGIC;
    \counter_q_reg[0]_17\ : in STD_LOGIC;
    \counter_q_reg[0]_18\ : in STD_LOGIC;
    \counter_q_reg[0]_19\ : in STD_LOGIC;
    \counter_q_reg[0]_20\ : in STD_LOGIC;
    \counter_q_reg[0]_21\ : in STD_LOGIC;
    \counter_q_reg[0]_22\ : in STD_LOGIC;
    \counter_q_reg[0]_23\ : in STD_LOGIC;
    \counter_q_reg[0]_24\ : in STD_LOGIC;
    \counter_q_reg[0]_25\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_reg_6\ : in STD_LOGIC;
    \counter_q_reg[0]_26\ : in STD_LOGIC;
    \counter_q_reg[0]_27\ : in STD_LOGIC;
    \mem_q_reg[1][3]\ : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    \mem_q_reg[1][1]\ : in STD_LOGIC;
    \mem_q_reg[1][2]\ : in STD_LOGIC;
    \mem_q_reg[1][3]_0\ : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_pointer_q0 : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_select][0]_20\ : in STD_LOGIC;
    \slv_resps[1][0][aw_ready]\ : in STD_LOGIC;
    \slv_resps[1][1][aw_ready]\ : in STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]_21\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_2_1\ : in STD_LOGIC;
    i_lsu_awvalid : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_7\ : in STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15]_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[14].mst_select_q_reg[14]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[13].mst_select_q_reg[13]_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[12].mst_select_q_reg[12]_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[11].mst_select_q_reg[11]_20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[10].mst_select_q_reg[10]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[9].mst_select_q_reg[9]_22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[8].mst_select_q_reg[8]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[7].mst_select_q_reg[7]_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[5].mst_select_q_reg[5]_26\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[4].mst_select_q_reg[4]_27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_28\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_29\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_q : in STD_LOGIC;
    \mem_q_reg[9]_32\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[7][1]\ : in STD_LOGIC;
    \mem_q_reg[7]_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_q_reg[5][1]\ : in STD_LOGIC;
    \mem_q_reg[5]_36\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_spill_register_45 : entity is "spill_register";
end BD_intcon_wrapper_bd_0_0_spill_register_45;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_spill_register_45 is
  signal \counter_q[4]_i_11_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__11_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__12_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__13_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_4__37_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_5__16_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_6__6_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_6__7_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[12].mst_select_q[12][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[1].mst_select_q[1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[5].mst_select_q[5][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_counters[9].mst_select_q[9][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q_i_4_n_0\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_aw_decode/idx_o22_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_aw_decode/idx_o23_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_aw_decode/idx_o24_in\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_10_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_11_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_12_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_13_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_14_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_15_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_16_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_17_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_23_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_24_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_25_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_26_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_27_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_28_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_29_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_30_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_32_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_33_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_34_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_35_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_37_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_38_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_39_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_40_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_41_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_42_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_43_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_44_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_46_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_47_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_48_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_49_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_50_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_51_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_52_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_53_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_54_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_55_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_56_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_57_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_58_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_60_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_61_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_62_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_63_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_64_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_65_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_66_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_67_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_69_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_70_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_71_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_72_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_73_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_74_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_75_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_76_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_77_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_78_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_79_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_7_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_80_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_81_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_82_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_83_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_84_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_85_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_86_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_87_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_88_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_89_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_8_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_90_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_91_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_92_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[aw_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[aw_select][0]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[aw_select][1]_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_2__1_n_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_full_q_reg_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reqs[1][2][aw][id]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[4]_i_11\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__54\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__55\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__56\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__57\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__58\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__59\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__60\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__61\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__62\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__63\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__64\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__65\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__66\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__67\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__68\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__69\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__10\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__11\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__12\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__13\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__25\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__26\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__27\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__28\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__29\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__30\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__31\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__32\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__33\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__34\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \counter_q[4]_i_4__38\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__16\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__27\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__28\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__29\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \counter_q[4]_i_5__30\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \counter_q[4]_i_6__6\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \counter_q[4]_i_6__7\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \gen_counters[13].mst_select_q[13][0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \gen_counters[13].mst_select_q[13][1]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \gen_demux.lock_aw_valid_q_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][0]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][10]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][11]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][12]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][13]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][14]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][15]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][16]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][17]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][18]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][19]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][1]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][20]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][21]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][22]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][23]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][24]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][25]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][26]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][27]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][28]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][29]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][2]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][30]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][31]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][3]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][4]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][5]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][6]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][7]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][8]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][9]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[aw_select][0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[aw_select][1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[burst][0]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[burst][1]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][0]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][1]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][2]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][3]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][1]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][1]_i_1__2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][2]_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][2]_i_1__2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][3]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[id][3]_i_1__2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][0]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][1]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][2]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][3]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][4]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][5]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][6]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[len][7]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[lock]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[prot][0]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[prot][1]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[prot][2]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][0]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][1]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][2]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][3]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][0]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][1]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][2]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][3]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[size][0]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[size][1]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[size][2]_i_2\ : label is "soft_lutpair343";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of \gen_spill_reg.a_full_q_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \mem_q[0][2]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mem_q[0][2]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mem_q[0][3]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \mem_q[0][3]_i_2__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of o_lsu_awready_INST_0 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of o_lsu_wready_INST_0_i_14 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of o_lsu_wready_INST_0_i_15 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \write_pointer_q[3]_i_1\ : label is "soft_lutpair327";
begin
  \gen_demux.lock_aw_valid_q_reg\ <= \^gen_demux.lock_aw_valid_q_reg\;
  \gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\ <= \^gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\;
  \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\ <= \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\;
  \gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\ <= \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\;
  \gen_spill_reg.b_data_q_reg[aw_select][0]_0\ <= \^gen_spill_reg.b_data_q_reg[aw_select][0]_0\;
  \gen_spill_reg.b_data_q_reg[aw_select][1]_0\ <= \^gen_spill_reg.b_data_q_reg[aw_select][1]_0\;
  \gen_spill_reg.b_full_q_reg_0\ <= \^gen_spill_reg.b_full_q_reg_0\;
  p_0_in(0) <= \^p_0_in\(0);
  \slv_reqs[1][2][aw][id]\(1 downto 0) <= \^slv_reqs[1][2][aw][id]\(1 downto 0);
\counter_q[3]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \counter_q[4]_i_4__12_n_0\,
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I5 => \^gen_demux.lock_aw_valid_q_reg\,
      O => \^gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\
    );
\counter_q[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011101"
    )
        port map (
      I0 => \counter_q[4]_i_5__16_n_0\,
      I1 => \^gen_demux.lock_aw_valid_q_reg\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I5 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      O => \^p_0_in\(0)
    );
\counter_q[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \counter_q[4]_i_11_n_0\
    );
\counter_q[4]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \counter_q_reg[0]_26\,
      O => \gen_demux.lock_aw_valid_q_reg_2\(0)
    );
\counter_q[4]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \counter_q_reg[0]_27\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \^gen_demux.lock_aw_valid_q_reg\,
      I4 => \counter_q[4]_i_5__16_n_0\,
      O => E(0)
    );
\counter_q[4]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_12\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_10\(0)
    );
\counter_q[4]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_13\,
      I1 => \counter_q[4]_i_4__12_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_5\(0)
    );
\counter_q[4]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_14\,
      I1 => \counter_q[4]_i_4__12_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_6\(0)
    );
\counter_q[4]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_15\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_11\(0)
    );
\counter_q[4]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_16\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_12\(0)
    );
\counter_q[4]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_17\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_13\(0)
    );
\counter_q[4]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_18\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_14\(0)
    );
\counter_q[4]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_19\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_15\(0)
    );
\counter_q[4]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_20\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_16\(0)
    );
\counter_q[4]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \counter_q_reg[0]_21\,
      I1 => \counter_q[4]_i_4__37_n_0\,
      I2 => \counter_q[4]_i_4__13_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      O => \gen_demux.lock_aw_valid_q_reg_3\(0)
    );
\counter_q[4]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_22\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_17\(0)
    );
\counter_q[4]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_23\,
      I1 => \counter_q[4]_i_5__16_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_7\(0)
    );
\counter_q[4]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_24\,
      I1 => \counter_q[4]_i_5__16_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_8\(0)
    );
\counter_q[4]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA6AAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_25\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_5__16_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_18\(0)
    );
\counter_q[4]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_26\,
      I1 => \^gen_demux.lock_aw_valid_q_reg\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \counter_q[4]_i_4__12_n_0\,
      O => \gen_demux.lock_aw_valid_q_reg_4\
    );
\counter_q[4]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      O => \counter_q[4]_i_4__11_n_0\
    );
\counter_q[4]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      O => \counter_q[4]_i_4__12_n_0\
    );
\counter_q[4]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      O => \counter_q[4]_i_4__13_n_0\
    );
\counter_q[4]_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__11_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_12\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_1\
    );
\counter_q[4]_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \counter_q[4]_i_4__12_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_13\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_0\
    );
\counter_q[4]_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => \counter_q[4]_i_4__12_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_14\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_1\
    );
\counter_q[4]_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__11_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_16\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_3\
    );
\counter_q[4]_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__11_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_17\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_4\
    );
\counter_q[4]_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__13_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_19\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_6\
    );
\counter_q[4]_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__13_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_20\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_7\
    );
\counter_q[4]_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \counter_q[4]_i_4__37_n_0\,
      I1 => \counter_q[4]_i_4__13_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \counter_q_reg[0]_21\,
      O => \gen_demux.lock_aw_valid_q_reg_0\
    );
\counter_q[4]_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \counter_q[4]_i_5__16_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_23\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_2\
    );
\counter_q[4]_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => \counter_q[4]_i_5__16_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_24\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_3\
    );
\counter_q[4]_i_4__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^gen_spill_reg.b_full_q_reg_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      I2 => \gen_demux.lock_aw_valid_q\,
      O => \counter_q[4]_i_4__37_n_0\
    );
\counter_q[4]_i_4__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      O => \^gen_demux.lock_aw_valid_q_reg\
    );
\counter_q[4]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F007F000000"
    )
        port map (
      I0 => \counter_q[4]_i_6__6_n_0\,
      I1 => \counter_q[4]_i_4__11_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_17\,
      I4 => \counter_q_reg[4]_6\(0),
      I5 => \counter_q_reg[4]_6\(1),
      O => \counter_q_reg[0]_5\
    );
\counter_q[4]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F007F000000"
    )
        port map (
      I0 => \counter_q[4]_i_6__7_n_0\,
      I1 => \counter_q[4]_i_4__13_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_19\,
      I4 => \counter_q_reg[4]_8\(0),
      I5 => \counter_q_reg[4]_8\(1),
      O => \counter_q_reg[0]_7\
    );
\counter_q[4]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F007F000000"
    )
        port map (
      I0 => \counter_q[4]_i_6__6_n_0\,
      I1 => \counter_q[4]_i_4__13_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_20\,
      I4 => \counter_q_reg[4]_9\(0),
      I5 => \counter_q_reg[4]_9\(1),
      O => \counter_q_reg[0]_8\
    );
\counter_q[4]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEEEEE08000000"
    )
        port map (
      I0 => \counter_q_reg[4]_10\(1),
      I1 => \counter_q_reg[4]_10\(0),
      I2 => \counter_q[4]_i_7__0_n_0\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \counter_q[4]_i_4__37_n_0\,
      I5 => \counter_q_reg[0]_21\,
      O => \counter_q_reg[1]_2\
    );
\counter_q[4]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[0]_23\,
      I1 => \counter_q[4]_i_5__16_n_0\,
      I2 => \counter_q[4]_i_6__7_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[4]_12\(0),
      I5 => \counter_q_reg[4]_12\(1),
      O => \counter_q_reg[0]_10\
    );
\counter_q[4]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40BF00BF000000"
    )
        port map (
      I0 => \counter_q[4]_i_5__16_n_0\,
      I1 => \counter_q[4]_i_6__6_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_24\,
      I4 => \counter_q_reg[4]_13\(0),
      I5 => \counter_q_reg[4]_13\(1),
      O => \counter_q_reg[0]_11\
    );
\counter_q[4]_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      O => \counter_q[4]_i_5__16_n_0\
    );
\counter_q[4]_i_5__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__12_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_15\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_2\
    );
\counter_q[4]_i_5__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__11_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_18\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_5\
    );
\counter_q[4]_i_5__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_4__13_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_22\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_8\
    );
\counter_q[4]_i_5__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I2 => \counter_q[4]_i_5__16_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[0]_25\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_9\
    );
\counter_q[4]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E008E0"
    )
        port map (
      I0 => \counter_q_reg[4]_0\(1),
      I1 => \counter_q_reg[4]_0\(0),
      I2 => \counter_q_reg[0]_26\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \counter_q[4]_i_7__0_n_0\,
      I5 => \^gen_demux.lock_aw_valid_q_reg\,
      O => \counter_q_reg[1]\
    );
\counter_q[4]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0EEE00008000"
    )
        port map (
      I0 => \counter_q_reg[4]_1\(1),
      I1 => \counter_q_reg[4]_1\(0),
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \counter_q[4]_i_7__0_n_0\,
      I5 => \counter_q_reg[0]_12\,
      O => \counter_q_reg[1]_1\
    );
\counter_q[4]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F007F000000"
    )
        port map (
      I0 => \counter_q[4]_i_4__12_n_0\,
      I1 => \counter_q[4]_i_6__7_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_13\,
      I4 => \counter_q_reg[4]_2\(0),
      I5 => \counter_q_reg[4]_2\(1),
      O => \counter_q_reg[0]_1\
    );
\counter_q[4]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F007F000000"
    )
        port map (
      I0 => \counter_q[4]_i_4__12_n_0\,
      I1 => \counter_q[4]_i_6__6_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_14\,
      I4 => \counter_q_reg[4]_3\(0),
      I5 => \counter_q_reg[4]_3\(1),
      O => \counter_q_reg[0]_2\
    );
\counter_q[4]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F007F000000"
    )
        port map (
      I0 => \counter_q[4]_i_6__7_n_0\,
      I1 => \counter_q[4]_i_4__11_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_16\,
      I4 => \counter_q_reg[4]_5\(0),
      I5 => \counter_q_reg[4]_5\(1),
      O => \counter_q_reg[0]_4\
    );
\counter_q[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF10EF00EF000000"
    )
        port map (
      I0 => \counter_q[4]_i_7__0_n_0\,
      I1 => \counter_q[4]_i_5__16_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_25\,
      I4 => \counter_q_reg[4]\(0),
      I5 => \counter_q_reg[4]\(1),
      O => \counter_q_reg[0]\
    );
\counter_q[4]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \counter_q[4]_i_5__16_n_0\,
      I2 => \^gen_demux.lock_aw_valid_q_reg\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I5 => \counter_q_reg[0]_27\,
      O => \counter_q_reg[2]\
    );
\counter_q[4]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[0]_15\,
      I1 => \counter_q[4]_i_11_n_0\,
      I2 => \counter_q[4]_i_4__12_n_0\,
      I3 => \counter_q[4]_i_4__37_n_0\,
      I4 => \counter_q_reg[4]_4\(0),
      I5 => \counter_q_reg[4]_4\(1),
      O => \counter_q_reg[0]_3\
    );
\counter_q[4]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40BF00BF000000"
    )
        port map (
      I0 => \counter_q[4]_i_11_n_0\,
      I1 => \counter_q[4]_i_4__11_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_18\,
      I4 => \counter_q_reg[4]_7\(0),
      I5 => \counter_q_reg[4]_7\(1),
      O => \counter_q_reg[0]_6\
    );
\counter_q[4]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40BF00BF000000"
    )
        port map (
      I0 => \counter_q[4]_i_11_n_0\,
      I1 => \counter_q[4]_i_4__13_n_0\,
      I2 => \counter_q[4]_i_4__37_n_0\,
      I3 => \counter_q_reg[0]_22\,
      I4 => \counter_q_reg[4]_11\(0),
      I5 => \counter_q_reg[4]_11\(1),
      O => \counter_q_reg[0]_9\
    );
\counter_q[4]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \counter_q[4]_i_6__6_n_0\
    );
\counter_q[4]_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \counter_q[4]_i_6__7_n_0\
    );
\counter_q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \counter_q[4]_i_5__16_n_0\,
      I3 => \^gen_demux.lock_aw_valid_q_reg\,
      I4 => \counter_q[4]_i_11_n_0\,
      I5 => \counter_q_reg[0]_27\,
      O => \counter_q_reg[1]_0\
    );
\counter_q[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \counter_q[4]_i_7__0_n_0\
    );
\counter_q[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => Q(0),
      I1 => \counter_q[4]_i_5__16_n_0\,
      I2 => \^gen_demux.lock_aw_valid_q_reg\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I5 => \counter_q_reg[0]_27\,
      O => \counter_q_reg[0]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8B8"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2_n_0\,
      I3 => \gen_demux.lock_aw_valid_q\,
      I4 => \^gen_spill_reg.b_full_q_reg_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B888B8B"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_6\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_7\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2__0_n_0\,
      I3 => \gen_demux.lock_aw_valid_q\,
      I4 => \^gen_spill_reg.b_full_q_reg_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2__0_n_0\
    );
\gen_counters[0].mst_select_q[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \^p_0_in\(0),
      I4 => \gen_counters[0].mst_select_q_reg[0]_31\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_16\
    );
\gen_counters[0].mst_select_q[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \^p_0_in\(0),
      I4 => \gen_counters[0].mst_select_q_reg[0]_31\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_16\
    );
\gen_counters[10].mst_select_q[10][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[10].mst_select_q_reg[10]_21\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_6\
    );
\gen_counters[10].mst_select_q[10][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[10].mst_select_q_reg[10]_21\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_6\
    );
\gen_counters[11].mst_select_q[11][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[11].mst_select_q_reg[11]_20\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_5\
    );
\gen_counters[11].mst_select_q[11][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[11].mst_select_q_reg[11]_20\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_5\
    );
\gen_counters[12].mst_select_q[12][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \gen_counters[12].mst_select_q[12][1]_i_2_n_0\,
      I5 => \gen_counters[12].mst_select_q_reg[12]_19\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_4\
    );
\gen_counters[12].mst_select_q[12][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \gen_counters[12].mst_select_q[12][1]_i_2_n_0\,
      I5 => \gen_counters[12].mst_select_q_reg[12]_19\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_4\
    );
\gen_counters[12].mst_select_q[12][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I4 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I5 => \^gen_demux.lock_aw_valid_q_reg\,
      O => \gen_counters[12].mst_select_q[12][1]_i_2_n_0\
    );
\gen_counters[13].mst_select_q[13][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \^gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\,
      I4 => \gen_counters[13].mst_select_q_reg[13]_18\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_3\
    );
\gen_counters[13].mst_select_q[13][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \^gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\,
      I4 => \gen_counters[13].mst_select_q_reg[13]_18\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_3\
    );
\gen_counters[14].mst_select_q[14][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[14].mst_select_q_reg[14]_17\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_2\
    );
\gen_counters[14].mst_select_q[14][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[14].mst_select_q_reg[14]_17\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_2\
    );
\gen_counters[14].mst_select_q[14][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFAEFEFFFFF"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I5 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      O => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\
    );
\gen_counters[15].mst_select_q[15][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[15].mst_select_q_reg[15]_16\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_1\
    );
\gen_counters[15].mst_select_q[15][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__12_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[15].mst_select_q_reg[15]_16\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_1\
    );
\gen_counters[15].mst_select_q[15][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFAFFBFBFFFFF"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I5 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      O => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\
    );
\gen_counters[1].mst_select_q[1][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \gen_counters[1].mst_select_q[1][1]_i_2__0_n_0\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_30\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_15\
    );
\gen_counters[1].mst_select_q[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \gen_counters[1].mst_select_q[1][1]_i_2__0_n_0\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_30\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_15\
    );
\gen_counters[1].mst_select_q[1][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001110100000000"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg\,
      I1 => \counter_q[4]_i_5__16_n_0\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I5 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      O => \gen_counters[1].mst_select_q[1][1]_i_2__0_n_0\
    );
\gen_counters[2].mst_select_q[2][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_5__16_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[2].mst_select_q_reg[2]_29\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_14\
    );
\gen_counters[2].mst_select_q[2][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_5__16_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[2].mst_select_q_reg[2]_29\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_14\
    );
\gen_counters[3].mst_select_q[3][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_5__16_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[3].mst_select_q_reg[3]_28\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_13\
    );
\gen_counters[3].mst_select_q[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_5__16_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[3].mst_select_q_reg[3]_28\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_13\
    );
\gen_counters[4].mst_select_q[4][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \gen_counters[12].mst_select_q[12][1]_i_2_n_0\,
      I5 => \gen_counters[4].mst_select_q_reg[4]_27\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_12\
    );
\gen_counters[4].mst_select_q[4][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \gen_counters[12].mst_select_q[12][1]_i_2_n_0\,
      I5 => \gen_counters[4].mst_select_q_reg[4]_27\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_12\
    );
\gen_counters[5].mst_select_q[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \gen_counters[5].mst_select_q[5][1]_i_2__1_n_0\,
      I4 => \gen_counters[5].mst_select_q_reg[5]_26\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_11\
    );
\gen_counters[5].mst_select_q[5][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \gen_counters[5].mst_select_q[5][1]_i_2__1_n_0\,
      I4 => \gen_counters[5].mst_select_q_reg[5]_26\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_11\
    );
\gen_counters[5].mst_select_q[5][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001D000000"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I3 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I4 => \counter_q[4]_i_4__13_n_0\,
      I5 => \^gen_demux.lock_aw_valid_q_reg\,
      O => \gen_counters[5].mst_select_q[5][1]_i_2__1_n_0\
    );
\gen_counters[6].mst_select_q[6][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[6].mst_select_q_reg[6]_25\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_10\
    );
\gen_counters[6].mst_select_q[6][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \gen_counters[14].mst_select_q[14][1]_i_2__0_n_0\,
      I5 => \gen_counters[6].mst_select_q_reg[6]_25\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_10\
    );
\gen_counters[7].mst_select_q[7][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[7].mst_select_q_reg[7]_24\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_9\
    );
\gen_counters[7].mst_select_q[7][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__13_n_0\,
      I4 => \gen_counters[15].mst_select_q[15][1]_i_2__0_n_0\,
      I5 => \gen_counters[7].mst_select_q_reg[7]_24\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_9\
    );
\gen_counters[8].mst_select_q[8][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \gen_counters[12].mst_select_q[12][1]_i_2_n_0\,
      I5 => \gen_counters[8].mst_select_q_reg[8]_23\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_8\
    );
\gen_counters[8].mst_select_q[8][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \counter_q[4]_i_4__11_n_0\,
      I4 => \gen_counters[12].mst_select_q[12][1]_i_2_n_0\,
      I5 => \gen_counters[8].mst_select_q_reg[8]_23\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_8\
    );
\gen_counters[9].mst_select_q[9][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \gen_counters[9].mst_select_q[9][1]_i_2__0_n_0\,
      I4 => \gen_counters[9].mst_select_q_reg[9]_22\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_7\
    );
\gen_counters[9].mst_select_q[9][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \gen_counters[9].mst_select_q[9][1]_i_2__0_n_0\,
      I4 => \gen_counters[9].mst_select_q_reg[9]_22\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_7\
    );
\gen_counters[9].mst_select_q[9][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \counter_q[4]_i_4__11_n_0\,
      I1 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\,
      I5 => \^gen_demux.lock_aw_valid_q_reg\,
      O => \gen_counters[9].mst_select_q[9][1]_i_2__0_n_0\
    );
\gen_demux.lock_aw_valid_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A1"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \^gen_demux.lock_aw_valid_q_reg\,
      I3 => \gen_demux.lock_aw_valid_q_reg_6\,
      O => \gen_demux.lock_aw_valid_q_reg_1\
    );
\gen_demux.lock_aw_valid_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F111F1F1F111111"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \gen_demux.lock_aw_valid_q_i_4_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\,
      I4 => \^slv_reqs[1][2][aw][id]\(1),
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\,
      O => \^gen_spill_reg.b_full_q_reg_0\
    );
\gen_demux.lock_aw_valid_q_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A00000000656A"
    )
        port map (
      I0 => \gen_demux.lock_aw_valid_q_i_2_0\,
      I1 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I4 => \gen_demux.lock_aw_valid_q_i_2_1\,
      I5 => \^gen_spill_reg.b_data_q_reg[aw_select][1]_0\,
      O => \gen_demux.lock_aw_valid_q_i_4_n_0\
    );
\gen_spill_reg.a_data_q[addr][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(0),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(0),
      O => \slv_reqs[1][1][aw][addr]\(0)
    );
\gen_spill_reg.a_data_q[addr][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(10),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(10),
      O => \slv_reqs[1][1][aw][addr]\(10)
    );
\gen_spill_reg.a_data_q[addr][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(11),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(11),
      O => \slv_reqs[1][1][aw][addr]\(11)
    );
\gen_spill_reg.a_data_q[addr][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(12),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(12),
      O => \slv_reqs[1][1][aw][addr]\(12)
    );
\gen_spill_reg.a_data_q[addr][13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(13),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(13),
      O => \slv_reqs[1][1][aw][addr]\(13)
    );
\gen_spill_reg.a_data_q[addr][14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(14),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(14),
      O => \slv_reqs[1][1][aw][addr]\(14)
    );
\gen_spill_reg.a_data_q[addr][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(15),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(15),
      O => \slv_reqs[1][1][aw][addr]\(15)
    );
\gen_spill_reg.a_data_q[addr][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(16),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(16),
      O => \slv_reqs[1][1][aw][addr]\(16)
    );
\gen_spill_reg.a_data_q[addr][17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(17),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(17),
      O => \slv_reqs[1][1][aw][addr]\(17)
    );
\gen_spill_reg.a_data_q[addr][18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(18),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(18),
      O => \slv_reqs[1][1][aw][addr]\(18)
    );
\gen_spill_reg.a_data_q[addr][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(19),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(19),
      O => \slv_reqs[1][1][aw][addr]\(19)
    );
\gen_spill_reg.a_data_q[addr][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(1),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(1),
      O => \slv_reqs[1][1][aw][addr]\(1)
    );
\gen_spill_reg.a_data_q[addr][20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(20),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(20),
      O => \slv_reqs[1][1][aw][addr]\(20)
    );
\gen_spill_reg.a_data_q[addr][21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(21),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(21),
      O => \slv_reqs[1][1][aw][addr]\(21)
    );
\gen_spill_reg.a_data_q[addr][22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(22),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(22),
      O => \slv_reqs[1][1][aw][addr]\(22)
    );
\gen_spill_reg.a_data_q[addr][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(23),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(23),
      O => \slv_reqs[1][1][aw][addr]\(23)
    );
\gen_spill_reg.a_data_q[addr][24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(24),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(24),
      O => \slv_reqs[1][1][aw][addr]\(24)
    );
\gen_spill_reg.a_data_q[addr][25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(25),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(25),
      O => \slv_reqs[1][1][aw][addr]\(25)
    );
\gen_spill_reg.a_data_q[addr][26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(26),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(26),
      O => \slv_reqs[1][1][aw][addr]\(26)
    );
\gen_spill_reg.a_data_q[addr][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(27),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(27),
      O => \slv_reqs[1][1][aw][addr]\(27)
    );
\gen_spill_reg.a_data_q[addr][28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(28),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(28),
      O => \slv_reqs[1][1][aw][addr]\(28)
    );
\gen_spill_reg.a_data_q[addr][29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(29),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(29),
      O => \slv_reqs[1][1][aw][addr]\(29)
    );
\gen_spill_reg.a_data_q[addr][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(2),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(2),
      O => \slv_reqs[1][1][aw][addr]\(2)
    );
\gen_spill_reg.a_data_q[addr][30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(30),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(30),
      O => \slv_reqs[1][1][aw][addr]\(30)
    );
\gen_spill_reg.a_data_q[addr][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(31),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(31),
      O => \slv_reqs[1][1][aw][addr]\(31)
    );
\gen_spill_reg.a_data_q[addr][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(3),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(3),
      O => \slv_reqs[1][1][aw][addr]\(3)
    );
\gen_spill_reg.a_data_q[addr][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(4),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(4),
      O => \slv_reqs[1][1][aw][addr]\(4)
    );
\gen_spill_reg.a_data_q[addr][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(5),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(5),
      O => \slv_reqs[1][1][aw][addr]\(5)
    );
\gen_spill_reg.a_data_q[addr][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(6),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(6),
      O => \slv_reqs[1][1][aw][addr]\(6)
    );
\gen_spill_reg.a_data_q[addr][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(7),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(7),
      O => \slv_reqs[1][1][aw][addr]\(7)
    );
\gen_spill_reg.a_data_q[addr][8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(8),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(8),
      O => \slv_reqs[1][1][aw][addr]\(8)
    );
\gen_spill_reg.a_data_q[addr][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(9),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(9),
      O => \slv_reqs[1][1][aw][addr]\(9)
    );
\gen_spill_reg.a_data_q[aw_chan][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_lsu_awvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q[aw_select][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o22_in\,
      I1 => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      I2 => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o24_in\,
      I3 => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o23_in\,
      O => \gen_spill_reg.a_data_q[aw_select][0]_i_1_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o23_in\,
      I1 => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o24_in\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      I3 => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o22_in\,
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_1_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_lsu_awaddr(30),
      I1 => i_lsu_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_10_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(28),
      I1 => i_lsu_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_11_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(26),
      I1 => i_lsu_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_12_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(24),
      I1 => i_lsu_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_13_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_awaddr(31),
      I1 => i_lsu_awaddr(30),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_14_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(28),
      I1 => i_lsu_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_15_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(26),
      I1 => i_lsu_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_16_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(24),
      I1 => i_lsu_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_17_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(30),
      I1 => i_lsu_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_23_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(28),
      I1 => i_lsu_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_24_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(26),
      I1 => i_lsu_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_25_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(24),
      I1 => i_lsu_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_26_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(30),
      I1 => i_lsu_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_27_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(28),
      I1 => i_lsu_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_28_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(26),
      I1 => i_lsu_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_29_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(24),
      I1 => i_lsu_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_30_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(28),
      I1 => i_lsu_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_32_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(26),
      I1 => i_lsu_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_33_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(24),
      I1 => i_lsu_awaddr(25),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_34_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(22),
      I1 => i_lsu_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_35_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(22),
      I1 => i_lsu_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_37_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(20),
      I1 => i_lsu_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_38_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(18),
      I1 => i_lsu_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_39_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(16),
      I1 => i_lsu_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_40_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(22),
      I1 => i_lsu_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_41_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(20),
      I1 => i_lsu_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_42_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(18),
      I1 => i_lsu_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_43_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(16),
      I1 => i_lsu_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_44_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(22),
      I1 => i_lsu_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_46_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(20),
      I1 => i_lsu_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_47_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(18),
      I1 => i_lsu_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_48_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(16),
      I1 => i_lsu_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_49_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(22),
      I1 => i_lsu_awaddr(23),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_50_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(20),
      I1 => i_lsu_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_51_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(18),
      I1 => i_lsu_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_52_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(16),
      I1 => i_lsu_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_53_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(14),
      I1 => i_lsu_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_54_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(20),
      I1 => i_lsu_awaddr(21),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_55_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(18),
      I1 => i_lsu_awaddr(19),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_56_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(16),
      I1 => i_lsu_awaddr(17),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_57_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_awaddr(14),
      I1 => i_lsu_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_58_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(14),
      I1 => i_lsu_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_60_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(12),
      I1 => i_lsu_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_61_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(10),
      I1 => i_lsu_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_62_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(8),
      I1 => i_lsu_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_63_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(14),
      I1 => i_lsu_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_64_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(12),
      I1 => i_lsu_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_65_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(10),
      I1 => i_lsu_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_66_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(8),
      I1 => i_lsu_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_67_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(14),
      I1 => i_lsu_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_69_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_7_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(12),
      I1 => i_lsu_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_70_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(10),
      I1 => i_lsu_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_71_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(8),
      I1 => i_lsu_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_72_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(14),
      I1 => i_lsu_awaddr(15),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_73_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(12),
      I1 => i_lsu_awaddr(13),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_74_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(10),
      I1 => i_lsu_awaddr(11),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_75_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(8),
      I1 => i_lsu_awaddr(9),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_76_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(6),
      I1 => i_lsu_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_77_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(4),
      I1 => i_lsu_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_78_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(2),
      I1 => i_lsu_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_79_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_awaddr(31),
      I1 => i_lsu_awaddr(30),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_8_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(0),
      I1 => i_lsu_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_80_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(6),
      I1 => i_lsu_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_81_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(4),
      I1 => i_lsu_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_82_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(2),
      I1 => i_lsu_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_83_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(0),
      I1 => i_lsu_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_84_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(6),
      I1 => i_lsu_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_85_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(4),
      I1 => i_lsu_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_86_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(2),
      I1 => i_lsu_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_87_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_awaddr(0),
      I1 => i_lsu_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_88_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(6),
      I1 => i_lsu_awaddr(7),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_89_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(4),
      I1 => i_lsu_awaddr(5),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_90_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(2),
      I1 => i_lsu_awaddr(3),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_91_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(0),
      I1 => i_lsu_awaddr(1),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_92_n_0\
    );
\gen_spill_reg.a_data_q[burst][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\,
      O => \slv_reqs[1][1][aw][burst]\(0)
    );
\gen_spill_reg.a_data_q[burst][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\,
      O => \slv_reqs[1][1][aw][burst]\(1)
    );
\gen_spill_reg.a_data_q[cache][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\,
      O => \slv_reqs[1][1][aw][cache]\(0)
    );
\gen_spill_reg.a_data_q[cache][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\,
      O => \slv_reqs[1][1][aw][cache]\(1)
    );
\gen_spill_reg.a_data_q[cache][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\,
      O => \slv_reqs[1][1][aw][cache]\(2)
    );
\gen_spill_reg.a_data_q[cache][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\,
      O => \slv_reqs[1][1][aw][cache]\(3)
    );
\gen_spill_reg.a_data_q[id][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_4\(0)
    );
\gen_spill_reg.a_data_q[id][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      O => D(0)
    );
\gen_spill_reg.a_data_q[id][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_4\(1)
    );
\gen_spill_reg.a_data_q[id][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      O => D(1)
    );
\gen_spill_reg.a_data_q[id][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      O => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_4\(2)
    );
\gen_spill_reg.a_data_q[id][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      O => D(2)
    );
\gen_spill_reg.a_data_q[len][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(0),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(0),
      O => \slv_reqs[1][1][aw][len]\(0)
    );
\gen_spill_reg.a_data_q[len][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(1),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(1),
      O => \slv_reqs[1][1][aw][len]\(1)
    );
\gen_spill_reg.a_data_q[len][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(2),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(2),
      O => \slv_reqs[1][1][aw][len]\(2)
    );
\gen_spill_reg.a_data_q[len][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(3),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(3),
      O => \slv_reqs[1][1][aw][len]\(3)
    );
\gen_spill_reg.a_data_q[len][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(4),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(4),
      O => \slv_reqs[1][1][aw][len]\(4)
    );
\gen_spill_reg.a_data_q[len][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(5),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(5),
      O => \slv_reqs[1][1][aw][len]\(5)
    );
\gen_spill_reg.a_data_q[len][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(6),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(6),
      O => \slv_reqs[1][1][aw][len]\(6)
    );
\gen_spill_reg.a_data_q[len][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(7),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(7),
      O => \slv_reqs[1][1][aw][len]\(7)
    );
\gen_spill_reg.a_data_q[lock]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][lock_n_0_]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\,
      O => \slv_reqs[1][1][aw][lock]\
    );
\gen_spill_reg.a_data_q[prot][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\,
      O => \slv_reqs[1][1][aw][prot]\(0)
    );
\gen_spill_reg.a_data_q[prot][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\,
      O => \slv_reqs[1][1][aw][prot]\(1)
    );
\gen_spill_reg.a_data_q[prot][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\,
      O => \slv_reqs[1][1][aw][prot]\(2)
    );
\gen_spill_reg.a_data_q[qos][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\,
      O => \slv_reqs[1][1][aw][qos]\(0)
    );
\gen_spill_reg.a_data_q[qos][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\,
      O => \slv_reqs[1][1][aw][qos]\(1)
    );
\gen_spill_reg.a_data_q[qos][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\,
      O => \slv_reqs[1][1][aw][qos]\(2)
    );
\gen_spill_reg.a_data_q[qos][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\,
      O => \slv_reqs[1][1][aw][qos]\(3)
    );
\gen_spill_reg.a_data_q[region][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\,
      O => \slv_reqs[1][1][aw][region]\(0)
    );
\gen_spill_reg.a_data_q[region][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\,
      O => \slv_reqs[1][1][aw][region]\(1)
    );
\gen_spill_reg.a_data_q[region][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\,
      O => \slv_reqs[1][1][aw][region]\(2)
    );
\gen_spill_reg.a_data_q[region][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\,
      O => \slv_reqs[1][1][aw][region]\(3)
    );
\gen_spill_reg.a_data_q[size][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\,
      O => \slv_reqs[1][1][aw][size]\(0)
    );
\gen_spill_reg.a_data_q[size][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\,
      O => \slv_reqs[1][1][aw][size]\(1)
    );
\gen_spill_reg.a_data_q[size][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\,
      O => \slv_reqs[1][1][aw][size]\(2)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(0)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(10),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(10)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(11),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(11)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(12),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(12)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(13),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(13)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(14),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(14)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(15),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(15)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(16),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(16)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(17),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(17)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(18),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(18)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(19),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(19)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(1)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(20),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(20)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(21),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(21)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(22),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(22)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(23),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(23)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(24),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(24)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(25),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(25)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(26),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(26)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(27),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(27)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(28),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(28)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(29),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(29)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(2)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(30),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(30)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(31),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(31)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(3)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(4),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(4)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(5),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(5)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(6),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(6)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(7),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(7)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(8),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(8)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awaddr(9),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(9)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awburst(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awburst(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awcache(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awcache(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awcache(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awcache(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awid(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awid(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awid(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awid(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(0)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(1)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(2)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(3)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(4),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(4)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(5),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(5)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(6),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(6)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlen(7),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(7)
    );
\gen_spill_reg.a_data_q_reg[aw_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awlock,
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awprot(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awprot(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awprot(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awqos(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awqos(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awqos(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awqos(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awregion(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awregion(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awregion(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awregion(3),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awsize(0),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awsize(1),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => i_lsu_awsize(2),
      Q => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[aw_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q[aw_select][0]_i_1_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q[aw_select][1]_i_1_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_0\,
      CO(3 downto 1) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o23_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_7_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_8_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_46_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_47_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_48_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_49_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_50_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_51_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_52_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_53_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_0\,
      CO(3) => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o24_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_10_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_11_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_12_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_13_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_14_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_15_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_16_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_17_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_54_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_55_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_56_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_57_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_58_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_60_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_61_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_62_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_63_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_64_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_65_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_66_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_67_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_69_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_70_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_71_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_72_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_73_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_74_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_75_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_76_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_22_n_0\,
      CO(3) => \gen_slv_port_demux[1].i_axi_aw_decode/idx_o22_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_23_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_24_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_25_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_27_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_28_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_29_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_30_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_77_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_78_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_79_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_80_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_81_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_82_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_83_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_84_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_31_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_32_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_33_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_34_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_35_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_85_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_86_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_87_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_88_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_89_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_90_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_91_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_92_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_36_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_37_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_38_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_39_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_40_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[aw_select][1]_i_41_n_0\,
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_42_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_43_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_44_n_0\
    );
\gen_spill_reg.a_full_q_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => i_lsu_awvalid,
      O => \gen_spill_reg.a_full_q_i_1__0_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_full_q_i_1__0_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[aw_chan][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \gen_spill_reg.b_full_q_i_2__1_n_0\,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(0),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(0)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(10),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(10)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(11),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(11)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(12),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(12)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(13),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(13)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(14),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(14)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(15),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(15)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(16),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(16)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(17),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(17)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(18),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(18)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(19),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(19)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(1),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(1)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(20),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(20)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(21),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(21)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(22),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(22)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(23),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(23)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(24),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(24)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(25),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(25)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(26),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(26)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(27),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(27)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(28),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(28)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(29),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(29)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(2),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(2)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(30),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(30)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(31),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(31)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(3),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(3)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(4),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(4)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(5),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(5)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(6),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(6)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(7),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(7)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(8),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(8)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][addr]\(9),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][addr]\(9)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][burst_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][burst_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][cache_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][cache_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(0),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(0)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(1),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(1)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(2),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(2)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(3),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(3)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(4),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(4)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(5),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(5)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(6),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(6)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][len]\(7),
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][len]\(7)
    );
\gen_spill_reg.b_data_q_reg[aw_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][lock_n_0_]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][lock_n_0_]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][prot_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][prot_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][qos_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][qos_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][region_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][region_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[aw_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_chan][size_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_chan][size_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[aw_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[aw_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\
    );
\gen_spill_reg.b_full_q_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__1_n_0\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1__0_n_0\
    );
\gen_spill_reg.b_full_q_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000037340704"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select][0]_20\,
      I1 => \^gen_spill_reg.b_data_q_reg[aw_select][1]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[aw_select][0]_0\,
      I3 => \slv_resps[1][0][aw_ready]\,
      I4 => \slv_resps[1][1][aw_ready]\,
      I5 => \gen_spill_reg.b_data_q_reg[aw_select][0]_21\,
      O => \gen_spill_reg.b_full_q_i_2__1_n_0\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_full_q_reg_0\,
      D => \gen_spill_reg.b_full_q_i_1__0_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
\mem_q[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      O => \^gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\
    );
\mem_q[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][0]\,
      I3 => \mem_q_reg[1][3]\,
      I4 => \mem_q_reg[1][0]\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][3]_0\(0)
    );
\mem_q[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      O => \^gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\
    );
\mem_q[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][1]\,
      I3 => \mem_q_reg[1][3]\,
      I4 => \mem_q_reg[1][1]\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][3]_0\(1)
    );
\mem_q[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      O => \^slv_reqs[1][2][aw][id]\(0)
    );
\mem_q[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][2]\,
      I3 => \mem_q_reg[1][3]\,
      I4 => \mem_q_reg[1][2]\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][3]_0\(2)
    );
\mem_q[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      O => \^slv_reqs[1][2][aw][id]\(1)
    );
\mem_q[0][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_chan][id_n_0_][3]\,
      I3 => \mem_q_reg[1][3]\,
      I4 => \mem_q_reg[1][3]_0\,
      O => \gen_spill_reg.b_data_q_reg[aw_chan][id][3]_0\(3)
    );
\mem_q[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \mem_q_reg[5][1]\,
      I4 => \mem_q_reg[5]_36\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_19\
    );
\mem_q[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \mem_q_reg[5][1]\,
      I4 => \mem_q_reg[5]_36\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_19\
    );
\mem_q[7][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \mem_q_reg[7][1]\,
      I4 => \mem_q_reg[7]_34\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_18\
    );
\mem_q[7][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => \mem_q_reg[7][1]\,
      I4 => \mem_q_reg[7]_34\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_18\
    );
\mem_q[9][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => mem_q,
      I4 => \mem_q_reg[9]_32\(0),
      O => \gen_spill_reg.b_data_q_reg[aw_select][0]_17\
    );
\mem_q[9][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I3 => mem_q,
      I4 => \mem_q_reg[9]_32\(1),
      O => \gen_spill_reg.b_data_q_reg[aw_select][1]_17\
    );
o_lsu_awready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      O => o_lsu_awready
    );
o_lsu_wready_INST_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      O => \^gen_spill_reg.b_data_q_reg[aw_select][0]_0\
    );
o_lsu_wready_INST_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      O => \^gen_spill_reg.b_data_q_reg[aw_select][1]_0\
    );
\status_cnt_q[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][0]\,
      I3 => \gen_spill_reg.b_data_q_reg[aw_select_n_0_][1]\,
      I4 => \gen_spill_reg.a_data_q_reg[aw_select_n_0_][1]\,
      I5 => \gen_spill_reg.b_data_q_reg[aw_select][0]_21\,
      O => \slv_reqs[1][2][aw_valid]\
    );
\status_cnt_q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_q[4]_i_4__37_n_0\,
      I1 => read_pointer_q0,
      O => status_cnt_n
    );
\write_pointer_q[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_demux.lock_aw_valid_q_reg\,
      O => \gen_demux.lock_aw_valid_q_reg_5\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2\ is
  port (
    \gen_demux.slv_ar_ready\ : out STD_LOGIC;
    o_sb_arready : out STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg\ : out STD_LOGIC;
    \gen_demux.ar_valid0\ : out STD_LOGIC;
    write_pointer_q0 : out STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mst_reqs_o[0][ar_valid]1\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ : out STD_LOGIC;
    \slv_reqs[2][1][ar][addr]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_arbiter.gen_levels[0].gen_level[0].sel0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][region][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_mux.mst_ar_chan[lock]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][size][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][burst][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \gen_arbiter.gen_levels[0].gen_level[0].sel0_1\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_1\ : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    i_sb_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_2\ : in STD_LOGIC;
    i_sb_arlock : in STD_LOGIC;
    i_sb_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.ar_id_cnt_full\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    r_fifo_full : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    \gen_demux.ar_valid34_in\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_1\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_2\ : in STD_LOGIC;
    i_sb_arvalid : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0]_71\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_70\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in6_in : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ : in STD_LOGIC;
    \gen_arbiter.data_nodes[1][region]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][prot]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.data_nodes[1][lock]\ : in STD_LOGIC;
    \gen_arbiter.data_nodes[1][size]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.data_nodes[1][burst]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.data_nodes[1][cache]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][qos]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][addr]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_0_in6_in_4 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_5\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_3\ : in STD_LOGIC;
    i_sb_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2\ : entity is "spill_register";
end \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2\ is
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : STD_LOGIC;
  signal \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : STD_LOGIC;
  signal \gen_counters[0].mst_select_q[0][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[1].mst_select_q[1][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \^gen_demux.ar_valid0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_5__1_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_8__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_9__1_n_0\ : STD_LOGIC;
  signal \^gen_demux.slv_ar_chan_select[ar_select]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_demux.slv_ar_ready\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_ar_decode/idx_o22_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_ar_decode/idx_o23_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_ar_decode/idx_o24_in\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_10__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_11__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_12__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_13__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_14__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_15__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_16__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_17__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_23__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_24__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_25__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_26__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_27__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_28__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_29__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_30__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_32__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_33__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_34__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_35__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_37__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_38__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_39__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_40__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_41__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_42__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_43__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_44__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_46__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_47__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_48__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_49__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_50__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_51__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_52__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_53__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_54__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_55__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_56__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_57__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_58__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_60__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_61__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_62__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_63__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_64__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_65__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_66__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_67__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_69__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_70__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_71__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_72__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_73__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_74__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_75__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_76__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_77__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_78__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_79__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_7__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_80__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_81__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_82__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_83__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_84__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_85__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_86__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_87__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_88__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_89__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_8__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_90__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_91__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_92__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__3_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1__3_n_0\ : STD_LOGIC;
  signal \^mst_reqs_o[0][ar_valid]1\ : STD_LOGIC;
  signal \^write_pointer_q0\ : STD_LOGIC;
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \gen_counters[0].mst_select_q[0][1]_i_2__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \gen_counters[1].mst_select_q[1][0]_i_1__3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \gen_counters[1].mst_select_q[1][1]_i_2__1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_16__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_17__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_2__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_5__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][10]_i_2__0\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][11]_i_2__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][12]_i_2__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][13]_i_2__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][14]_i_2__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][15]_i_2__0\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][2]_i_2__0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][3]_i_2__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][4]_i_2__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][5]_i_2__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][6]_i_2__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][7]_i_2__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][8]_i_2__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][9]_i_2__0\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[ar_select][0]_i_1__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[ar_select][1]_i_1__1\ : label is "soft_lutpair465";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1\ : label is 11;
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1__3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \mem_q[0][id][0]_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \mem_q[0][len][0]_i_1__1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \mem_q[0][len][1]_i_1__1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \mem_q[0][len][2]_i_1__1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \mem_q[0][len][3]_i_1__1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \mem_q[0][len][4]_i_1__1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \mem_q[0][len][5]_i_1__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \mem_q[0][len][6]_i_1__1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \mem_q[0][len][7]_i_1__1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of o_sb_arready_INST_0 : label is "soft_lutpair460";
begin
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\;
  \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ <= \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\;
  \gen_demux.ar_valid0\ <= \^gen_demux.ar_valid0\;
  \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) <= \^gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0);
  \gen_demux.slv_ar_ready\ <= \^gen_demux.slv_ar_ready\;
  \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ <= \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\;
  \mst_reqs_o[0][ar_valid]1\ <= \^mst_reqs_o[0][ar_valid]1\;
  write_pointer_q0 <= \^write_pointer_q0\;
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88B888888888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\,
      I2 => \^gen_demux.ar_valid0\,
      I3 => \gen_demux.ar_id_cnt_full\,
      I4 => \gen_demux.lock_ar_valid_q\,
      I5 => \^mst_reqs_o[0][ar_valid]1\,
      O => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88B888888888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_5\,
      I2 => \^gen_demux.ar_valid0\,
      I3 => \gen_demux.ar_id_cnt_full\,
      I4 => \gen_demux.lock_ar_valid_q\,
      I5 => \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\,
      O => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      O => \^mst_reqs_o[0][ar_valid]1\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      O => \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\
    );
\gen_counters[0].mst_select_q[0][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[0].mst_select_q[0][1]_i_2__0_n_0\,
      I4 => \gen_counters[0].mst_select_q_reg[0]_71\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_1\
    );
\gen_counters[0].mst_select_q[0][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[0].mst_select_q[0][1]_i_2__0_n_0\,
      I4 => \gen_counters[0].mst_select_q_reg[0]_71\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_1\
    );
\gen_counters[0].mst_select_q[0][1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \gen_counters[0].mst_select_q[0][1]_i_2__0_n_0\
    );
\gen_counters[1].mst_select_q[1][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[1].mst_select_q[1][1]_i_2__1_n_0\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_70\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_0\
    );
\gen_counters[1].mst_select_q[1][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[1].mst_select_q[1][1]_i_2__1_n_0\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_70\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_0\
    );
\gen_counters[1].mst_select_q[1][1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \gen_counters[1].mst_select_q[1][1]_i_2__1_n_0\
    );
\gen_demux.lock_ar_valid_q_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      O => \^gen_demux.slv_ar_chan_select[ar_select]\(0)
    );
\gen_demux.lock_ar_valid_q_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      O => \^gen_demux.slv_ar_chan_select[ar_select]\(1)
    );
\gen_demux.lock_ar_valid_q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F200F2F2"
    )
        port map (
      I0 => \^gen_demux.ar_valid0\,
      I1 => \gen_demux.ar_id_cnt_full\,
      I2 => \gen_demux.lock_ar_valid_q\,
      I3 => r_fifo_full,
      I4 => \gen_demux.lock_ar_valid_q_i_5__1_n_0\,
      I5 => \gen_demux.lock_ar_valid_q_reg_0\,
      O => \gen_demux.lock_ar_valid_q_reg\
    );
\gen_demux.lock_ar_valid_q_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D500"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      I1 => \gen_demux.lock_ar_valid_q_i_8__0_n_0\,
      I2 => \gen_demux.lock_ar_valid_q_i_9__1_n_0\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \^gen_demux.ar_valid0\
    );
\gen_demux.lock_ar_valid_q_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      O => \gen_demux.lock_ar_valid_q_i_5__1_n_0\
    );
\gen_demux.lock_ar_valid_q_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \gen_counters[0].mst_select_q_reg[0]_71\(0),
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \gen_counters[1].mst_select_q_reg[1]_70\(0),
      I3 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      O => \gen_demux.lock_ar_valid_q_i_8__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \gen_counters[0].mst_select_q_reg[0]_71\(1),
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \gen_counters[1].mst_select_q_reg[1]_70\(1),
      I3 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      O => \gen_demux.lock_ar_valid_q_i_9__1_n_0\
    );
\gen_spill_reg.a_data_q[addr][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(0)
    );
\gen_spill_reg.a_data_q[addr][10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(10),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(8)
    );
\gen_spill_reg.a_data_q[addr][11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(11),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(9)
    );
\gen_spill_reg.a_data_q[addr][12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(12),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(10)
    );
\gen_spill_reg.a_data_q[addr][13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(13),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(11)
    );
\gen_spill_reg.a_data_q[addr][14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(14),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(12)
    );
\gen_spill_reg.a_data_q[addr][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(15),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(13)
    );
\gen_spill_reg.a_data_q[addr][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(16),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(2)
    );
\gen_spill_reg.a_data_q[addr][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(17),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(3)
    );
\gen_spill_reg.a_data_q[addr][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(18),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(4),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(4)
    );
\gen_spill_reg.a_data_q[addr][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(19),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(5),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(5)
    );
\gen_spill_reg.a_data_q[addr][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(1)
    );
\gen_spill_reg.a_data_q[addr][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(20),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(6),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(6)
    );
\gen_spill_reg.a_data_q[addr][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(21),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(7),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(7)
    );
\gen_spill_reg.a_data_q[addr][22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(22),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(8),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(8)
    );
\gen_spill_reg.a_data_q[addr][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(23),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(9),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(9)
    );
\gen_spill_reg.a_data_q[addr][24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(24),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(10),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(10)
    );
\gen_spill_reg.a_data_q[addr][25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(25),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(11),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(11)
    );
\gen_spill_reg.a_data_q[addr][26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(26),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(12),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(12)
    );
\gen_spill_reg.a_data_q[addr][27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(27),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(13),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(13)
    );
\gen_spill_reg.a_data_q[addr][28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(28),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(14),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(14)
    );
\gen_spill_reg.a_data_q[addr][29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(29),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(15),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(15)
    );
\gen_spill_reg.a_data_q[addr][2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(0)
    );
\gen_spill_reg.a_data_q[addr][30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(30),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(16),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(16)
    );
\gen_spill_reg.a_data_q[addr][31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(31),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31),
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][addr]\(17),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(17)
    );
\gen_spill_reg.a_data_q[addr][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(1)
    );
\gen_spill_reg.a_data_q[addr][4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(2)
    );
\gen_spill_reg.a_data_q[addr][5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(3)
    );
\gen_spill_reg.a_data_q[addr][6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(4)
    );
\gen_spill_reg.a_data_q[addr][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(5)
    );
\gen_spill_reg.a_data_q[addr][8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(8),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(6)
    );
\gen_spill_reg.a_data_q[addr][9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(9),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[2][1][ar][addr]\(7)
    );
\gen_spill_reg.a_data_q[ar_chan][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_sb_arvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q[ar_select][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o22_in\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0),
      I2 => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o24_in\,
      I3 => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o23_in\,
      O => \gen_spill_reg.a_data_q[ar_select][0]_i_1__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_sb_araddr(30),
      I1 => i_sb_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_10__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(28),
      I1 => i_sb_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_11__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(26),
      I1 => i_sb_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_12__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(24),
      I1 => i_sb_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_13__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_araddr(31),
      I1 => i_sb_araddr(30),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_14__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(28),
      I1 => i_sb_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_15__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(26),
      I1 => i_sb_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_16__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(24),
      I1 => i_sb_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_17__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o23_in\,
      I1 => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o24_in\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0),
      I3 => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o22_in\,
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_1__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(30),
      I1 => i_sb_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_23__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(28),
      I1 => i_sb_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_24__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(26),
      I1 => i_sb_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_25__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(24),
      I1 => i_sb_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_26__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(30),
      I1 => i_sb_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_27__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(28),
      I1 => i_sb_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_28__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(26),
      I1 => i_sb_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_29__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(24),
      I1 => i_sb_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_30__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(28),
      I1 => i_sb_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_32__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(26),
      I1 => i_sb_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_33__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(24),
      I1 => i_sb_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_34__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(22),
      I1 => i_sb_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_35__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(22),
      I1 => i_sb_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_37__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(20),
      I1 => i_sb_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_38__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(18),
      I1 => i_sb_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_39__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(16),
      I1 => i_sb_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_40__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(22),
      I1 => i_sb_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_41__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(20),
      I1 => i_sb_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_42__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(18),
      I1 => i_sb_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_43__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(16),
      I1 => i_sb_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_44__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(22),
      I1 => i_sb_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_46__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(20),
      I1 => i_sb_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_47__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(18),
      I1 => i_sb_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_48__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(16),
      I1 => i_sb_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_49__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(22),
      I1 => i_sb_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_50__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_51__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(20),
      I1 => i_sb_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_51__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_52__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(18),
      I1 => i_sb_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_52__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(16),
      I1 => i_sb_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_53__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_54__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(14),
      I1 => i_sb_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_54__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_55__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(20),
      I1 => i_sb_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_55__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_56__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(18),
      I1 => i_sb_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_56__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_57__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(16),
      I1 => i_sb_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_57__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_araddr(14),
      I1 => i_sb_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_58__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_60__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(14),
      I1 => i_sb_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_60__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_61__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(12),
      I1 => i_sb_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_61__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_62__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(10),
      I1 => i_sb_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_62__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_63__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(8),
      I1 => i_sb_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_63__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_64__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(14),
      I1 => i_sb_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_64__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_65__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(12),
      I1 => i_sb_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_65__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(10),
      I1 => i_sb_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_66__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(8),
      I1 => i_sb_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_67__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(14),
      I1 => i_sb_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_69__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_70__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(12),
      I1 => i_sb_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_70__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_71__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(10),
      I1 => i_sb_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_71__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_72__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(8),
      I1 => i_sb_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_72__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_73__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(14),
      I1 => i_sb_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_73__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(12),
      I1 => i_sb_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_74__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(10),
      I1 => i_sb_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_75__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_76__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(8),
      I1 => i_sb_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_76__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_77__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(6),
      I1 => i_sb_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_77__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_78__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(4),
      I1 => i_sb_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_78__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_79__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(2),
      I1 => i_sb_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_79__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_7__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_80__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(0),
      I1 => i_sb_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_80__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_81__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(6),
      I1 => i_sb_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_81__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_82__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(4),
      I1 => i_sb_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_82__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_83__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(2),
      I1 => i_sb_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_83__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_84__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(0),
      I1 => i_sb_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_84__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_85__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(6),
      I1 => i_sb_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_85__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_86__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(4),
      I1 => i_sb_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_86__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_87__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(2),
      I1 => i_sb_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_87__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_88__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_sb_araddr(0),
      I1 => i_sb_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_88__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_89__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(6),
      I1 => i_sb_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_89__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_araddr(31),
      I1 => i_sb_araddr(30),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_8__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_90__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(4),
      I1 => i_sb_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_90__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_91__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(2),
      I1 => i_sb_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_91__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_92__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(0),
      I1 => i_sb_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_92__1_n_0\
    );
\gen_spill_reg.a_data_q[burst][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][burst]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][burst][1]_0\(0)
    );
\gen_spill_reg.a_data_q[burst][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][burst]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][burst][1]_0\(1)
    );
\gen_spill_reg.a_data_q[cache][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][cache]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]_0\(0)
    );
\gen_spill_reg.a_data_q[cache][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][cache]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]_0\(1)
    );
\gen_spill_reg.a_data_q[cache][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][cache]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]_0\(2)
    );
\gen_spill_reg.a_data_q[cache][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][cache]\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]_0\(3)
    );
\gen_spill_reg.a_data_q[lock]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][lock]\,
      O => \gen_mux.mst_ar_chan[lock]\
    );
\gen_spill_reg.a_data_q[prot][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][prot]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]_0\(0)
    );
\gen_spill_reg.a_data_q[prot][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][prot]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]_0\(1)
    );
\gen_spill_reg.a_data_q[prot][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][prot]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]_0\(2)
    );
\gen_spill_reg.a_data_q[qos][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][qos]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]_0\(0)
    );
\gen_spill_reg.a_data_q[qos][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][qos]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]_0\(1)
    );
\gen_spill_reg.a_data_q[qos][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][qos]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]_0\(2)
    );
\gen_spill_reg.a_data_q[qos][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][qos]\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]_0\(3)
    );
\gen_spill_reg.a_data_q[region][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][region]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][region][3]_0\(0)
    );
\gen_spill_reg.a_data_q[region][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][region]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][region][3]_0\(1)
    );
\gen_spill_reg.a_data_q[region][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][region]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][region][3]_0\(2)
    );
\gen_spill_reg.a_data_q[region][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][region]\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][region][3]_0\(3)
    );
\gen_spill_reg.a_data_q[size][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][size]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][size][2]_0\(0)
    );
\gen_spill_reg.a_data_q[size][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][size]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][size][2]_0\(1)
    );
\gen_spill_reg.a_data_q[size][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\,
      I3 => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      I4 => \gen_arbiter.data_nodes[1][size]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][size][2]_0\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(10),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(11),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(12),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(13),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(14),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(15),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(16),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(17),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(18),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(19),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(20),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(21),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(22),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(23),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(24),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(25),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(26),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(27),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(28),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(29),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(30),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(31),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(4),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(5),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(6),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(7),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(8),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_araddr(9),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arburst(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arburst(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arcache(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arcache(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arcache(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arcache(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arid(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(4),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(5),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(6),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlen(7),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arlock,
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arprot(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arprot(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arprot(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arqos(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arqos(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arqos(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arqos(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arregion(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arregion(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arregion(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arregion(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arsize(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arsize(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => i_sb_arsize(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q[ar_select][0]_i_1__1_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q[ar_select][1]_i_1__1_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_46__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_47__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_48__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_49__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_50__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_51__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_52__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_53__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_0\,
      CO(3 downto 1) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o23_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_7__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_8__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_54__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_55__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_56__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_57__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_58__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_60__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_61__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_62__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_63__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_64__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_65__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_66__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_67__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_0\,
      CO(3) => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o24_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_10__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_11__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_12__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_13__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_14__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_15__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_16__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_17__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_69__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_70__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_71__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_72__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_73__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_74__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_75__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_76__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_77__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_78__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_79__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_80__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_81__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_82__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_83__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_84__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__1_n_0\,
      CO(3) => \gen_slv_port_demux[2].i_axi_ar_decode/idx_o22_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_23__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_24__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_25__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_26__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_27__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_28__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_29__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_30__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_85__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_86__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_87__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_88__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_89__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_90__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_91__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_92__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__1_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_32__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_33__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_34__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_35__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__1_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_37__1_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_38__1_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_39__1_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_40__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_41__1_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_42__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_43__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_44__1_n_0\
    );
\gen_spill_reg.a_full_q_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_sb_arvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_full_q_i_1__3_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_full_q_i_1__3_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[ar_chan][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \^gen_demux.slv_ar_ready\,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(0)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(10)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(11)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(12)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(13)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(14)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(15)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(16)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(17)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(18)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(19)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(1)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(20)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(21)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(22)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(23)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(24)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(25)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(26)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(27)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(28)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(29)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(2)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(30)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(31)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(3)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(4)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(5)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(6)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(7)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(8)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(9)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(0)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(1)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(2)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(3)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(4)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(5)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(6)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(7)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\
    );
\gen_spill_reg.b_full_q_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \^gen_demux.slv_ar_ready\,
      I2 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1__3_n_0\
    );
\gen_spill_reg.b_full_q_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA0EEEEEEE0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q\,
      I1 => \^gen_demux.ar_valid0\,
      I2 => \gen_spill_reg.b_full_q_reg_0\,
      I3 => \gen_spill_reg.b_full_q_reg_1\,
      I4 => \gen_spill_reg.b_full_q_reg_2\,
      I5 => \gen_demux.ar_id_cnt_full\,
      O => \^gen_demux.slv_ar_ready\
    );
\gen_spill_reg.b_full_q_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      I1 => p_0_in6_in_4,
      O => \gen_arbiter.gen_levels[0].gen_level[0].sel0_1\
    );
\gen_spill_reg.b_full_q_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\,
      I1 => p_0_in6_in,
      O => \gen_arbiter.gen_levels[0].gen_level[0].sel0\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\,
      D => \gen_spill_reg.b_full_q_i_1__3_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
\i_r_fifo/write_pointer_q[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => \write_pointer_q_reg[0]_3\,
      O => \write_pointer_q_reg[0]\
    );
\mem_q[0][id][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\
    );
\mem_q[0][len][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(0)
    );
\mem_q[0][len][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(1)
    );
\mem_q[0][len][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(2)
    );
\mem_q[0][len][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(3)
    );
\mem_q[0][len][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(4)
    );
\mem_q[0][len][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(5)
    );
\mem_q[0][len][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(6)
    );
\mem_q[0][len][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(7)
    );
o_sb_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => o_sb_arready
    );
\status_cnt_q[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020002020"
    )
        port map (
      I0 => \gen_demux.ar_valid34_in\,
      I1 => \^gen_demux.slv_ar_chan_select[ar_select]\(0),
      I2 => \^gen_demux.slv_ar_chan_select[ar_select]\(1),
      I3 => \write_pointer_q_reg[0]_0\,
      I4 => \write_pointer_q_reg[0]_1\,
      I5 => \write_pointer_q_reg[0]_2\,
      O => \^write_pointer_q0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_43\ is
  port (
    rst_ni_wrapper_0 : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rid_reg[1]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ : out STD_LOGIC;
    \rid_reg[1]_0\ : out STD_LOGIC;
    \rid_reg[1]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_1\ : out STD_LOGIC;
    \rid_reg[1]_2\ : out STD_LOGIC;
    \rid_reg[1]_3\ : out STD_LOGIC;
    \rid_reg[1]_4\ : out STD_LOGIC;
    \rid_reg[1]_5\ : out STD_LOGIC;
    \rid_reg[1]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_2\ : out STD_LOGIC;
    \rid_reg[1]_7\ : out STD_LOGIC;
    \rid_reg[1]_8\ : out STD_LOGIC;
    \rid_reg[1]_9\ : out STD_LOGIC;
    \rid_reg[1]_10\ : out STD_LOGIC;
    \rid_reg[1]_11\ : out STD_LOGIC;
    \rid_reg[1]_12\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q_reg\ : out STD_LOGIC;
    write_pointer_q0 : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_0\ : out STD_LOGIC;
    \counter_q_reg[0]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ : out STD_LOGIC;
    \counter_q_reg[0]_0\ : out STD_LOGIC;
    \counter_q_reg[0]_1\ : out STD_LOGIC;
    \counter_q_reg[0]_2\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\ : out STD_LOGIC;
    \counter_q_reg[0]_4\ : out STD_LOGIC;
    \counter_q_reg[0]_5\ : out STD_LOGIC;
    \counter_q_reg[0]_6\ : out STD_LOGIC;
    \counter_q_reg[0]_7\ : out STD_LOGIC;
    \counter_q_reg[0]_8\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\ : out STD_LOGIC;
    \counter_q_reg[0]_9\ : out STD_LOGIC;
    \counter_q_reg[0]_10\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\ : out STD_LOGIC;
    \counter_q_reg[0]_11\ : out STD_LOGIC;
    \counter_q_reg[0]_12\ : out STD_LOGIC;
    \counter_q_reg[0]_13\ : out STD_LOGIC;
    \counter_q_reg[0]_14\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : out STD_LOGIC;
    o_lsu_arready : out STD_LOGIC;
    \slv_reqs[1][1][ar][addr]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    \gen_arbiter.data_nodes[1][addr]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \gen_arbiter.data_nodes[1][region]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][qos]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][prot]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.data_nodes[1][cache]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][lock]\ : out STD_LOGIC;
    \gen_arbiter.data_nodes[1][burst]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.data_nodes[1][size]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_7\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_7\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_8\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_8\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_9\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_9\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_10\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_10\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_11\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_11\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_12\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_12\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_13\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_13\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_14\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_14\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_15\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_15\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_16\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_16\ : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    i_lsu_arlock : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    i_lsu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reqs[0][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_out : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : in STD_LOGIC;
    \counter_q_reg[0]_15\ : in STD_LOGIC;
    \counter_q_reg[0]_16\ : in STD_LOGIC;
    \counter_q_reg[0]_17\ : in STD_LOGIC;
    \counter_q_reg[0]_18\ : in STD_LOGIC;
    \counter_q_reg[0]_19\ : in STD_LOGIC;
    \counter_q_reg[0]_20\ : in STD_LOGIC;
    \counter_q_reg[0]_21\ : in STD_LOGIC;
    \counter_q_reg[0]_22\ : in STD_LOGIC;
    p_0_in2_out_0 : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_3\ : in STD_LOGIC;
    \counter_q_reg[4]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_5\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_6\ : in STD_LOGIC;
    \counter_q_reg[4]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_8\ : in STD_LOGIC;
    \counter_q_reg[4]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_10\ : in STD_LOGIC;
    \counter_q_reg[4]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_12\ : in STD_LOGIC;
    \counter_q_reg[4]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_14\ : in STD_LOGIC;
    \counter_q_reg[4]_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_16\ : in STD_LOGIC;
    \counter_q_reg[4]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_18\ : in STD_LOGIC;
    \counter_q_reg[4]_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_20\ : in STD_LOGIC;
    \counter_q_reg[4]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_22\ : in STD_LOGIC;
    \counter_q_reg[4]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_24\ : in STD_LOGIC;
    \counter_q_reg[4]_25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_26\ : in STD_LOGIC;
    \counter_q_reg[4]_27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[4]_28\ : in STD_LOGIC;
    \counter_q_reg[4]_29\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_9_in : in STD_LOGIC;
    \counter_q_reg[0]_23\ : in STD_LOGIC;
    \counter_q_reg[0]_24\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_0\ : in STD_LOGIC;
    \gen_counters[10].mst_select_q_reg[10]_47\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[11].mst_select_q_reg[11]_46\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[14].mst_select_q_reg[14]_43\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[15].mst_select_q_reg[15]_42\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_51\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[7].mst_select_q_reg[7]_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_2\ : in STD_LOGIC;
    \gen_counters[9].mst_select_q_reg[9]_48\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[8].mst_select_q_reg[8]_49\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[13].mst_select_q_reg[13]_44\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[12].mst_select_q_reg[12]_45\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[5].mst_select_q_reg[5]_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[4].mst_select_q_reg[4]_53\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_56\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_57\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_54\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_55\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arvalid : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\ : in STD_LOGIC;
    \slv_reqs[0][2][ar][addr]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \slv_reqs[0][2][ar][region]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][qos]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][prot]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[0][2][ar][cache]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][lock]\ : in STD_LOGIC;
    \slv_reqs[0][2][ar][burst]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[0][2][ar][size]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_3\ : in STD_LOGIC;
    i_lsu_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_43\ : entity is "spill_register";
end \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_43\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_43\ is
  signal \counter_q[4]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \counter_q[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_15__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_16__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \gen_counters[10].mst_select_q[10][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[11].mst_select_q[11][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[13].mst_select_q[13][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[14].mst_select_q[14][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[15].mst_select_q[15][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[2].mst_select_q[2][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[3].mst_select_q[3][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[4].mst_select_q[4][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[5].mst_select_q[5][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[7].mst_select_q[7][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_counters[9].mst_select_q[9][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_5__0_n_0\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_ar_decode/idx_o22_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_ar_decode/idx_o23_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_ar_decode/idx_o24_in\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_10__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_11__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_12__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_13__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_14__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_15__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_16__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_17__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_23__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_24__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_25__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_26__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_27__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_28__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_29__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_30__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_32__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_33__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_34__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_35__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_37__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_38__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_39__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_40__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_41__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_42__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_43__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_44__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_46__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_47__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_48__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_49__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_50__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_51__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_52__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_53__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_54__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_55__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_56__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_57__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_58__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_60__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_61__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_62__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_63__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_64__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_65__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_66__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_67__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_69__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_70__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_71__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_72__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_73__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_74__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_75__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_76__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_77__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_78__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_79__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_7__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_80__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_81__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_82__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_83__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_84__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_85__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_86__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_87__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_88__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_89__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_8__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_90__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_91__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_92__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_2__0_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rst_ni_wrapper_0\ : STD_LOGIC;
  signal \^write_pointer_q0\ : STD_LOGIC;
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[2]_i_2__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \counter_q[2]_i_2__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \counter_q[2]_i_2__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__10\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__11\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__12\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \counter_q[4]_i_3__13\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \counter_q[4]_i_7__3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \counter_q[4]_i_9__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gen_counters[10].mst_select_q[10][1]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_counters[11].mst_select_q[11][1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_counters[13].mst_select_q[13][1]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_counters[14].mst_select_q[14][1]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_counters[15].mst_select_q[15][0]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gen_counters[15].mst_select_q[15][1]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gen_counters[15].mst_select_q[15][1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_counters[2].mst_select_q[2][1]_i_2__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gen_counters[3].mst_select_q[3][1]_i_2__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_counters[4].mst_select_q[4][1]_i_2__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_counters[5].mst_select_q[5][1]_i_2__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gen_counters[7].mst_select_q[7][1]_i_2__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gen_counters[9].mst_select_q[9][1]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_5__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][10]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][11]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][12]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][13]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][14]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][15]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][2]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][3]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][4]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][5]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][6]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][7]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][8]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][9]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[ar_select][0]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[ar_select][1]_i_1__0\ : label is "soft_lutpair261";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0\ : label is 11;
  attribute SOFT_HLUTNM of \gen_spill_reg.a_full_q_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_3__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \mem_q[0][len][0]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mem_q[0][len][1]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mem_q[0][len][2]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mem_q[0][len][3]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mem_q[0][len][4]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mem_q[0][len][5]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mem_q[0][len][6]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mem_q[0][len][7]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of o_lsu_arready_INST_0 : label is "soft_lutpair263";
begin
  \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ <= \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\;
  \gen_spill_reg.b_data_q_reg[ar_select][0]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\;
  \gen_spill_reg.b_data_q_reg[ar_select][1]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\;
  p_0_in(0) <= \^p_0_in\(0);
  rst_ni_wrapper_0 <= \^rst_ni_wrapper_0\;
  write_pointer_q0 <= \^write_pointer_q0\;
\counter_q[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\
    );
\counter_q[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\
    );
\counter_q[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\
    );
\counter_q[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \^p_0_in\(0)
    );
\counter_q[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\
    );
\counter_q[4]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200020002"
    )
        port map (
      I0 => \counter_q[4]_i_3__11_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[0]_16\,
      I5 => \counter_q_reg[0]_15\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_0\(0)
    );
\counter_q[4]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF004000400040"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \counter_q[4]_i_3__11_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[0]_17\,
      I5 => \counter_q_reg[0]_15\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_1\(0)
    );
\counter_q[4]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF002000200020"
    )
        port map (
      I0 => \counter_q[4]_i_3__11_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[0]_18\,
      I5 => \counter_q_reg[0]_15\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_1\(0)
    );
\counter_q[4]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFE00010001"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__13_n_0\,
      I4 => \counter_q_reg[0]_19\,
      I5 => \counter_q_reg[0]_16\,
      O => E(0)
    );
\counter_q[4]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFEF00100010"
    )
        port map (
      I0 => \counter_q[4]_i_3__13_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[0]_19\,
      I5 => \counter_q_reg[0]_17\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_2\(0)
    );
\counter_q[4]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFEF00100010"
    )
        port map (
      I0 => \counter_q[4]_i_3__13_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[0]_19\,
      I5 => \counter_q_reg[0]_18\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_3\(0)
    );
\counter_q[4]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFBF00400040"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__13_n_0\,
      I4 => \counter_q_reg[0]_19\,
      I5 => \counter_q_reg[0]_20\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_3\(0)
    );
\counter_q[4]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FEFF01000100"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__12_n_0\,
      I4 => \counter_q_reg[0]_21\,
      I5 => \counter_q_reg[0]_16\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_4\(0)
    );
\counter_q[4]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFBF00400040"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \counter_q[4]_i_3__12_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[0]_21\,
      I5 => \counter_q_reg[0]_17\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_2\(0)
    );
\counter_q[4]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000EFFF10001000"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__12_n_0\,
      I4 => \counter_q_reg[0]_21\,
      I5 => \counter_q_reg[0]_18\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_5\(0)
    );
\counter_q[4]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000BFFF40004000"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__12_n_0\,
      I4 => \counter_q_reg[0]_21\,
      I5 => \counter_q_reg[0]_20\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_6\(0)
    );
\counter_q[4]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFD00020002"
    )
        port map (
      I0 => \counter_q[4]_i_3__10_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[0]_22\,
      I5 => \counter_q_reg[0]_16\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_4\(0)
    );
\counter_q[4]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000EFFF10001000"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \counter_q[4]_i_3__10_n_0\,
      I4 => \counter_q_reg[0]_22\,
      I5 => \counter_q_reg[0]_17\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_3\(0)
    );
\counter_q[4]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FBFF04000400"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \counter_q[4]_i_3__10_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \counter_q_reg[0]_22\,
      I5 => \counter_q_reg[0]_18\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_5\(0)
    );
\counter_q[4]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000BFFF40004000"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__10_n_0\,
      I4 => \counter_q_reg[0]_22\,
      I5 => \counter_q_reg[0]_20\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_7\(0)
    );
\counter_q[4]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \counter_q[4]_i_3__11_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \counter_q_reg[0]_15\,
      I5 => \counter_q_reg[0]_20\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_6\(0)
    );
\counter_q[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAA2AAA2A0000"
    )
        port map (
      I0 => \counter_q_reg[4]_1\,
      I1 => \counter_q[4]_i_7__3_n_0\,
      I2 => \counter_q[4]_i_3__11_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[4]_2\(0),
      I5 => \counter_q_reg[4]_2\(1),
      O => \counter_q_reg[0]_0\
    );
\counter_q[4]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      O => \counter_q[4]_i_3__10_n_0\
    );
\counter_q[4]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      O => \counter_q[4]_i_3__11_n_0\
    );
\counter_q[4]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\,
      O => \counter_q[4]_i_3__12_n_0\
    );
\counter_q[4]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      O => \counter_q[4]_i_3__13_n_0\
    );
\counter_q[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAA2AAA2A0000"
    )
        port map (
      I0 => \counter_q_reg[4]_3\,
      I1 => \counter_q[4]_i_3__11_n_0\,
      I2 => \counter_q[4]_i_7__2_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[4]_4\(0),
      I5 => \counter_q_reg[4]_4\(1),
      O => \counter_q_reg[0]_1\
    );
\counter_q[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAA2AAA2A0000"
    )
        port map (
      I0 => \counter_q_reg[4]_14\,
      I1 => \counter_q[4]_i_7__3_n_0\,
      I2 => \counter_q[4]_i_3__12_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[4]_15\(0),
      I5 => \counter_q_reg[4]_15\(1),
      O => \counter_q_reg[0]_7\
    );
\counter_q[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40BF00BF000000"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \counter_q[4]_i_7__2_n_0\,
      I2 => \counter_q[4]_i_3__12_n_0\,
      I3 => \counter_q_reg[4]_16\,
      I4 => \counter_q_reg[4]_17\(0),
      I5 => \counter_q_reg[4]_17\(1),
      O => \counter_q_reg[0]_8\
    );
\counter_q[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[4]_18\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_7__1_n_0\,
      I3 => \counter_q[4]_i_3__12_n_0\,
      I4 => \counter_q_reg[4]_19\(0),
      I5 => \counter_q_reg[4]_19\(1),
      O => \counter_q_reg[0]_9\
    );
\counter_q[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[4]_22\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_7__3_n_0\,
      I3 => \counter_q[4]_i_3__10_n_0\,
      I4 => \counter_q_reg[4]_23\(0),
      I5 => \counter_q_reg[4]_23\(1),
      O => \counter_q_reg[0]_11\
    );
\counter_q[4]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[4]_24\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_3__10_n_0\,
      I3 => \counter_q[4]_i_7__2_n_0\,
      I4 => \counter_q_reg[4]_25\(0),
      I5 => \counter_q_reg[4]_25\(1),
      O => \counter_q_reg[0]_12\
    );
\counter_q[4]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[4]_26\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_7__1_n_0\,
      I3 => \counter_q[4]_i_3__10_n_0\,
      I4 => \counter_q_reg[4]_27\(0),
      I5 => \counter_q_reg[4]_27\(1),
      O => \counter_q_reg[0]_13\
    );
\counter_q[4]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[4]_28\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_3__11_n_0\,
      I3 => \counter_q[4]_i_7__1_n_0\,
      I4 => \counter_q_reg[4]_29\(0),
      I5 => \counter_q_reg[4]_29\(1),
      O => \counter_q_reg[0]_14\
    );
\counter_q[4]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880888888"
    )
        port map (
      I0 => \counter_q_reg[0]_17\,
      I1 => \counter_q_reg[0]_15\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \counter_q[4]_i_3__11_n_0\,
      I5 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \rid_reg[1]_0\
    );
\counter_q[4]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \counter_q_reg[0]_18\,
      I1 => \counter_q_reg[0]_15\,
      I2 => \counter_q[4]_i_3__11_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \rid_reg[1]_1\
    );
\counter_q[4]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \counter_q_reg[0]_21\,
      I1 => \counter_q_reg[0]_17\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \counter_q[4]_i_3__12_n_0\,
      I5 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \rid_reg[1]_6\
    );
\counter_q[4]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000FFFFFFFF"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__12_n_0\,
      I4 => \counter_q_reg[0]_21\,
      I5 => \counter_q_reg[0]_18\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_2\
    );
\counter_q[4]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444444444444"
    )
        port map (
      I0 => \counter_q_reg[0]_21\,
      I1 => \counter_q_reg[0]_20\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \counter_q[4]_i_3__12_n_0\,
      O => \rid_reg[1]_7\
    );
\counter_q[4]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
        port map (
      I0 => \counter_q_reg[0]_22\,
      I1 => \counter_q_reg[0]_17\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \counter_q[4]_i_3__10_n_0\,
      O => \rid_reg[1]_9\
    );
\counter_q[4]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404444444444"
    )
        port map (
      I0 => \counter_q_reg[0]_22\,
      I1 => \counter_q_reg[0]_18\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \counter_q[4]_i_3__10_n_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      O => \rid_reg[1]_10\
    );
\counter_q[4]_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444444444444"
    )
        port map (
      I0 => \counter_q_reg[0]_22\,
      I1 => \counter_q_reg[0]_20\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \counter_q[4]_i_3__10_n_0\,
      O => \rid_reg[1]_11\
    );
\counter_q[4]_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => \counter_q_reg[0]_15\,
      I1 => \counter_q_reg[0]_20\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \counter_q[4]_i_3__11_n_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      O => \rid_reg[1]_12\
    );
\counter_q[4]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAA8AAA8A0000"
    )
        port map (
      I0 => \counter_q_reg[4]_6\,
      I1 => \counter_q[4]_i_3__13_n_0\,
      I2 => \counter_q[4]_i_7__3_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[4]_7\(0),
      I5 => \counter_q_reg[4]_7\(1),
      O => \counter_q_reg[0]_3\
    );
\counter_q[4]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAA8AAA8A0000"
    )
        port map (
      I0 => \counter_q_reg[4]_8\,
      I1 => \counter_q[4]_i_3__13_n_0\,
      I2 => \counter_q[4]_i_7__2_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[4]_9\(0),
      I5 => \counter_q_reg[4]_9\(1),
      O => \counter_q_reg[0]_4\
    );
\counter_q[4]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAA8AAA8A0000"
    )
        port map (
      I0 => \counter_q_reg[4]_10\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_7__1_n_0\,
      I3 => \counter_q[4]_i_3__13_n_0\,
      I4 => \counter_q_reg[4]_11\(0),
      I5 => \counter_q_reg[4]_11\(1),
      O => \counter_q_reg[0]_5\
    );
\counter_q[4]_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404444"
    )
        port map (
      I0 => \counter_q_reg[0]_19\,
      I1 => \counter_q_reg[0]_17\,
      I2 => \counter_q[4]_i_3__13_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \rid_reg[1]_2\
    );
\counter_q[4]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[4]\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_9__0_n_0\,
      I3 => \counter_q[4]_i_3__11_n_0\,
      I4 => \counter_q_reg[4]_0\(0),
      I5 => \counter_q_reg[4]_0\(1),
      O => \counter_q_reg[0]\
    );
\counter_q[4]_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404444"
    )
        port map (
      I0 => \counter_q_reg[0]_19\,
      I1 => \counter_q_reg[0]_18\,
      I2 => \counter_q[4]_i_3__13_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \rid_reg[1]_3\
    );
\counter_q[4]_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => \counter_q_reg[0]_19\,
      I1 => \counter_q_reg[0]_20\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \counter_q[4]_i_3__13_n_0\,
      O => \rid_reg[1]_4\
    );
\counter_q[4]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAA8AAA8AAA0000"
    )
        port map (
      I0 => \counter_q_reg[4]_12\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \counter_q[4]_i_9__0_n_0\,
      I3 => \counter_q[4]_i_3__12_n_0\,
      I4 => \counter_q_reg[4]_13\(0),
      I5 => \counter_q_reg[4]_13\(1),
      O => \counter_q_reg[0]_6\
    );
\counter_q[4]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAA2AAA2A0000"
    )
        port map (
      I0 => \counter_q_reg[4]_20\,
      I1 => \counter_q[4]_i_3__10_n_0\,
      I2 => \counter_q[4]_i_9__0_n_0\,
      I3 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I4 => \counter_q_reg[4]_21\(0),
      I5 => \counter_q_reg[4]_21\(1),
      O => \counter_q_reg[0]_10\
    );
\counter_q[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FB00FB000000"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \counter_q[4]_i_9__0_n_0\,
      I2 => \counter_q[4]_i_3__13_n_0\,
      I3 => \counter_q_reg[4]_5\,
      I4 => Q(0),
      I5 => Q(1),
      O => \counter_q_reg[0]_2\
    );
\counter_q[4]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088888888"
    )
        port map (
      I0 => \counter_q_reg[0]_15\,
      I1 => \counter_q_reg[0]_16\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \counter_q[4]_i_3__11_n_0\,
      O => \rid_reg[1]\
    );
\counter_q[4]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044444444"
    )
        port map (
      I0 => \counter_q_reg[0]_21\,
      I1 => \counter_q_reg[0]_16\,
      I2 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \counter_q[4]_i_3__12_n_0\,
      O => \rid_reg[1]_5\
    );
\counter_q[4]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444404"
    )
        port map (
      I0 => \counter_q_reg[0]_22\,
      I1 => \counter_q_reg[0]_16\,
      I2 => \counter_q[4]_i_3__10_n_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \rid_reg[1]_8\
    );
\counter_q[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \counter_q[4]_i_7__1_n_0\
    );
\counter_q[4]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \counter_q[4]_i_7__2_n_0\
    );
\counter_q[4]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \counter_q[4]_i_7__3_n_0\
    );
\counter_q[4]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0001FFFFFFFF"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \counter_q[4]_i_3__13_n_0\,
      I4 => \counter_q_reg[0]_19\,
      I5 => \counter_q_reg[0]_16\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_1\
    );
\counter_q[4]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \counter_q[4]_i_9__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2020202A202"
    )
        port map (
      I0 => \counter_q[4]_i_3__12_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17__0_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \gen_counters[6].mst_select_q_reg[6]_51\(1),
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \gen_counters[7].mst_select_q_reg[7]_50\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_10__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \gen_counters[7].mst_select_q_reg[7]_50\(0),
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I4 => \gen_counters[6].mst_select_q_reg[6]_51\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_11__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \gen_counters[5].mst_select_q_reg[5]_52\(0),
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I4 => \gen_counters[4].mst_select_q_reg[4]_53\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_12__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \gen_counters[3].mst_select_q_reg[3]_54\(0),
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I4 => \gen_counters[2].mst_select_q_reg[2]_55\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_13__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \gen_counters[1].mst_select_q_reg[1]_56\(0),
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I4 => \gen_counters[0].mst_select_q_reg[0]_57\(0),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_14__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \gen_counters[13].mst_select_q_reg[13]_44\(1),
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I4 => \gen_counters[12].mst_select_q_reg[12]_45\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_15__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \gen_counters[9].mst_select_q_reg[9]_48\(1),
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I4 => \gen_counters[8].mst_select_q_reg[8]_49\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_16__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540757F"
    )
        port map (
      I0 => \gen_counters[5].mst_select_q_reg[5]_52\(1),
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      I4 => \gen_counters[4].mst_select_q_reg[4]_53\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_n_0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_n_0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545444455555555"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q\,
      I1 => \gen_demux.lock_ar_valid_q_i_5__0_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5__0_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6__0_n_0\,
      I4 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      I5 => \gen_demux.lock_ar_valid_q_reg_0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7__0_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_1\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_2\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555556565655"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8__0_n_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_9__0_n_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_0\,
      I4 => \counter_q[4]_i_3__13_n_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_10__0_n_0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_11__0_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_12__0_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I3 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_13__0_n_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_14__0_n_0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2020202A202"
    )
        port map (
      I0 => \counter_q[4]_i_3__11_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_15__0_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \gen_counters[14].mst_select_q_reg[14]_43\(1),
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \gen_counters[15].mst_select_q_reg[15]_42\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8__0_n_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2020202A202"
    )
        port map (
      I0 => \counter_q[4]_i_3__10_n_0\,
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_16__0_n_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \gen_counters[10].mst_select_q_reg[10]_47\(1),
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \gen_counters[11].mst_select_q_reg[11]_46\(1),
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_9__0_n_0\
    );
\gen_counters[0].mst_select_q[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \^p_0_in\(0),
      I4 => \gen_counters[0].mst_select_q_reg[0]_57\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_16\
    );
\gen_counters[0].mst_select_q[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \^p_0_in\(0),
      I4 => \gen_counters[0].mst_select_q_reg[0]_57\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_16\
    );
\gen_counters[10].mst_select_q[10][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[10].mst_select_q[10][1]_i_2_n_0\,
      I4 => \gen_counters[10].mst_select_q_reg[10]_47\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_6\
    );
\gen_counters[10].mst_select_q[10][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[10].mst_select_q[10][1]_i_2_n_0\,
      I4 => \gen_counters[10].mst_select_q_reg[10]_47\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_6\
    );
\gen_counters[10].mst_select_q[10][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \gen_counters[10].mst_select_q[10][1]_i_2_n_0\
    );
\gen_counters[11].mst_select_q[11][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[11].mst_select_q[11][1]_i_2_n_0\,
      I4 => \gen_counters[11].mst_select_q_reg[11]_46\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_5\
    );
\gen_counters[11].mst_select_q[11][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[11].mst_select_q[11][1]_i_2_n_0\,
      I4 => \gen_counters[11].mst_select_q_reg[11]_46\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_5\
    );
\gen_counters[11].mst_select_q[11][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \gen_counters[11].mst_select_q[11][1]_i_2_n_0\
    );
\gen_counters[12].mst_select_q[12][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\,
      I4 => \gen_counters[12].mst_select_q_reg[12]_45\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_4\
    );
\gen_counters[12].mst_select_q[12][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\,
      I4 => \gen_counters[12].mst_select_q_reg[12]_45\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_4\
    );
\gen_counters[13].mst_select_q[13][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[13].mst_select_q[13][1]_i_2_n_0\,
      I4 => \gen_counters[13].mst_select_q_reg[13]_44\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_3\
    );
\gen_counters[13].mst_select_q[13][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[13].mst_select_q[13][1]_i_2_n_0\,
      I4 => \gen_counters[13].mst_select_q_reg[13]_44\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_3\
    );
\gen_counters[13].mst_select_q[13][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      O => \gen_counters[13].mst_select_q[13][1]_i_2_n_0\
    );
\gen_counters[14].mst_select_q[14][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[14].mst_select_q[14][1]_i_2_n_0\,
      I4 => \gen_counters[14].mst_select_q_reg[14]_43\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\
    );
\gen_counters[14].mst_select_q[14][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[14].mst_select_q[14][1]_i_2_n_0\,
      I4 => \gen_counters[14].mst_select_q_reg[14]_43\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_2\
    );
\gen_counters[14].mst_select_q[14][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[14].mst_select_q[14][1]_i_2_n_0\
    );
\gen_counters[15].mst_select_q[15][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[15].mst_select_q[15][1]_i_2_n_0\,
      I4 => \gen_counters[15].mst_select_q_reg[15]_42\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_1\
    );
\gen_counters[15].mst_select_q[15][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[15].mst_select_q[15][1]_i_2_n_0\,
      I4 => \gen_counters[15].mst_select_q_reg[15]_42\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_1\
    );
\gen_counters[15].mst_select_q[15][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \gen_counters[15].mst_select_q[15][1]_i_2_n_0\
    );
\gen_counters[1].mst_select_q[1][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_56\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_15\
    );
\gen_counters[1].mst_select_q[1][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_56\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_15\
    );
\gen_counters[2].mst_select_q[2][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[2].mst_select_q[2][1]_i_2__0_n_0\,
      I4 => \gen_counters[2].mst_select_q_reg[2]_55\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_14\
    );
\gen_counters[2].mst_select_q[2][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[2].mst_select_q[2][1]_i_2__0_n_0\,
      I4 => \gen_counters[2].mst_select_q_reg[2]_55\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_14\
    );
\gen_counters[2].mst_select_q[2][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[2].mst_select_q[2][1]_i_2__0_n_0\
    );
\gen_counters[3].mst_select_q[3][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[3].mst_select_q[3][1]_i_2__0_n_0\,
      I4 => \gen_counters[3].mst_select_q_reg[3]_54\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_13\
    );
\gen_counters[3].mst_select_q[3][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[3].mst_select_q[3][1]_i_2__0_n_0\,
      I4 => \gen_counters[3].mst_select_q_reg[3]_54\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_13\
    );
\gen_counters[3].mst_select_q[3][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \gen_counters[3].mst_select_q[3][1]_i_2__0_n_0\
    );
\gen_counters[4].mst_select_q[4][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[4].mst_select_q[4][1]_i_2__0_n_0\,
      I4 => \gen_counters[4].mst_select_q_reg[4]_53\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_12\
    );
\gen_counters[4].mst_select_q[4][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[4].mst_select_q[4][1]_i_2__0_n_0\,
      I4 => \gen_counters[4].mst_select_q_reg[4]_53\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_12\
    );
\gen_counters[4].mst_select_q[4][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \gen_counters[4].mst_select_q[4][1]_i_2__0_n_0\
    );
\gen_counters[5].mst_select_q[5][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[5].mst_select_q[5][1]_i_2__0_n_0\,
      I4 => \gen_counters[5].mst_select_q_reg[5]_52\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_11\
    );
\gen_counters[5].mst_select_q[5][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[5].mst_select_q[5][1]_i_2__0_n_0\,
      I4 => \gen_counters[5].mst_select_q_reg[5]_52\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_11\
    );
\gen_counters[5].mst_select_q[5][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      O => \gen_counters[5].mst_select_q[5][1]_i_2__0_n_0\
    );
\gen_counters[6].mst_select_q[6][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\,
      I4 => \gen_counters[6].mst_select_q_reg[6]_51\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_10\
    );
\gen_counters[6].mst_select_q[6][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\,
      I4 => \gen_counters[6].mst_select_q_reg[6]_51\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_10\
    );
\gen_counters[7].mst_select_q[7][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[7].mst_select_q[7][1]_i_2__0_n_0\,
      I4 => \gen_counters[7].mst_select_q_reg[7]_50\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_9\
    );
\gen_counters[7].mst_select_q[7][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[7].mst_select_q[7][1]_i_2__0_n_0\,
      I4 => \gen_counters[7].mst_select_q_reg[7]_50\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_9\
    );
\gen_counters[7].mst_select_q[7][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \gen_counters[7].mst_select_q[7][1]_i_2__0_n_0\
    );
\gen_counters[8].mst_select_q[8][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\,
      I4 => \gen_counters[8].mst_select_q_reg[8]_49\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_8\
    );
\gen_counters[8].mst_select_q[8][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\,
      I4 => \gen_counters[8].mst_select_q_reg[8]_49\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_8\
    );
\gen_counters[9].mst_select_q[9][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[9].mst_select_q[9][1]_i_2_n_0\,
      I4 => \gen_counters[9].mst_select_q_reg[9]_48\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_7\
    );
\gen_counters[9].mst_select_q[9][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[9].mst_select_q[9][1]_i_2_n_0\,
      I4 => \gen_counters[9].mst_select_q_reg[9]_48\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_7\
    );
\gen_counters[9].mst_select_q[9][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      O => \gen_counters[9].mst_select_q[9][1]_i_2_n_0\
    );
\gen_demux.lock_ar_valid_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q\,
      I1 => \gen_demux.lock_ar_valid_q_i_2__0_n_0\,
      I2 => \gen_demux.lock_ar_valid_q_reg_0\,
      I3 => \gen_demux.lock_ar_valid_q_reg_1\,
      O => \gen_demux.lock_ar_valid_q_reg\
    );
\gen_demux.lock_ar_valid_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFEBAAAAAAAA"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_5__0_n_0\,
      I1 => \gen_demux.lock_ar_valid_q_reg_2\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\,
      I3 => \gen_demux.lock_ar_valid_q_reg_3\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      O => \gen_demux.lock_ar_valid_q_i_2__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => \gen_demux.lock_ar_valid_q_i_5__0_n_0\
    );
\gen_spill_reg.a_data_q[addr][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(0),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(0),
      O => \gen_arbiter.data_nodes[1][addr]\(0)
    );
\gen_spill_reg.a_data_q[addr][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(10),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10),
      O => \slv_reqs[1][1][ar][addr]\(8)
    );
\gen_spill_reg.a_data_q[addr][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(11),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11),
      O => \slv_reqs[1][1][ar][addr]\(9)
    );
\gen_spill_reg.a_data_q[addr][12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(12),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12),
      O => \slv_reqs[1][1][ar][addr]\(10)
    );
\gen_spill_reg.a_data_q[addr][13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(13),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13),
      O => \slv_reqs[1][1][ar][addr]\(11)
    );
\gen_spill_reg.a_data_q[addr][14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(14),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14),
      O => \slv_reqs[1][1][ar][addr]\(12)
    );
\gen_spill_reg.a_data_q[addr][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(15),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15),
      O => \slv_reqs[1][1][ar][addr]\(13)
    );
\gen_spill_reg.a_data_q[addr][16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(16),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(2),
      O => \gen_arbiter.data_nodes[1][addr]\(2)
    );
\gen_spill_reg.a_data_q[addr][17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(17),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(3),
      O => \gen_arbiter.data_nodes[1][addr]\(3)
    );
\gen_spill_reg.a_data_q[addr][18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(18),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(4),
      O => \gen_arbiter.data_nodes[1][addr]\(4)
    );
\gen_spill_reg.a_data_q[addr][19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(19),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(5),
      O => \gen_arbiter.data_nodes[1][addr]\(5)
    );
\gen_spill_reg.a_data_q[addr][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(1),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(1),
      O => \gen_arbiter.data_nodes[1][addr]\(1)
    );
\gen_spill_reg.a_data_q[addr][20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(20),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(6),
      O => \gen_arbiter.data_nodes[1][addr]\(6)
    );
\gen_spill_reg.a_data_q[addr][21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(21),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(7),
      O => \gen_arbiter.data_nodes[1][addr]\(7)
    );
\gen_spill_reg.a_data_q[addr][22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(22),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(8),
      O => \gen_arbiter.data_nodes[1][addr]\(8)
    );
\gen_spill_reg.a_data_q[addr][23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(23),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(9),
      O => \gen_arbiter.data_nodes[1][addr]\(9)
    );
\gen_spill_reg.a_data_q[addr][24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(24),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(10),
      O => \gen_arbiter.data_nodes[1][addr]\(10)
    );
\gen_spill_reg.a_data_q[addr][25]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(25),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(11),
      O => \gen_arbiter.data_nodes[1][addr]\(11)
    );
\gen_spill_reg.a_data_q[addr][26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(26),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(12),
      O => \gen_arbiter.data_nodes[1][addr]\(12)
    );
\gen_spill_reg.a_data_q[addr][27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(27),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(13),
      O => \gen_arbiter.data_nodes[1][addr]\(13)
    );
\gen_spill_reg.a_data_q[addr][28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(28),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(14),
      O => \gen_arbiter.data_nodes[1][addr]\(14)
    );
\gen_spill_reg.a_data_q[addr][29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(29),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(15),
      O => \gen_arbiter.data_nodes[1][addr]\(15)
    );
\gen_spill_reg.a_data_q[addr][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(2),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2),
      O => \slv_reqs[1][1][ar][addr]\(0)
    );
\gen_spill_reg.a_data_q[addr][30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(30),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(16),
      O => \gen_arbiter.data_nodes[1][addr]\(16)
    );
\gen_spill_reg.a_data_q[addr][31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(31),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31),
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][addr]\(17),
      O => \gen_arbiter.data_nodes[1][addr]\(17)
    );
\gen_spill_reg.a_data_q[addr][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(3),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3),
      O => \slv_reqs[1][1][ar][addr]\(1)
    );
\gen_spill_reg.a_data_q[addr][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(4),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4),
      O => \slv_reqs[1][1][ar][addr]\(2)
    );
\gen_spill_reg.a_data_q[addr][5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(5),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5),
      O => \slv_reqs[1][1][ar][addr]\(3)
    );
\gen_spill_reg.a_data_q[addr][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(6),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6),
      O => \slv_reqs[1][1][ar][addr]\(4)
    );
\gen_spill_reg.a_data_q[addr][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(7),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7),
      O => \slv_reqs[1][1][ar][addr]\(5)
    );
\gen_spill_reg.a_data_q[addr][8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(8),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8),
      O => \slv_reqs[1][1][ar][addr]\(6)
    );
\gen_spill_reg.a_data_q[addr][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(9),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9),
      O => \slv_reqs[1][1][ar][addr]\(7)
    );
\gen_spill_reg.a_data_q[ar_chan][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_lsu_arvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q[ar_select][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o22_in\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_select][1]_1\(0),
      I2 => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o24_in\,
      I3 => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o23_in\,
      O => \gen_spill_reg.a_data_q[ar_select][0]_i_1__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_lsu_araddr(30),
      I1 => i_lsu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_10__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(28),
      I1 => i_lsu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_11__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(26),
      I1 => i_lsu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_12__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(24),
      I1 => i_lsu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_13__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_araddr(31),
      I1 => i_lsu_araddr(30),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_14__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(28),
      I1 => i_lsu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_15__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(26),
      I1 => i_lsu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_16__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(24),
      I1 => i_lsu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_17__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o23_in\,
      I1 => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o24_in\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select][1]_1\(0),
      I3 => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o22_in\,
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_1__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(30),
      I1 => i_lsu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_23__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(28),
      I1 => i_lsu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_24__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(26),
      I1 => i_lsu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_25__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(24),
      I1 => i_lsu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_26__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(30),
      I1 => i_lsu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_27__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(28),
      I1 => i_lsu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_28__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(26),
      I1 => i_lsu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_29__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(24),
      I1 => i_lsu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_30__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(28),
      I1 => i_lsu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_32__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(26),
      I1 => i_lsu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_33__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(24),
      I1 => i_lsu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_34__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(22),
      I1 => i_lsu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_35__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(22),
      I1 => i_lsu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_37__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(20),
      I1 => i_lsu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_38__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(18),
      I1 => i_lsu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_39__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(16),
      I1 => i_lsu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_40__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(22),
      I1 => i_lsu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_41__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(20),
      I1 => i_lsu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_42__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(18),
      I1 => i_lsu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_43__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(16),
      I1 => i_lsu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_44__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(22),
      I1 => i_lsu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_46__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(20),
      I1 => i_lsu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_47__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(18),
      I1 => i_lsu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_48__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(16),
      I1 => i_lsu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_49__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(22),
      I1 => i_lsu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_50__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(20),
      I1 => i_lsu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_51__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(18),
      I1 => i_lsu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_52__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(16),
      I1 => i_lsu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_53__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(14),
      I1 => i_lsu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_54__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_55__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(20),
      I1 => i_lsu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_55__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_56__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(18),
      I1 => i_lsu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_56__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_57__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(16),
      I1 => i_lsu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_57__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_araddr(14),
      I1 => i_lsu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_58__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(14),
      I1 => i_lsu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_60__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(12),
      I1 => i_lsu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_61__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(10),
      I1 => i_lsu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_62__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(8),
      I1 => i_lsu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_63__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_64__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(14),
      I1 => i_lsu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_64__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_65__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(12),
      I1 => i_lsu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_65__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(10),
      I1 => i_lsu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_66__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(8),
      I1 => i_lsu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_67__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(14),
      I1 => i_lsu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_69__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_70__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(12),
      I1 => i_lsu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_70__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_71__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(10),
      I1 => i_lsu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_71__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_72__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(8),
      I1 => i_lsu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_72__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_73__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(14),
      I1 => i_lsu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_73__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(12),
      I1 => i_lsu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_74__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(10),
      I1 => i_lsu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_75__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_76__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(8),
      I1 => i_lsu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_76__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_77__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(6),
      I1 => i_lsu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_77__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_78__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(4),
      I1 => i_lsu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_78__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_79__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(2),
      I1 => i_lsu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_79__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_7__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_80__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(0),
      I1 => i_lsu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_80__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(6),
      I1 => i_lsu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_81__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_82__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(4),
      I1 => i_lsu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_82__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_83__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(2),
      I1 => i_lsu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_83__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_84__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(0),
      I1 => i_lsu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_84__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_85__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(6),
      I1 => i_lsu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_85__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_86__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(4),
      I1 => i_lsu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_86__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_87__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(2),
      I1 => i_lsu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_87__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_88__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_lsu_araddr(0),
      I1 => i_lsu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_88__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_89__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(6),
      I1 => i_lsu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_89__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_araddr(31),
      I1 => i_lsu_araddr(30),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_8__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_90__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(4),
      I1 => i_lsu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_90__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_91__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(2),
      I1 => i_lsu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_91__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_92__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(0),
      I1 => i_lsu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_92__0_n_0\
    );
\gen_spill_reg.a_data_q[burst][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][burst]\(0),
      O => \gen_arbiter.data_nodes[1][burst]\(0)
    );
\gen_spill_reg.a_data_q[burst][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][burst]\(1),
      O => \gen_arbiter.data_nodes[1][burst]\(1)
    );
\gen_spill_reg.a_data_q[cache][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][cache]\(0),
      O => \gen_arbiter.data_nodes[1][cache]\(0)
    );
\gen_spill_reg.a_data_q[cache][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][cache]\(1),
      O => \gen_arbiter.data_nodes[1][cache]\(1)
    );
\gen_spill_reg.a_data_q[cache][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][cache]\(2),
      O => \gen_arbiter.data_nodes[1][cache]\(2)
    );
\gen_spill_reg.a_data_q[cache][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][cache]\(3),
      O => \gen_arbiter.data_nodes[1][cache]\(3)
    );
\gen_spill_reg.a_data_q[id][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \slv_reqs[0][2][ar][id]\(0),
      I1 => p_0_in2_out,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I5 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\(0)
    );
\gen_spill_reg.a_data_q[id][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \slv_reqs[0][2][ar][id]\(0),
      I1 => p_0_in2_out_0,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I5 => \gen_arbiter.gen_levels[0].gen_level[0].sel_1\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_1\(0)
    );
\gen_spill_reg.a_data_q[id][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      I3 => p_0_in2_out,
      I4 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\(1)
    );
\gen_spill_reg.a_data_q[id][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      I3 => p_0_in2_out_0,
      I4 => \gen_arbiter.gen_levels[0].gen_level[0].sel_1\,
      O => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_1\(1)
    );
\gen_spill_reg.a_data_q[lock]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][lock]\,
      O => \gen_arbiter.data_nodes[1][lock]\
    );
\gen_spill_reg.a_data_q[prot][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][prot]\(0),
      O => \gen_arbiter.data_nodes[1][prot]\(0)
    );
\gen_spill_reg.a_data_q[prot][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][prot]\(1),
      O => \gen_arbiter.data_nodes[1][prot]\(1)
    );
\gen_spill_reg.a_data_q[prot][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][prot]\(2),
      O => \gen_arbiter.data_nodes[1][prot]\(2)
    );
\gen_spill_reg.a_data_q[qos][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][qos]\(0),
      O => \gen_arbiter.data_nodes[1][qos]\(0)
    );
\gen_spill_reg.a_data_q[qos][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][qos]\(1),
      O => \gen_arbiter.data_nodes[1][qos]\(1)
    );
\gen_spill_reg.a_data_q[qos][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][qos]\(2),
      O => \gen_arbiter.data_nodes[1][qos]\(2)
    );
\gen_spill_reg.a_data_q[qos][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][qos]\(3),
      O => \gen_arbiter.data_nodes[1][qos]\(3)
    );
\gen_spill_reg.a_data_q[region][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][region]\(0),
      O => \gen_arbiter.data_nodes[1][region]\(0)
    );
\gen_spill_reg.a_data_q[region][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][region]\(1),
      O => \gen_arbiter.data_nodes[1][region]\(1)
    );
\gen_spill_reg.a_data_q[region][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][region]\(2),
      O => \gen_arbiter.data_nodes[1][region]\(2)
    );
\gen_spill_reg.a_data_q[region][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][region]\(3),
      O => \gen_arbiter.data_nodes[1][region]\(3)
    );
\gen_spill_reg.a_data_q[size][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][size]\(0),
      O => \gen_arbiter.data_nodes[1][size]\(0)
    );
\gen_spill_reg.a_data_q[size][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][size]\(1),
      O => \gen_arbiter.data_nodes[1][size]\(1)
    );
\gen_spill_reg.a_data_q[size][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[0][2][ar][size]\(2),
      O => \gen_arbiter.data_nodes[1][size]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(10),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(11),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(12),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(13),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(14),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(15),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(16),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(17),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(18),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(19),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(20),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(21),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(22),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(23),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(24),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(25),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(26),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(27),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(28),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(29),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(30),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(31),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(4),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(5),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(6),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(7),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(8),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_araddr(9),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arburst(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arburst(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arcache(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arcache(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arcache(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arcache(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arid(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arid(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arid(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arid(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(4),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(5),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(6),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlen(7),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arlock,
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arprot(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arprot(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arprot(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arqos(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arqos(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arqos(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arqos(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arregion(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arregion(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arregion(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arregion(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arsize(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arsize(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => i_lsu_arsize(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q[ar_select][0]_i_1__0_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q[ar_select][1]_i_1__0_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_46__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_47__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_48__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_49__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_50__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_51__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_52__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_53__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_0\,
      CO(3 downto 1) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o23_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_8__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_54__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_55__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_56__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_57__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_58__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_60__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_61__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_62__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_63__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_64__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_65__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_66__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_67__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_0\,
      CO(3) => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o24_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_10__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_11__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_12__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_13__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_14__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_15__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_16__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_17__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_69__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_70__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_71__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_72__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_45__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_73__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_74__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_75__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_76__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_77__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_78__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_79__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_80__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_59__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_81__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_82__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_83__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_84__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22__0_n_0\,
      CO(3) => \gen_slv_port_demux[1].i_axi_ar_decode/idx_o22_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_23__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_24__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_25__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_26__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_27__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_28__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_29__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_30__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_85__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_86__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_87__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_88__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_68__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_89__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_90__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_91__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_92__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_32__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_33__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_34__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_35__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36__0_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_37__0_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_38__0_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_39__0_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_40__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_9__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_41__0_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_42__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_43__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_44__0_n_0\
    );
\gen_spill_reg.a_full_q_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => i_lsu_arvalid,
      O => \gen_spill_reg.a_full_q_i_1__1_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_full_q_i_1__1_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[ar_chan][id][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(0)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(10)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(11)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(12)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(13)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(14)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(15)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(16)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(17)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(18)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(19)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(1)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(20)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(21)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(22)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(23)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(24)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(25)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(26)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(27)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(28)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(29)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(2)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(30)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(31)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(3)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(4)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(5)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(6)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(7)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(8)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(9)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(0)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(1)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(2)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(3)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(4)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(5)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(6)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(7)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\
    );
\gen_spill_reg.b_full_q_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q_i_2__0_n_0\,
      I2 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1__1_n_0\
    );
\gen_spill_reg.b_full_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000007F"
    )
        port map (
      I0 => \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\,
      I1 => p_9_in,
      I2 => p_0_in2_out_0,
      I3 => \counter_q_reg[0]_23\,
      I4 => \counter_q_reg[0]_24\,
      I5 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_n_0\,
      O => \gen_spill_reg.b_full_q_i_2__0_n_0\
    );
\gen_spill_reg.b_full_q_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      O => \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\
    );
\gen_spill_reg.b_full_q_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      O => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_spill_reg.b_full_q_i_1__1_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
\i_r_fifo/write_pointer_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => \write_pointer_q_reg[0]_3\,
      O => \write_pointer_q_reg[0]\
    );
\mem_q[0][id][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\
    );
\mem_q[0][id][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\
    );
\mem_q[0][id][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\
    );
\mem_q[0][id][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][3]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\
    );
\mem_q[0][len][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(0),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(0)
    );
\mem_q[0][len][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(1),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(1)
    );
\mem_q[0][len][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(2),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(2)
    );
\mem_q[0][len][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(3),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(3)
    );
\mem_q[0][len][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(4),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(4)
    );
\mem_q[0][len][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(5),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(5)
    );
\mem_q[0][len][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(6),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(6)
    );
\mem_q[0][len][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(7),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7),
      O => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(7)
    );
o_lsu_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      O => o_lsu_arready
    );
\o_wb_adr[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_ni_wrapper,
      O => \^rst_ni_wrapper_0\
    );
\status_cnt_q[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
        port map (
      I0 => \^gen_spill_reg.b_data_q_reg[ar_select][1]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_select][0]_0\,
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_n_0\,
      I3 => \write_pointer_q_reg[0]_0\,
      I4 => \write_pointer_q_reg[0]_1\,
      I5 => \write_pointer_q_reg[0]_2\,
      O => \^write_pointer_q0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_85\ is
  port (
    \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ : out STD_LOGIC;
    \gen_demux.slv_ar_ready\ : out STD_LOGIC;
    i_ifu_rready_0 : out STD_LOGIC;
    i_ifu_rready_1 : out STD_LOGIC;
    i_ifu_rready_2 : out STD_LOGIC;
    i_ifu_rready_3 : out STD_LOGIC;
    i_ifu_rready_4 : out STD_LOGIC;
    i_ifu_rready_5 : out STD_LOGIC;
    i_ifu_rready_6 : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_0\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_1\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_2\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_3\ : out STD_LOGIC;
    o_ifu_arready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_ifu_rready_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.ar_valid0\ : out STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[0][2][ar][lock]\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]_1\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_4\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_5\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_6\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_7\ : out STD_LOGIC;
    \slv_reqs[0][2][ar][size]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[0][2][ar][burst]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[0][2][ar][cache]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][prot]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[0][2][ar][qos]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][region]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][addr]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_pointer_q0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_2\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_3\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_4\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_5\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_6\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][1]_7\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_select][0]_7\ : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    i_ifu_arlock : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : in STD_LOGIC;
    i_ifu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_out_0 : in STD_LOGIC;
    \slv_reqs[1][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]\ : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \counter_q_reg[0]_2\ : in STD_LOGIC;
    \counter_q_reg[0]_3\ : in STD_LOGIC;
    \counter_q_reg[0]_4\ : in STD_LOGIC;
    \counter_q_reg[0]_5\ : in STD_LOGIC;
    p_0_in2_out_1 : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ : in STD_LOGIC;
    i_ifu_arvalid : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_1\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_2\ : in STD_LOGIC;
    \gen_demux.ar_id_cnt_full\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2_1\ : in STD_LOGIC;
    \gen_demux.ar_valid34_in\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\ : in STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[5].mst_select_q_reg[5]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[4].mst_select_q_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_pointer_q_reg[0]_3\ : in STD_LOGIC;
    i_ifu_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_ifu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ifu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_85\ : entity is "spill_register";
end \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_85\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_85\ is
  signal \gen_counters[1].mst_select_q[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[2].mst_select_q[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[3].mst_select_q[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[4].mst_select_q[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[5].mst_select_q[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[6].mst_select_q[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_counters[7].mst_select_q[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_demux.ar_valid0\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter/p_0_in__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \gen_demux.lock_ar_valid_q_i_8_n_0\ : STD_LOGIC;
  signal \^gen_demux.slv_ar_chan_select[ar_select]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_demux.slv_ar_ready\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_ar_decode/idx_o22_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_ar_decode/idx_o23_in\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_ar_decode/idx_o24_in\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_10_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_11_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_12_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_13_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_14_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_15_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_16_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_17_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_23_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_24_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_25_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_26_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_27_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_28_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_29_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_30_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_32_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_33_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_34_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_35_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_37_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_38_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_39_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_40_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_41_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_42_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_43_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_44_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_46_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_47_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_48_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_49_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_50_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_51_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_52_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_53_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_54_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_55_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_56_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_57_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_58_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_60_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_61_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_62_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_63_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_64_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_65_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_66_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_67_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_69_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_70_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_71_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_72_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_73_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_74_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_75_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_76_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_77_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_78_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_79_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_7_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_80_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_81_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_82_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_83_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_84_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_85_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_86_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_87_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_88_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_89_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_8_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_90_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_91_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_92_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[ar_select][0]_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_1\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1_n_0\ : STD_LOGIC;
  signal \^write_pointer_q0\ : STD_LOGIC;
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__10\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__11\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__12\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__13\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__14\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__7\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__8\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \counter_q[3]_i_2__9\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \counter_q[4]_i_1__6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_counters[7].mst_select_q[7][0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gen_counters[7].mst_select_q[7][1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_demux.lock_ar_valid_q_i_6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][0]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][10]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][11]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][12]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][13]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][14]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][15]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][16]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][17]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][18]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][19]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][1]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][20]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][21]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][22]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][23]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][24]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][25]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][26]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][27]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][28]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][29]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][2]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][30]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][31]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][3]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][4]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][5]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][6]_i_4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][7]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][8]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[addr][9]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[ar_select][0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[ar_select][1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[burst][0]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[burst][1]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][0]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][1]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][2]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[cache][3]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[lock]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[prot][0]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[prot][1]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[prot][2]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][0]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][1]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][2]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[qos][3]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][0]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][1]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][2]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[region][3]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[size][0]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[size][1]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_data_q[size][2]_i_3\ : label is "soft_lutpair162";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mem_q[0][id][1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mem_q[0][len][0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mem_q[0][len][1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_q[0][len][2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_q[0][len][3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mem_q[0][len][4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mem_q[0][len][5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mem_q[0][len][6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mem_q[0][len][7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of o_ifu_arready_INST_0 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \status_cnt_q[2]_i_4\ : label is "soft_lutpair157";
begin
  \gen_demux.ar_valid0\ <= \^gen_demux.ar_valid0\;
  \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) <= \^gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0);
  \gen_demux.slv_ar_ready\ <= \^gen_demux.slv_ar_ready\;
  \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ <= \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\;
  \gen_spill_reg.a_data_q_reg[ar_select][0]_1\ <= \^gen_spill_reg.a_data_q_reg[ar_select][0]_1\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\;
  \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ <= \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\;
  write_pointer_q0 <= \^write_pointer_q0\;
\counter_q[3]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_1\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_2
    );
\counter_q[3]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_2\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_3
    );
\counter_q[3]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_3\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_4
    );
\counter_q[3]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_4\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_5
    );
\counter_q[3]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_5\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_6
    );
\counter_q[3]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready
    );
\counter_q[3]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_0
    );
\counter_q[3]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_1
    );
\counter_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9AAAA"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => E(0)
    );
\counter_q[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_7(0)
    );
\counter_q[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_8(0)
    );
\counter_q[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_1\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_9(0)
    );
\counter_q[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA6AAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_2\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_10(0)
    );
\counter_q[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_3\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_11(0)
    );
\counter_q[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_4\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_12(0)
    );
\counter_q[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_q_reg[0]_5\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\,
      I4 => \^gen_demux.slv_ar_ready\,
      O => i_ifu_rready_13(0)
    );
\counter_q[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000305050"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_4\
    );
\counter_q[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030553000"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_6\
    );
\counter_q[4]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000505030000000"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_7\
    );
\counter_q[4]_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000000C0A0A0"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_0\
    );
\counter_q[4]_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_2\
    );
\counter_q[4]_i_5__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_3\
    );
\counter_q[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000030505"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_5\
    );
\counter_q[4]_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000000C0A0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I2 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_1\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88B888888888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\,
      I2 => \^gen_demux.ar_valid0\,
      I3 => \gen_demux.ar_id_cnt_full\,
      I4 => \gen_demux.lock_ar_valid_q\,
      I5 => \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88B888888888"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(0),
      I1 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\,
      I2 => \^gen_demux.ar_valid0\,
      I3 => \gen_demux.ar_id_cnt_full\,
      I4 => \gen_demux.lock_ar_valid_q\,
      I5 => \^gen_spill_reg.a_data_q_reg[ar_select][0]_1\,
      O => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      O => \^gen_spill_reg.a_data_q_reg[ar_select][0]_0\
    );
\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      O => \^gen_spill_reg.a_data_q_reg[ar_select][0]_1\
    );
\gen_counters[0].mst_select_q[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_demux.i_ar_id_counter/p_0_in__0\(2),
      I4 => \gen_counters[0].mst_select_q_reg[0]_7\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_7\
    );
\gen_counters[0].mst_select_q[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_demux.i_ar_id_counter/p_0_in__0\(2),
      I4 => \gen_counters[0].mst_select_q_reg[0]_7\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_7\
    );
\gen_counters[0].mst_select_q[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_demux.i_ar_id_counter/p_0_in__0\(2)
    );
\gen_counters[1].mst_select_q[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[1].mst_select_q[1][1]_i_2_n_0\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_6\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_6\
    );
\gen_counters[1].mst_select_q[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[1].mst_select_q[1][1]_i_2_n_0\,
      I4 => \gen_counters[1].mst_select_q_reg[1]_6\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_6\
    );
\gen_counters[1].mst_select_q[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[1].mst_select_q[1][1]_i_2_n_0\
    );
\gen_counters[2].mst_select_q[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[2].mst_select_q[2][1]_i_2_n_0\,
      I4 => \gen_counters[2].mst_select_q_reg[2]_5\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_5\
    );
\gen_counters[2].mst_select_q[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[2].mst_select_q[2][1]_i_2_n_0\,
      I4 => \gen_counters[2].mst_select_q_reg[2]_5\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_5\
    );
\gen_counters[2].mst_select_q[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022200020"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[2].mst_select_q[2][1]_i_2_n_0\
    );
\gen_counters[3].mst_select_q[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[3].mst_select_q[3][1]_i_2_n_0\,
      I4 => \gen_counters[3].mst_select_q_reg[3]_4\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_4\
    );
\gen_counters[3].mst_select_q[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[3].mst_select_q[3][1]_i_2_n_0\,
      I4 => \gen_counters[3].mst_select_q_reg[3]_4\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_4\
    );
\gen_counters[3].mst_select_q[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8080000"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[3].mst_select_q[3][1]_i_2_n_0\
    );
\gen_counters[4].mst_select_q[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[4].mst_select_q[4][1]_i_2_n_0\,
      I4 => \gen_counters[4].mst_select_q_reg[4]_3\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_3\
    );
\gen_counters[4].mst_select_q[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[4].mst_select_q[4][1]_i_2_n_0\,
      I4 => \gen_counters[4].mst_select_q_reg[4]_3\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_3\
    );
\gen_counters[4].mst_select_q[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A200000000"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[4].mst_select_q[4][1]_i_2_n_0\
    );
\gen_counters[5].mst_select_q[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[5].mst_select_q[5][1]_i_2_n_0\,
      I4 => \gen_counters[5].mst_select_q_reg[5]_2\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_2\
    );
\gen_counters[5].mst_select_q[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[5].mst_select_q[5][1]_i_2_n_0\,
      I4 => \gen_counters[5].mst_select_q_reg[5]_2\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_2\
    );
\gen_counters[5].mst_select_q[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2000000000000"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[5].mst_select_q[5][1]_i_2_n_0\
    );
\gen_counters[6].mst_select_q[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[6].mst_select_q[6][1]_i_2_n_0\,
      I4 => \gen_counters[6].mst_select_q_reg[6]_1\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_1\
    );
\gen_counters[6].mst_select_q[6][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[6].mst_select_q[6][1]_i_2_n_0\,
      I4 => \gen_counters[6].mst_select_q_reg[6]_1\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_1\
    );
\gen_counters[6].mst_select_q[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[6].mst_select_q[6][1]_i_2_n_0\
    );
\gen_counters[7].mst_select_q[7][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      I3 => \gen_counters[7].mst_select_q[7][1]_i_2_n_0\,
      I4 => \gen_counters[7].mst_select_q_reg[7]_0\(0),
      O => \gen_spill_reg.b_data_q_reg[ar_select][0]_0\
    );
\gen_counters[7].mst_select_q[7][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I3 => \gen_counters[7].mst_select_q[7][1]_i_2_n_0\,
      I4 => \gen_counters[7].mst_select_q_reg[7]_0\(1),
      O => \gen_spill_reg.b_data_q_reg[ar_select][1]_0\
    );
\gen_counters[7].mst_select_q[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \^gen_demux.slv_ar_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I4 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\,
      I5 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      O => \gen_counters[7].mst_select_q[7][1]_i_2_n_0\
    );
\gen_demux.lock_ar_valid_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D755D755D7550000"
    )
        port map (
      I0 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\,
      I1 => \^gen_demux.slv_ar_chan_select[ar_select]\(0),
      I2 => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      I3 => \gen_demux.lock_ar_valid_q_i_8_n_0\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.a_full_q\,
      O => \^gen_demux.ar_valid0\
    );
\gen_demux.lock_ar_valid_q_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      O => \^gen_demux.slv_ar_chan_select[ar_select]\(0)
    );
\gen_demux.lock_ar_valid_q_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_2_0\,
      I1 => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\,
      I2 => \gen_demux.lock_ar_valid_q_i_2_1\,
      I3 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      O => \gen_demux.lock_ar_valid_q_i_8_n_0\
    );
\gen_spill_reg.a_data_q[addr][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(0)
    );
\gen_spill_reg.a_data_q[addr][10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(10),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(10)
    );
\gen_spill_reg.a_data_q[addr][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(11),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(11)
    );
\gen_spill_reg.a_data_q[addr][12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(12),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(12)
    );
\gen_spill_reg.a_data_q[addr][13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(13),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(13)
    );
\gen_spill_reg.a_data_q[addr][14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(14),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(14)
    );
\gen_spill_reg.a_data_q[addr][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(15),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(15)
    );
\gen_spill_reg.a_data_q[addr][16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(16),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(16)
    );
\gen_spill_reg.a_data_q[addr][17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(17),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(17)
    );
\gen_spill_reg.a_data_q[addr][18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(18),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(18)
    );
\gen_spill_reg.a_data_q[addr][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(19),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(19)
    );
\gen_spill_reg.a_data_q[addr][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(1)
    );
\gen_spill_reg.a_data_q[addr][20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(20),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(20)
    );
\gen_spill_reg.a_data_q[addr][21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(21),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(21)
    );
\gen_spill_reg.a_data_q[addr][22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(22),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(22)
    );
\gen_spill_reg.a_data_q[addr][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(23),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(23)
    );
\gen_spill_reg.a_data_q[addr][24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(24),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(24)
    );
\gen_spill_reg.a_data_q[addr][25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(25),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(25)
    );
\gen_spill_reg.a_data_q[addr][26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(26),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(26)
    );
\gen_spill_reg.a_data_q[addr][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(27),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(27)
    );
\gen_spill_reg.a_data_q[addr][28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(28),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(28)
    );
\gen_spill_reg.a_data_q[addr][29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(29),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(29)
    );
\gen_spill_reg.a_data_q[addr][2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(2)
    );
\gen_spill_reg.a_data_q[addr][30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(30),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(30)
    );
\gen_spill_reg.a_data_q[addr][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(31),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(31)
    );
\gen_spill_reg.a_data_q[addr][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(3)
    );
\gen_spill_reg.a_data_q[addr][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(4)
    );
\gen_spill_reg.a_data_q[addr][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(5)
    );
\gen_spill_reg.a_data_q[addr][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(6)
    );
\gen_spill_reg.a_data_q[addr][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(7)
    );
\gen_spill_reg.a_data_q[addr][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(8),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(8)
    );
\gen_spill_reg.a_data_q[addr][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(9),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9),
      I2 => \gen_spill_reg.b_full_q\,
      O => \slv_reqs[0][2][ar][addr]\(9)
    );
\gen_spill_reg.a_data_q[ar_chan][id][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_ifu_arvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q[ar_select][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o22_in\,
      I1 => CO(0),
      I2 => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o24_in\,
      I3 => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o23_in\,
      O => \gen_spill_reg.a_data_q[ar_select][0]_i_1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o23_in\,
      I1 => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o24_in\,
      I2 => CO(0),
      I3 => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o22_in\,
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_ifu_araddr(30),
      I1 => i_ifu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_10_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(28),
      I1 => i_ifu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_11_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(26),
      I1 => i_ifu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_12_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(24),
      I1 => i_ifu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_13_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_ifu_araddr(31),
      I1 => i_ifu_araddr(30),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_14_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(28),
      I1 => i_ifu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_15_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(26),
      I1 => i_ifu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_16_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(24),
      I1 => i_ifu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_17_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(30),
      I1 => i_ifu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_23_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(28),
      I1 => i_ifu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_24_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(26),
      I1 => i_ifu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_25_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(24),
      I1 => i_ifu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_26_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(30),
      I1 => i_ifu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_27_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(28),
      I1 => i_ifu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_28_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(26),
      I1 => i_ifu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_29_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(24),
      I1 => i_ifu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_30_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(28),
      I1 => i_ifu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_32_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(26),
      I1 => i_ifu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_33_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(24),
      I1 => i_ifu_araddr(25),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_34_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(22),
      I1 => i_ifu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_35_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(22),
      I1 => i_ifu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_37_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(20),
      I1 => i_ifu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_38_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(18),
      I1 => i_ifu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_39_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(16),
      I1 => i_ifu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_40_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(22),
      I1 => i_ifu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_41_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(20),
      I1 => i_ifu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_42_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(18),
      I1 => i_ifu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_43_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(16),
      I1 => i_ifu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_44_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(22),
      I1 => i_ifu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_46_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(20),
      I1 => i_ifu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_47_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(18),
      I1 => i_ifu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_48_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(16),
      I1 => i_ifu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_49_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(22),
      I1 => i_ifu_araddr(23),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_50_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(20),
      I1 => i_ifu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_51_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(18),
      I1 => i_ifu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_52_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(16),
      I1 => i_ifu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_53_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(14),
      I1 => i_ifu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_54_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(20),
      I1 => i_ifu_araddr(21),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_55_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(18),
      I1 => i_ifu_araddr(19),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_56_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(16),
      I1 => i_ifu_araddr(17),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_57_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_ifu_araddr(14),
      I1 => i_ifu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_58_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(14),
      I1 => i_ifu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_60_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(12),
      I1 => i_ifu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_61_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(10),
      I1 => i_ifu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_62_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(8),
      I1 => i_ifu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_63_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(14),
      I1 => i_ifu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_64_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(12),
      I1 => i_ifu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_65_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(10),
      I1 => i_ifu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_66_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(8),
      I1 => i_ifu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_67_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(14),
      I1 => i_ifu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_69_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_7_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(12),
      I1 => i_ifu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_70_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(10),
      I1 => i_ifu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_71_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(8),
      I1 => i_ifu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_72_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(14),
      I1 => i_ifu_araddr(15),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_73_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(12),
      I1 => i_ifu_araddr(13),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_74_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(10),
      I1 => i_ifu_araddr(11),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_75_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(8),
      I1 => i_ifu_araddr(9),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_76_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(6),
      I1 => i_ifu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_77_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(4),
      I1 => i_ifu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_78_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(2),
      I1 => i_ifu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_79_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_ifu_araddr(31),
      I1 => i_ifu_araddr(30),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_8_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(0),
      I1 => i_ifu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_80_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(6),
      I1 => i_ifu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_81_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(4),
      I1 => i_ifu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_82_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(2),
      I1 => i_ifu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_83_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(0),
      I1 => i_ifu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_84_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(6),
      I1 => i_ifu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_85_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(4),
      I1 => i_ifu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_86_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(2),
      I1 => i_ifu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_87_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_ifu_araddr(0),
      I1 => i_ifu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_88_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(6),
      I1 => i_ifu_araddr(7),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_89_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(4),
      I1 => i_ifu_araddr(5),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_90_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(2),
      I1 => i_ifu_araddr(3),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_91_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(0),
      I1 => i_ifu_araddr(1),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_92_n_0\
    );
\gen_spill_reg.a_data_q[burst][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\,
      O => \slv_reqs[0][2][ar][burst]\(0)
    );
\gen_spill_reg.a_data_q[burst][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\,
      O => \slv_reqs[0][2][ar][burst]\(1)
    );
\gen_spill_reg.a_data_q[cache][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\,
      O => \slv_reqs[0][2][ar][cache]\(0)
    );
\gen_spill_reg.a_data_q[cache][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\,
      O => \slv_reqs[0][2][ar][cache]\(1)
    );
\gen_spill_reg.a_data_q[cache][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\,
      O => \slv_reqs[0][2][ar][cache]\(2)
    );
\gen_spill_reg.a_data_q[cache][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\,
      O => \slv_reqs[0][2][ar][cache]\(3)
    );
\gen_spill_reg.a_data_q[id][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I3 => p_0_in2_out_0,
      I4 => \slv_reqs[1][2][ar][id]\(0),
      I5 => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0\(0)
    );
\gen_spill_reg.a_data_q[id][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I3 => p_0_in2_out_1,
      I4 => \slv_reqs[1][2][ar][id]\(0),
      I5 => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      O => \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_1\(0)
    );
\gen_spill_reg.a_data_q[lock]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\,
      O => \slv_reqs[0][2][ar][lock]\
    );
\gen_spill_reg.a_data_q[prot][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\,
      O => \slv_reqs[0][2][ar][prot]\(0)
    );
\gen_spill_reg.a_data_q[prot][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\,
      O => \slv_reqs[0][2][ar][prot]\(1)
    );
\gen_spill_reg.a_data_q[prot][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\,
      O => \slv_reqs[0][2][ar][prot]\(2)
    );
\gen_spill_reg.a_data_q[qos][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\,
      O => \slv_reqs[0][2][ar][qos]\(0)
    );
\gen_spill_reg.a_data_q[qos][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\,
      O => \slv_reqs[0][2][ar][qos]\(1)
    );
\gen_spill_reg.a_data_q[qos][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\,
      O => \slv_reqs[0][2][ar][qos]\(2)
    );
\gen_spill_reg.a_data_q[qos][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\,
      O => \slv_reqs[0][2][ar][qos]\(3)
    );
\gen_spill_reg.a_data_q[region][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\,
      O => \slv_reqs[0][2][ar][region]\(0)
    );
\gen_spill_reg.a_data_q[region][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\,
      O => \slv_reqs[0][2][ar][region]\(1)
    );
\gen_spill_reg.a_data_q[region][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\,
      O => \slv_reqs[0][2][ar][region]\(2)
    );
\gen_spill_reg.a_data_q[region][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\,
      O => \slv_reqs[0][2][ar][region]\(3)
    );
\gen_spill_reg.a_data_q[size][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\,
      O => \slv_reqs[0][2][ar][size]\(0)
    );
\gen_spill_reg.a_data_q[size][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\,
      O => \slv_reqs[0][2][ar][size]\(1)
    );
\gen_spill_reg.a_data_q[size][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\,
      O => \slv_reqs[0][2][ar][size]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(10),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(11),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(12),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(13),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(14),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(15),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(16),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(17),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(18),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(19),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(20),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(21),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(22),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(23),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(24),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(25),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(26),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(27),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(28),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(29),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(30),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(31),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(4),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(5),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(6),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(7),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(8),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_araddr(9),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arburst(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arburst(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arcache(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arcache(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arcache(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arcache(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arid(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arid(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arid(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(4),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(5),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(6),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlen(7),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7)
    );
\gen_spill_reg.a_data_q_reg[ar_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arlock,
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arprot(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arprot(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arprot(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arqos(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arqos(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arqos(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arqos(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arregion(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arregion(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arregion(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arregion(3),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arsize(0),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arsize(1),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => i_ifu_arsize(2),
      Q => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q[ar_select][0]_i_1_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q[ar_select][1]_i_1_n_0\,
      Q => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_0\,
      CO(3 downto 1) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o23_in\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_7_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_8_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_46_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_47_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_48_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_49_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_50_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_51_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_52_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_53_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_0\,
      CO(3) => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o24_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_10_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_11_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_12_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_13_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_14_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_15_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_16_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_17_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_54_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_55_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_56_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_57_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_58_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_60_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_61_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_62_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_63_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_64_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_65_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_66_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_67_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_69_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_70_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_71_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_72_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_73_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_74_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_75_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_76_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_22_n_0\,
      CO(3) => \gen_slv_port_demux[0].i_axi_ar_decode/idx_o22_in\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_23_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_24_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_25_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_26_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_27_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_28_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_29_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_30_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_77_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_78_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_79_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_80_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_59_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_81_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_82_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_83_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_84_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_31_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_32_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_33_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_34_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_35_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_n_3\,
      CYINIT => '1',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_85_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_86_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_87_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_88_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_89_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_90_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_91_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_92_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_36_n_0\,
      CO(3) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_0\,
      CO(2) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_1\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_37_n_0\,
      DI(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_38_n_0\,
      DI(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_39_n_0\,
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_40_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_spill_reg.a_data_q[ar_select][1]_i_41_n_0\,
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_42_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_43_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_44_n_0\
    );
\gen_spill_reg.a_full_q_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_ifu_arvalid,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_full_q_i_1_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_full_q_i_1_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[ar_chan][id][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \^gen_demux.slv_ar_ready\,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(0),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(0)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(10),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(10)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(11),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(11)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(12),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(12)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(13),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(13)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(14),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(14)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(15),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(15)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(16),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(16)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(17),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(17)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(18),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(18)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(19),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(19)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(1),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(1)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(20),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(20)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(21),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(21)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(22),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(22)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(23),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(23)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(24),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(24)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(25),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(25)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(26),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(26)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(27),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(27)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(28),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(28)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(29),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(29)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(2),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(2)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(30),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(30)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(31),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(31)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(3),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(3)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(4),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(4)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(5),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(5)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(6),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(6)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(7),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(7)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(8),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(8)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][addr]\(9),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][addr]\(9)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][burst_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][burst_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][cache_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][cache_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(0)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(1)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(2)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(3)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(4)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(5)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(6)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7),
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(7)
    );
\gen_spill_reg.b_data_q_reg[ar_chan][lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][lock_n_0_]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][lock_n_0_]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][prot_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][prot_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][qos_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][qos_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][region_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][region_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[ar_chan][size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_chan][size_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_chan][size_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[ar_select][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[ar_select][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\
    );
\gen_spill_reg.b_full_q_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \^gen_demux.slv_ar_ready\,
      I2 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1_n_0\
    );
\gen_spill_reg.b_full_q_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA0EEEEEEE0"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q\,
      I1 => \^gen_demux.ar_valid0\,
      I2 => \gen_spill_reg.b_full_q_reg_0\,
      I3 => \gen_spill_reg.b_full_q_reg_1\,
      I4 => \gen_spill_reg.b_full_q_reg_2\,
      I5 => \gen_demux.ar_id_cnt_full\,
      O => \^gen_demux.slv_ar_ready\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\,
      D => \gen_spill_reg.b_full_q_i_1_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
\i_r_fifo/write_pointer_q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^write_pointer_q0\,
      I1 => \write_pointer_q_reg[0]_3\,
      O => \write_pointer_q_reg[0]\
    );
\mem_q[0][id][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][0]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\
    );
\mem_q[0][id][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][1]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\
    );
\mem_q[0][id][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_chan][id_n_0_][2]\,
      O => \^gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\
    );
\mem_q[0][len][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(0)
    );
\mem_q[0][len][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(1)
    );
\mem_q[0][len][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(2)
    );
\mem_q[0][len][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(3)
    );
\mem_q[0][len][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(4)
    );
\mem_q[0][len][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(5)
    );
\mem_q[0][len][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(6)
    );
\mem_q[0][len][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_chan][len]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[ar_chan][len]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      O => D(7)
    );
o_ifu_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => o_ifu_arready
    );
\status_cnt_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020002020"
    )
        port map (
      I0 => \gen_demux.ar_valid34_in\,
      I1 => \^gen_demux.slv_ar_chan_select[ar_select]\(0),
      I2 => \^gen_demux.slv_ar_chan_select[ar_select]\(1),
      I3 => \write_pointer_q_reg[0]_0\,
      I4 => \write_pointer_q_reg[0]_1\,
      I5 => \write_pointer_q_reg[0]_2\,
      O => \^write_pointer_q0\
    );
\status_cnt_q[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[ar_select_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[ar_select_n_0_][1]\,
      O => \^gen_demux.slv_ar_chan_select[ar_select]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4\ is
  port (
    \gen_spill_reg.a_full_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : out STD_LOGIC;
    \gen_arbiter.rr_q0\ : out STD_LOGIC;
    \gen_mux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    o_ram_awvalid : out STD_LOGIC;
    o_ram_awlock : out STD_LOGIC;
    o_ram_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_mux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[region][0]_0\ : in STD_LOGIC;
    \gen_mux.mst_aw_chan[lock]\ : in STD_LOGIC;
    \gen_mux.lock_aw_valid_d0\ : in STD_LOGIC;
    \gen_mux.lock_aw_valid_q\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux.w_fifo_full\ : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[id][5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_resps[1][0][aw_ready]\ : in STD_LOGIC;
    \gen_demux.slv_aw_chan_select[aw_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_aw_valid_q_reg\ : in STD_LOGIC;
    i_ram_awready : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[addr][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.a_data_q_reg[len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.a_data_q_reg[size][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[burst][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[cache][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[prot][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[qos][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[region][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4\ : entity is "spill_register";
end \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4\ is
  signal \gen_mux.aw_ready\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.a_data_q_reg[lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__6_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_spill_reg.b_data_q_reg[lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_mux.lock_aw_valid_q_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_full_q_i_1__6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_7__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \o_ram_awaddr[0]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \o_ram_awaddr[10]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \o_ram_awaddr[11]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o_ram_awaddr[12]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o_ram_awaddr[13]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o_ram_awaddr[14]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \o_ram_awaddr[15]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \o_ram_awaddr[16]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \o_ram_awaddr[17]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \o_ram_awaddr[18]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \o_ram_awaddr[19]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \o_ram_awaddr[1]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \o_ram_awaddr[20]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \o_ram_awaddr[21]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \o_ram_awaddr[22]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \o_ram_awaddr[23]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \o_ram_awaddr[24]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \o_ram_awaddr[25]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \o_ram_awaddr[26]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \o_ram_awaddr[27]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \o_ram_awaddr[28]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \o_ram_awaddr[29]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \o_ram_awaddr[2]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \o_ram_awaddr[30]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \o_ram_awaddr[31]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \o_ram_awaddr[3]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \o_ram_awaddr[4]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \o_ram_awaddr[5]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \o_ram_awaddr[6]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \o_ram_awaddr[7]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \o_ram_awaddr[8]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \o_ram_awaddr[9]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \o_ram_awburst[0]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \o_ram_awburst[1]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \o_ram_awcache[0]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \o_ram_awcache[1]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \o_ram_awcache[2]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \o_ram_awcache[3]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \o_ram_awid[0]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \o_ram_awid[1]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \o_ram_awid[2]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \o_ram_awid[3]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \o_ram_awid[4]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \o_ram_awid[5]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \o_ram_awlen[0]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \o_ram_awlen[1]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \o_ram_awlen[2]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \o_ram_awlen[3]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \o_ram_awlen[4]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \o_ram_awlen[5]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \o_ram_awlen[6]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \o_ram_awlen[7]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of o_ram_awlock_INST_0 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \o_ram_awprot[0]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \o_ram_awprot[1]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \o_ram_awprot[2]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \o_ram_awqos[0]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \o_ram_awqos[1]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \o_ram_awqos[2]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \o_ram_awqos[3]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \o_ram_awregion[0]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \o_ram_awregion[1]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \o_ram_awregion[2]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \o_ram_awregion[3]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \o_ram_awsize[0]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \o_ram_awsize[1]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \o_ram_awsize[2]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of o_ram_awvalid_INST_0 : label is "soft_lutpair72";
begin
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE000000EEE0E0E0"
    )
        port map (
      I0 => D(0),
      I1 => D(1),
      I2 => \gen_mux.w_fifo_full\,
      I3 => \gen_spill_reg.a_full_q\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_mux.lock_aw_valid_q\,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.rr_q[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EEEEEE000E0E0E"
    )
        port map (
      I0 => D(0),
      I1 => D(1),
      I2 => \gen_mux.w_fifo_full\,
      I3 => \gen_spill_reg.a_full_q\,
      I4 => \gen_spill_reg.b_full_q\,
      I5 => \gen_mux.lock_aw_valid_q\,
      O => \gen_arbiter.rr_q0\
    );
\gen_demux.lock_aw_valid_q_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022F000FF22F0"
    )
        port map (
      I0 => \gen_mux.aw_ready\,
      I1 => \gen_spill_reg.a_data_q_reg[id][5]_0\(5),
      I2 => \slv_resps[1][0][aw_ready]\,
      I3 => \gen_demux.slv_aw_chan_select[aw_select]\(0),
      I4 => \gen_demux.slv_aw_chan_select[aw_select]\(1),
      I5 => \gen_demux.lock_aw_valid_q_reg\,
      O => \gen_mux.lock_aw_valid_q_reg\
    );
\gen_demux.lock_aw_valid_q_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A3F2A3F2A3F2A2A"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_q\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      I3 => \gen_mux.w_fifo_full\,
      I4 => D(0),
      I5 => D(1),
      O => \gen_mux.aw_ready\
    );
\gen_mux.lock_aw_valid_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_q\,
      I1 => \gen_mux.lock_aw_valid_d0\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_full_q\,
      O => \gen_mux.lock_aw_valid_q_reg_0\
    );
\gen_spill_reg.a_data_q[id][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_d0\,
      I1 => \gen_mux.lock_aw_valid_q\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(0)
    );
\gen_spill_reg.a_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(10),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(10)
    );
\gen_spill_reg.a_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(11),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(11)
    );
\gen_spill_reg.a_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(12),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(12)
    );
\gen_spill_reg.a_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(13),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(13)
    );
\gen_spill_reg.a_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(14),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(14)
    );
\gen_spill_reg.a_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(15),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(15)
    );
\gen_spill_reg.a_data_q_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(16),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(16)
    );
\gen_spill_reg.a_data_q_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(17),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(17)
    );
\gen_spill_reg.a_data_q_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(18),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(18)
    );
\gen_spill_reg.a_data_q_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(19),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(19)
    );
\gen_spill_reg.a_data_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(1)
    );
\gen_spill_reg.a_data_q_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(20),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(20)
    );
\gen_spill_reg.a_data_q_reg[addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(21),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(21)
    );
\gen_spill_reg.a_data_q_reg[addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(22),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(22)
    );
\gen_spill_reg.a_data_q_reg[addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(23),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(23)
    );
\gen_spill_reg.a_data_q_reg[addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(24),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(24)
    );
\gen_spill_reg.a_data_q_reg[addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(25),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(25)
    );
\gen_spill_reg.a_data_q_reg[addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(26),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(26)
    );
\gen_spill_reg.a_data_q_reg[addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(27),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(27)
    );
\gen_spill_reg.a_data_q_reg[addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(28),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(28)
    );
\gen_spill_reg.a_data_q_reg[addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(29),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(29)
    );
\gen_spill_reg.a_data_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(2)
    );
\gen_spill_reg.a_data_q_reg[addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(30),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(30)
    );
\gen_spill_reg.a_data_q_reg[addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(31),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(31)
    );
\gen_spill_reg.a_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(3)
    );
\gen_spill_reg.a_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(4)
    );
\gen_spill_reg.a_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(5)
    );
\gen_spill_reg.a_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(6),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(6)
    );
\gen_spill_reg.a_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(7),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(7)
    );
\gen_spill_reg.a_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(8),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(8)
    );
\gen_spill_reg.a_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(9),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(9)
    );
\gen_spill_reg.a_data_q_reg[burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst][1]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst][1]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.a_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.a_data_q_reg[len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[len]\(0)
    );
\gen_spill_reg.a_data_q_reg[len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[len]\(1)
    );
\gen_spill_reg.a_data_q_reg[len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[len]\(2)
    );
\gen_spill_reg.a_data_q_reg[len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[len]\(3)
    );
\gen_spill_reg.a_data_q_reg[len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[len]\(4)
    );
\gen_spill_reg.a_data_q_reg[len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[len]\(5)
    );
\gen_spill_reg.a_data_q_reg[len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(6),
      Q => \gen_spill_reg.a_data_q_reg[len]\(6)
    );
\gen_spill_reg.a_data_q_reg[len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(7),
      Q => \gen_spill_reg.a_data_q_reg[len]\(7)
    );
\gen_spill_reg.a_data_q_reg[lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_mux.mst_aw_chan[lock]\,
      Q => \gen_spill_reg.a_data_q_reg[lock_n_0_]\
    );
\gen_spill_reg.a_data_q_reg[prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot][2]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot][2]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot][2]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size][2]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[size_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size][2]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[size_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size][2]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[size_n_0_][2]\
    );
\gen_spill_reg.a_full_q_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_d0\,
      I1 => \gen_mux.lock_aw_valid_q\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_full_q_i_1__6_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_full_q_i_1__6_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[id][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => i_ram_awready,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(0),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(0)
    );
\gen_spill_reg.b_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(10),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(10)
    );
\gen_spill_reg.b_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(11),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(11)
    );
\gen_spill_reg.b_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(12),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(12)
    );
\gen_spill_reg.b_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(13),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(13)
    );
\gen_spill_reg.b_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(14),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(14)
    );
\gen_spill_reg.b_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(15),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(15)
    );
\gen_spill_reg.b_data_q_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(16),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(16)
    );
\gen_spill_reg.b_data_q_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(17),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(17)
    );
\gen_spill_reg.b_data_q_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(18),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(18)
    );
\gen_spill_reg.b_data_q_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(19),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(19)
    );
\gen_spill_reg.b_data_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(1),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(1)
    );
\gen_spill_reg.b_data_q_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(20),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(20)
    );
\gen_spill_reg.b_data_q_reg[addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(21),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(21)
    );
\gen_spill_reg.b_data_q_reg[addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(22),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(22)
    );
\gen_spill_reg.b_data_q_reg[addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(23),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(23)
    );
\gen_spill_reg.b_data_q_reg[addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(24),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(24)
    );
\gen_spill_reg.b_data_q_reg[addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(25),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(25)
    );
\gen_spill_reg.b_data_q_reg[addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(26),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(26)
    );
\gen_spill_reg.b_data_q_reg[addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(27),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(27)
    );
\gen_spill_reg.b_data_q_reg[addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(28),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(28)
    );
\gen_spill_reg.b_data_q_reg[addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(29),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(29)
    );
\gen_spill_reg.b_data_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(2),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(2)
    );
\gen_spill_reg.b_data_q_reg[addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(30),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(30)
    );
\gen_spill_reg.b_data_q_reg[addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(31),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(31)
    );
\gen_spill_reg.b_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(3),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(3)
    );
\gen_spill_reg.b_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(4),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(4)
    );
\gen_spill_reg.b_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(5),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(5)
    );
\gen_spill_reg.b_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(6),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(6)
    );
\gen_spill_reg.b_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(7),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(7)
    );
\gen_spill_reg.b_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(8),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(8)
    );
\gen_spill_reg.b_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(9),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(9)
    );
\gen_spill_reg.b_data_q_reg[burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[burst_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[burst_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.b_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.b_data_q_reg[len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(0),
      Q => \gen_spill_reg.b_data_q_reg[len]\(0)
    );
\gen_spill_reg.b_data_q_reg[len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(1),
      Q => \gen_spill_reg.b_data_q_reg[len]\(1)
    );
\gen_spill_reg.b_data_q_reg[len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(2),
      Q => \gen_spill_reg.b_data_q_reg[len]\(2)
    );
\gen_spill_reg.b_data_q_reg[len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(3),
      Q => \gen_spill_reg.b_data_q_reg[len]\(3)
    );
\gen_spill_reg.b_data_q_reg[len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(4),
      Q => \gen_spill_reg.b_data_q_reg[len]\(4)
    );
\gen_spill_reg.b_data_q_reg[len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(5),
      Q => \gen_spill_reg.b_data_q_reg[len]\(5)
    );
\gen_spill_reg.b_data_q_reg[len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(6),
      Q => \gen_spill_reg.b_data_q_reg[len]\(6)
    );
\gen_spill_reg.b_data_q_reg[len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len]\(7),
      Q => \gen_spill_reg.b_data_q_reg[len]\(7)
    );
\gen_spill_reg.b_data_q_reg[lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[lock_n_0_]\,
      Q => \gen_spill_reg.b_data_q_reg[lock_n_0_]\
    );
\gen_spill_reg.b_data_q_reg[prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[prot_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[prot_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[prot_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[size_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[size_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[size_n_0_][2]\
    );
\gen_spill_reg.b_full_q_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => i_ram_awready,
      I2 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1__0_n_0\
    );
\gen_spill_reg.b_full_q_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.a_full_q_reg_0\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.b_full_q_i_1__0_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
\o_ram_awaddr[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(0)
    );
\o_ram_awaddr[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(10),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(10),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(10)
    );
\o_ram_awaddr[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(11),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(11),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(11)
    );
\o_ram_awaddr[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(12),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(12),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(12)
    );
\o_ram_awaddr[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(13),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(13),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(13)
    );
\o_ram_awaddr[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(14),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(14),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(14)
    );
\o_ram_awaddr[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(15),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(15),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(15)
    );
\o_ram_awaddr[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(16),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(16),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(16)
    );
\o_ram_awaddr[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(17),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(17),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(17)
    );
\o_ram_awaddr[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(18),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(18),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(18)
    );
\o_ram_awaddr[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(19),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(19),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(19)
    );
\o_ram_awaddr[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(1)
    );
\o_ram_awaddr[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(20),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(20),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(20)
    );
\o_ram_awaddr[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(21),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(21),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(21)
    );
\o_ram_awaddr[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(22),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(22),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(22)
    );
\o_ram_awaddr[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(23),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(23),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(23)
    );
\o_ram_awaddr[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(24),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(24),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(24)
    );
\o_ram_awaddr[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(25),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(25),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(25)
    );
\o_ram_awaddr[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(26),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(26),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(26)
    );
\o_ram_awaddr[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(27),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(27),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(27)
    );
\o_ram_awaddr[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(28),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(28),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(28)
    );
\o_ram_awaddr[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(29),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(29),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(29)
    );
\o_ram_awaddr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(2)
    );
\o_ram_awaddr[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(30),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(30),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(30)
    );
\o_ram_awaddr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(31),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(31),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(31)
    );
\o_ram_awaddr[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(3)
    );
\o_ram_awaddr[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(4)
    );
\o_ram_awaddr[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(5)
    );
\o_ram_awaddr[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(6)
    );
\o_ram_awaddr[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(7)
    );
\o_ram_awaddr[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(8),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(8),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(8)
    );
\o_ram_awaddr[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(9),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(9),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awaddr(9)
    );
\o_ram_awburst[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[burst_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\,
      O => o_ram_awburst(0)
    );
\o_ram_awburst[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[burst_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\,
      O => o_ram_awburst(1)
    );
\o_ram_awcache[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\,
      O => o_ram_awcache(0)
    );
\o_ram_awcache[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\,
      O => o_ram_awcache(1)
    );
\o_ram_awcache[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\,
      O => o_ram_awcache(2)
    );
\o_ram_awcache[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\,
      O => o_ram_awcache(3)
    );
\o_ram_awid[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      O => o_ram_awid(0)
    );
\o_ram_awid[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      O => o_ram_awid(1)
    );
\o_ram_awid[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      O => o_ram_awid(2)
    );
\o_ram_awid[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      O => o_ram_awid(3)
    );
\o_ram_awid[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      O => o_ram_awid(4)
    );
\o_ram_awid[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      O => o_ram_awid(5)
    );
\o_ram_awlen[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(0),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(0),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(0)
    );
\o_ram_awlen[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(1),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(1),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(1)
    );
\o_ram_awlen[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(2),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(2),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(2)
    );
\o_ram_awlen[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(3),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(3)
    );
\o_ram_awlen[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(4),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(4)
    );
\o_ram_awlen[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(5),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(5)
    );
\o_ram_awlen[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(6),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(6)
    );
\o_ram_awlen[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[len]\(7),
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_awlen(7)
    );
o_ram_awlock_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[lock_n_0_]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[lock_n_0_]\,
      O => o_ram_awlock
    );
\o_ram_awprot[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[prot_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\,
      O => o_ram_awprot(0)
    );
\o_ram_awprot[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[prot_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\,
      O => o_ram_awprot(1)
    );
\o_ram_awprot[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[prot_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\,
      O => o_ram_awprot(2)
    );
\o_ram_awqos[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\,
      O => o_ram_awqos(0)
    );
\o_ram_awqos[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\,
      O => o_ram_awqos(1)
    );
\o_ram_awqos[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\,
      O => o_ram_awqos(2)
    );
\o_ram_awqos[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\,
      O => o_ram_awqos(3)
    );
\o_ram_awregion[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][0]\,
      O => o_ram_awregion(0)
    );
\o_ram_awregion[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][1]\,
      O => o_ram_awregion(1)
    );
\o_ram_awregion[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][2]\,
      O => o_ram_awregion(2)
    );
\o_ram_awregion[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][3]\,
      O => o_ram_awregion(3)
    );
\o_ram_awsize[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[size_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[size_n_0_][0]\,
      O => o_ram_awsize(0)
    );
\o_ram_awsize[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[size_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[size_n_0_][1]\,
      O => o_ram_awsize(1)
    );
\o_ram_awsize[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[size_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[size_n_0_][2]\,
      O => o_ram_awsize(2)
    );
o_ram_awvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => o_ram_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4_106\ is
  port (
    \gen_spill_reg.a_full_q_reg_0\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_1\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : out STD_LOGIC;
    \gen_arbiter.rr_q0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[addr][15]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_spill_reg.b_full_q_reg_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[id][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_mux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[addr][3]_0\ : in STD_LOGIC;
    \gen_mux.lock_aw_valid_d0\ : in STD_LOGIC;
    \gen_mux.lock_aw_valid_q\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_mux.w_fifo_full\ : in STD_LOGIC;
    \o_wb_adr_reg[3]\ : in STD_LOGIC;
    io_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \o_wb_adr_reg[3]_0\ : in STD_LOGIC;
    o_arready_reg : in STD_LOGIC;
    io_awready : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[id][5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.a_data_q_reg[addr][15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4_106\ : entity is "spill_register";
end \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4_106\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized4_106\ is
  signal \gen_spill_reg.a_data_q_reg[addr]\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__4_n_0\ : STD_LOGIC;
  signal \^gen_spill_reg.a_full_q_reg_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr]\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1_n_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_full_q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bid[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \bid[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \bid[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bid[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bid[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \bid[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bid[5]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_mux.lock_aw_valid_q_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_full_q_i_1__4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_6__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \o_wb_adr[15]_i_4\ : label is "soft_lutpair21";
begin
  \gen_spill_reg.a_full_q_reg_0\ <= \^gen_spill_reg.a_full_q_reg_0\;
  \gen_spill_reg.b_full_q_reg_0\ <= \^gen_spill_reg.b_full_q_reg_0\;
\bid[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(0)
    );
\bid[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(1)
    );
\bid[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(2)
    );
\bid[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(3)
    );
\bid[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(4)
    );
\bid[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_spill_reg.b_full_q_reg_0\,
      I1 => \^gen_spill_reg.a_full_q_reg_0\,
      I2 => io_awready,
      O => E(0)
    );
\bid[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(5)
    );
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE000000EEE0E0E0"
    )
        port map (
      I0 => D(0),
      I1 => D(1),
      I2 => \gen_mux.w_fifo_full\,
      I3 => \^gen_spill_reg.a_full_q_reg_0\,
      I4 => \^gen_spill_reg.b_full_q_reg_0\,
      I5 => \gen_mux.lock_aw_valid_q\,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.rr_q[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EEEEEE000E0E0E"
    )
        port map (
      I0 => D(0),
      I1 => D(1),
      I2 => \gen_mux.w_fifo_full\,
      I3 => \^gen_spill_reg.a_full_q_reg_0\,
      I4 => \^gen_spill_reg.b_full_q_reg_0\,
      I5 => \gen_mux.lock_aw_valid_q\,
      O => \gen_arbiter.rr_q0\
    );
\gen_mux.lock_aw_valid_q_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_q\,
      I1 => \gen_mux.lock_aw_valid_d0\,
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \^gen_spill_reg.a_full_q_reg_0\,
      O => \gen_mux.lock_aw_valid_q_reg\
    );
\gen_spill_reg.a_data_q[id][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_d0\,
      I1 => \gen_mux.lock_aw_valid_q\,
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \^gen_spill_reg.a_full_q_reg_0\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(7),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(10)
    );
\gen_spill_reg.a_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(8),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(11)
    );
\gen_spill_reg.a_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(9),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(12)
    );
\gen_spill_reg.a_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(10),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(13)
    );
\gen_spill_reg.a_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(11),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(14)
    );
\gen_spill_reg.a_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(12),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(15)
    );
\gen_spill_reg.a_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(3)
    );
\gen_spill_reg.a_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(4)
    );
\gen_spill_reg.a_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(5)
    );
\gen_spill_reg.a_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(6)
    );
\gen_spill_reg.a_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(7)
    );
\gen_spill_reg.a_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(8)
    );
\gen_spill_reg.a_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(6),
      Q => \gen_spill_reg.a_data_q_reg[addr]\(9)
    );
\gen_spill_reg.a_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.a_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id][5]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.a_full_q_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \gen_mux.lock_aw_valid_d0\,
      I1 => \gen_mux.lock_aw_valid_q\,
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \^gen_spill_reg.a_full_q_reg_0\,
      O => \gen_spill_reg.a_full_q_i_1__4_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_full_q_i_1__4_n_0\,
      Q => \^gen_spill_reg.a_full_q_reg_0\
    );
\gen_spill_reg.b_data_q[id][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_spill_reg.b_full_q_reg_0\,
      I1 => \^gen_spill_reg.a_full_q_reg_0\,
      I2 => io_awready,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(10),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(10)
    );
\gen_spill_reg.b_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(11),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(11)
    );
\gen_spill_reg.b_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(12),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(12)
    );
\gen_spill_reg.b_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(13),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(13)
    );
\gen_spill_reg.b_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(14),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(14)
    );
\gen_spill_reg.b_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(15),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(15)
    );
\gen_spill_reg.b_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(3),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(3)
    );
\gen_spill_reg.b_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(4),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(4)
    );
\gen_spill_reg.b_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(5),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(5)
    );
\gen_spill_reg.b_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(6),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(6)
    );
\gen_spill_reg.b_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(7),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(7)
    );
\gen_spill_reg.b_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(8),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(8)
    );
\gen_spill_reg.b_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr]\(9),
      Q => \gen_spill_reg.b_data_q_reg[addr]\(9)
    );
\gen_spill_reg.b_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.b_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.b_full_q_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_spill_reg.a_full_q_reg_0\,
      I1 => io_awready,
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      O => \gen_spill_reg.b_full_q_i_1_n_0\
    );
\gen_spill_reg.b_full_q_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^gen_spill_reg.a_full_q_reg_0\,
      I1 => \^gen_spill_reg.b_full_q_reg_0\,
      O => \gen_spill_reg.a_full_q_reg_1\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.a_data_q_reg[addr][3]_0\,
      D => \gen_spill_reg.b_full_q_i_1_n_0\,
      Q => \^gen_spill_reg.b_full_q_reg_0\
    );
\o_wb_adr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(10),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(10),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(7),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(7)
    );
\o_wb_adr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(11),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(11),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(8),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(8)
    );
\o_wb_adr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(12),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(12),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(9),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(9)
    );
\o_wb_adr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(13),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(13),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(10),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(10)
    );
\o_wb_adr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(14),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(14),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(11),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(11)
    );
\o_wb_adr[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(15),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(15),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(12),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(12)
    );
\o_wb_adr[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^gen_spill_reg.b_full_q_reg_0\,
      I1 => \^gen_spill_reg.a_full_q_reg_0\,
      I2 => o_arready_reg,
      O => \gen_spill_reg.b_full_q_reg_1\
    );
\o_wb_adr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(3),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(3),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(0),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(0)
    );
\o_wb_adr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(4),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(4),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(1),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(1)
    );
\o_wb_adr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(5),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(5),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(2),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(2)
    );
\o_wb_adr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(6),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(6),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(3),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(3)
    );
\o_wb_adr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(7),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(7),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(4),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(4)
    );
\o_wb_adr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(8),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(8),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(5),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(5)
    );
\o_wb_adr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr]\(9),
      I1 => \gen_spill_reg.a_data_q_reg[addr]\(9),
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => \o_wb_adr_reg[3]\,
      I4 => io_araddr(6),
      I5 => \o_wb_adr_reg[3]_0\,
      O => \gen_spill_reg.b_data_q_reg[addr][15]_0\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6\ is
  port (
    \gen_spill_reg.a_full_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_1\ : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    o_ram_arvalid : out STD_LOGIC;
    o_ram_arlock : out STD_LOGIC;
    o_ram_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[region][0]_0\ : in STD_LOGIC;
    \gen_mux.mst_ar_chan[lock]\ : in STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_ar_valid_q_reg\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ : in STD_LOGIC;
    p_0_in6_in : in STD_LOGIC;
    i_ram_arready : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[addr][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.a_data_q_reg[len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.a_data_q_reg[size][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[burst][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[cache][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[prot][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[qos][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[region][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6\ : entity is "spill_register";
end \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6\ is
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][16]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][17]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][18]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][19]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][20]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][21]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][22]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][23]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][24]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][25]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][26]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][27]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][28]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][29]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][30]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][31]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][6]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[len_n_0_][7]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__7_n_0\ : STD_LOGIC;
  signal \^gen_spill_reg.a_full_q_reg_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][10]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][11]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][12]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][13]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][14]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][15]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][16]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][17]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][18]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][19]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][20]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][21]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][22]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][23]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][24]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][25]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][26]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][27]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][28]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][29]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][30]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][31]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][6]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][7]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][8]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][9]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[burst_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[burst_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[cache_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][6]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[len_n_0_][7]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[lock_n_0_]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[prot_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[prot_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[prot_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[qos_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[region_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[size_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[size_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[size_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_arbiter.rr_q[1]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_full_q_i_1__7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \o_ram_araddr[0]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \o_ram_araddr[10]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \o_ram_araddr[11]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \o_ram_araddr[12]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \o_ram_araddr[13]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \o_ram_araddr[14]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \o_ram_araddr[15]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \o_ram_araddr[16]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \o_ram_araddr[17]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \o_ram_araddr[18]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \o_ram_araddr[19]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \o_ram_araddr[1]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \o_ram_araddr[20]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \o_ram_araddr[21]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \o_ram_araddr[22]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \o_ram_araddr[23]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \o_ram_araddr[24]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \o_ram_araddr[25]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \o_ram_araddr[26]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \o_ram_araddr[27]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \o_ram_araddr[28]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \o_ram_araddr[29]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \o_ram_araddr[2]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \o_ram_araddr[30]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \o_ram_araddr[31]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \o_ram_araddr[3]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \o_ram_araddr[4]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \o_ram_araddr[5]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \o_ram_araddr[6]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \o_ram_araddr[7]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \o_ram_araddr[8]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \o_ram_araddr[9]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \o_ram_arburst[0]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \o_ram_arburst[1]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \o_ram_arcache[0]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \o_ram_arcache[1]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \o_ram_arcache[2]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \o_ram_arcache[3]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \o_ram_arid[0]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \o_ram_arid[1]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \o_ram_arid[2]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \o_ram_arid[3]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \o_ram_arid[4]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \o_ram_arid[5]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \o_ram_arlen[0]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \o_ram_arlen[1]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \o_ram_arlen[2]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \o_ram_arlen[3]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \o_ram_arlen[4]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \o_ram_arlen[5]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \o_ram_arlen[6]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \o_ram_arlen[7]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of o_ram_arlock_INST_0 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \o_ram_arprot[0]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \o_ram_arprot[1]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \o_ram_arprot[2]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \o_ram_arqos[0]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \o_ram_arqos[1]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \o_ram_arqos[2]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \o_ram_arqos[3]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \o_ram_arregion[0]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \o_ram_arregion[1]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \o_ram_arregion[2]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \o_ram_arregion[3]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \o_ram_arsize[0]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \o_ram_arsize[1]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \o_ram_arsize[2]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of o_ram_arvalid_INST_0 : label is "soft_lutpair35";
begin
  \gen_spill_reg.a_full_q_reg_0\ <= \^gen_spill_reg.a_full_q_reg_0\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q_reg_2\(0),
      I1 => \gen_spill_reg.a_full_q_reg_2\(1),
      I2 => \gen_spill_reg.a_full_q_reg_2\(2),
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.rr_q[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => \^gen_spill_reg.a_full_q_reg_0\
    );
\gen_demux.lock_ar_valid_q_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000777077707770"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \gen_spill_reg.a_full_q_reg_2\(0),
      I3 => \gen_spill_reg.a_full_q_reg_2\(1),
      I4 => \gen_spill_reg.a_full_q_reg_2\(2),
      I5 => p_0_in6_in,
      O => p_9_in
    );
\gen_demux.lock_ar_valid_q_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008F008000800080"
    )
        port map (
      I0 => \^gen_spill_reg.a_full_q_reg_0\,
      I1 => D(5),
      I2 => \gen_demux.slv_ar_chan_select[ar_select]\(0),
      I3 => \gen_demux.slv_ar_chan_select[ar_select]\(1),
      I4 => \gen_demux.lock_ar_valid_q_reg\,
      I5 => \gen_arbiter.gen_levels[0].gen_level[0].sel_1\,
      O => \gen_spill_reg.a_full_q_reg_1\
    );
\gen_spill_reg.a_data_q[id][5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FEFEFE"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q_reg_2\(0),
      I1 => \gen_spill_reg.a_full_q_reg_2\(1),
      I2 => \gen_spill_reg.a_full_q_reg_2\(2),
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(10),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\
    );
\gen_spill_reg.a_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(11),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\
    );
\gen_spill_reg.a_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(12),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\
    );
\gen_spill_reg.a_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(13),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\
    );
\gen_spill_reg.a_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(14),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\
    );
\gen_spill_reg.a_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(15),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\
    );
\gen_spill_reg.a_data_q_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(16),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][16]\
    );
\gen_spill_reg.a_data_q_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(17),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][17]\
    );
\gen_spill_reg.a_data_q_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(18),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][18]\
    );
\gen_spill_reg.a_data_q_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(19),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][19]\
    );
\gen_spill_reg.a_data_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(20),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][20]\
    );
\gen_spill_reg.a_data_q_reg[addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(21),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][21]\
    );
\gen_spill_reg.a_data_q_reg[addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(22),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][22]\
    );
\gen_spill_reg.a_data_q_reg[addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(23),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][23]\
    );
\gen_spill_reg.a_data_q_reg[addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(24),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][24]\
    );
\gen_spill_reg.a_data_q_reg[addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(25),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][25]\
    );
\gen_spill_reg.a_data_q_reg[addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(26),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][26]\
    );
\gen_spill_reg.a_data_q_reg[addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(27),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][27]\
    );
\gen_spill_reg.a_data_q_reg[addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(28),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][28]\
    );
\gen_spill_reg.a_data_q_reg[addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(29),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][29]\
    );
\gen_spill_reg.a_data_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(30),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][30]\
    );
\gen_spill_reg.a_data_q_reg[addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(31),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][31]\
    );
\gen_spill_reg.a_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\
    );
\gen_spill_reg.a_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\
    );
\gen_spill_reg.a_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(6),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\
    );
\gen_spill_reg.a_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(7),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\
    );
\gen_spill_reg.a_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(8),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\
    );
\gen_spill_reg.a_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][31]_0\(9),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\
    );
\gen_spill_reg.a_data_q_reg[burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst][1]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst][1]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache][3]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => D(0),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => D(1),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => D(2),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => D(3),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => D(4),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.a_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => D(5),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.a_data_q_reg[len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][4]\
    );
\gen_spill_reg.a_data_q_reg[len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][5]\
    );
\gen_spill_reg.a_data_q_reg[len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(6),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][6]\
    );
\gen_spill_reg.a_data_q_reg[len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len][7]_0\(7),
      Q => \gen_spill_reg.a_data_q_reg[len_n_0_][7]\
    );
\gen_spill_reg.a_data_q_reg[lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_mux.mst_ar_chan[lock]\,
      Q => \gen_spill_reg.a_data_q_reg[lock_n_0_]\
    );
\gen_spill_reg.a_data_q_reg[prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot][2]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot][2]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot][2]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos][3]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region][3]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[region_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size][2]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[size_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size][2]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[size_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size][2]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[size_n_0_][2]\
    );
\gen_spill_reg.a_full_q_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q_reg_2\(0),
      I1 => \gen_spill_reg.a_full_q_reg_2\(1),
      I2 => \gen_spill_reg.a_full_q_reg_2\(2),
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_full_q_i_1__7_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_full_q_i_1__7_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[id][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => i_ram_arready,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[addr][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][10]\
    );
\gen_spill_reg.b_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][11]\
    );
\gen_spill_reg.b_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][12]\
    );
\gen_spill_reg.b_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][13]\
    );
\gen_spill_reg.b_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][14]\
    );
\gen_spill_reg.b_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][15]\
    );
\gen_spill_reg.b_data_q_reg[addr][16]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][16]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][16]\
    );
\gen_spill_reg.b_data_q_reg[addr][17]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][17]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][17]\
    );
\gen_spill_reg.b_data_q_reg[addr][18]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][18]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][18]\
    );
\gen_spill_reg.b_data_q_reg[addr][19]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][19]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][19]\
    );
\gen_spill_reg.b_data_q_reg[addr][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[addr][20]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][20]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][20]\
    );
\gen_spill_reg.b_data_q_reg[addr][21]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][21]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][21]\
    );
\gen_spill_reg.b_data_q_reg[addr][22]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][22]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][22]\
    );
\gen_spill_reg.b_data_q_reg[addr][23]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][23]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][23]\
    );
\gen_spill_reg.b_data_q_reg[addr][24]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][24]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][24]\
    );
\gen_spill_reg.b_data_q_reg[addr][25]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][25]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][25]\
    );
\gen_spill_reg.b_data_q_reg[addr][26]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][26]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][26]\
    );
\gen_spill_reg.b_data_q_reg[addr][27]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][27]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][27]\
    );
\gen_spill_reg.b_data_q_reg[addr][28]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][28]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][28]\
    );
\gen_spill_reg.b_data_q_reg[addr][29]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][29]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][29]\
    );
\gen_spill_reg.b_data_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[addr][30]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][30]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][30]\
    );
\gen_spill_reg.b_data_q_reg[addr][31]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][31]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][31]\
    );
\gen_spill_reg.b_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][4]\
    );
\gen_spill_reg.b_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][5]\
    );
\gen_spill_reg.b_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][6]\
    );
\gen_spill_reg.b_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][7]\
    );
\gen_spill_reg.b_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][8]\
    );
\gen_spill_reg.b_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][9]\
    );
\gen_spill_reg.b_data_q_reg[burst][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[burst_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[burst][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[burst_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[cache][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[cache][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[cache][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[cache][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[cache_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.b_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.b_data_q_reg[len][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[len][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[len][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[len][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[len][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][4]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][4]\
    );
\gen_spill_reg.b_data_q_reg[len][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][5]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][5]\
    );
\gen_spill_reg.b_data_q_reg[len][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][6]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][6]\
    );
\gen_spill_reg.b_data_q_reg[len][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[len_n_0_][7]\,
      Q => \gen_spill_reg.b_data_q_reg[len_n_0_][7]\
    );
\gen_spill_reg.b_data_q_reg[lock]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[lock_n_0_]\,
      Q => \gen_spill_reg.b_data_q_reg[lock_n_0_]\
    );
\gen_spill_reg.b_data_q_reg[prot][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[prot_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[prot][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[prot_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[prot][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[prot_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[qos][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[qos][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[qos][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[qos][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[qos_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[region][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[region][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[region][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[region][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[region_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[region_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[size][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[size_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[size][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[size_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[size][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.a_data_q_reg[size_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[size_n_0_][2]\
    );
\gen_spill_reg.b_full_q_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => i_ram_arready,
      I2 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1__0_n_0\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.b_data_q_reg[region][0]_0\,
      D => \gen_spill_reg.b_full_q_i_1__0_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
\o_ram_araddr[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][0]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(0)
    );
\o_ram_araddr[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][10]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(10)
    );
\o_ram_araddr[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][11]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(11)
    );
\o_ram_araddr[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][12]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(12)
    );
\o_ram_araddr[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][13]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(13)
    );
\o_ram_araddr[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][14]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(14)
    );
\o_ram_araddr[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][15]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(15)
    );
\o_ram_araddr[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][16]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][16]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(16)
    );
\o_ram_araddr[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][17]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][17]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(17)
    );
\o_ram_araddr[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][18]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][18]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(18)
    );
\o_ram_araddr[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][19]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][19]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(19)
    );
\o_ram_araddr[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][1]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(1)
    );
\o_ram_araddr[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][20]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][20]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(20)
    );
\o_ram_araddr[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][21]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][21]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(21)
    );
\o_ram_araddr[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][22]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][22]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(22)
    );
\o_ram_araddr[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][23]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][23]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(23)
    );
\o_ram_araddr[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][24]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][24]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(24)
    );
\o_ram_araddr[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][25]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][25]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(25)
    );
\o_ram_araddr[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][26]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][26]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(26)
    );
\o_ram_araddr[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][27]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][27]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(27)
    );
\o_ram_araddr[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][28]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][28]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(28)
    );
\o_ram_araddr[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][29]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][29]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(29)
    );
\o_ram_araddr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][2]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(2)
    );
\o_ram_araddr[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][30]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][30]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(30)
    );
\o_ram_araddr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][31]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][31]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(31)
    );
\o_ram_araddr[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][3]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(3)
    );
\o_ram_araddr[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][4]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(4)
    );
\o_ram_araddr[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][5]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(5)
    );
\o_ram_araddr[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][6]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(6)
    );
\o_ram_araddr[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][7]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(7)
    );
\o_ram_araddr[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][8]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(8)
    );
\o_ram_araddr[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][9]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_araddr(9)
    );
\o_ram_arburst[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[burst_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[burst_n_0_][0]\,
      O => o_ram_arburst(0)
    );
\o_ram_arburst[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[burst_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[burst_n_0_][1]\,
      O => o_ram_arburst(1)
    );
\o_ram_arcache[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][0]\,
      O => o_ram_arcache(0)
    );
\o_ram_arcache[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][1]\,
      O => o_ram_arcache(1)
    );
\o_ram_arcache[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][2]\,
      O => o_ram_arcache(2)
    );
\o_ram_arcache[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[cache_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[cache_n_0_][3]\,
      O => o_ram_arcache(3)
    );
\o_ram_arid[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      O => o_ram_arid(0)
    );
\o_ram_arid[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      O => o_ram_arid(1)
    );
\o_ram_arid[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      O => o_ram_arid(2)
    );
\o_ram_arid[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      O => o_ram_arid(3)
    );
\o_ram_arid[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      O => o_ram_arid(4)
    );
\o_ram_arid[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      O => o_ram_arid(5)
    );
\o_ram_arlen[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][0]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][0]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(0)
    );
\o_ram_arlen[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][1]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][1]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(1)
    );
\o_ram_arlen[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][2]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][2]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(2)
    );
\o_ram_arlen[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][3]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][3]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(3)
    );
\o_ram_arlen[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][4]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][4]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(4)
    );
\o_ram_arlen[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][5]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][5]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(5)
    );
\o_ram_arlen[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][6]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][6]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(6)
    );
\o_ram_arlen[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[len_n_0_][7]\,
      I1 => \gen_spill_reg.a_data_q_reg[len_n_0_][7]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => o_ram_arlen(7)
    );
o_ram_arlock_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[lock_n_0_]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[lock_n_0_]\,
      O => o_ram_arlock
    );
\o_ram_arprot[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[prot_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[prot_n_0_][0]\,
      O => o_ram_arprot(0)
    );
\o_ram_arprot[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[prot_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[prot_n_0_][1]\,
      O => o_ram_arprot(1)
    );
\o_ram_arprot[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[prot_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[prot_n_0_][2]\,
      O => o_ram_arprot(2)
    );
\o_ram_arqos[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][0]\,
      O => o_ram_arqos(0)
    );
\o_ram_arqos[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][1]\,
      O => o_ram_arqos(1)
    );
\o_ram_arqos[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][2]\,
      O => o_ram_arqos(2)
    );
\o_ram_arqos[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[qos_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[qos_n_0_][3]\,
      O => o_ram_arqos(3)
    );
\o_ram_arregion[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][0]\,
      O => o_ram_arregion(0)
    );
\o_ram_arregion[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][1]\,
      O => o_ram_arregion(1)
    );
\o_ram_arregion[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][2]\,
      O => o_ram_arregion(2)
    );
\o_ram_arregion[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[region_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[region_n_0_][3]\,
      O => o_ram_arregion(3)
    );
\o_ram_arsize[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[size_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[size_n_0_][0]\,
      O => o_ram_arsize(0)
    );
\o_ram_arsize[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[size_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[size_n_0_][1]\,
      O => o_ram_arsize(1)
    );
\o_ram_arsize[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[size_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[size_n_0_][2]\,
      O => o_ram_arsize(2)
    );
o_ram_arvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => o_ram_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6_104\ is
  port (
    \gen_spill_reg.a_full_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : out STD_LOGIC;
    \o_wb_adr_reg[2]\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_1\ : out STD_LOGIC;
    o_wb_adr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_full_q_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[id][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    io_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clk_i_wrapper : in STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[addr][2]_0\ : in STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_wb_adr_reg[2]_0\ : in STD_LOGIC;
    \o_wb_adr_reg[2]_1\ : in STD_LOGIC;
    wb_uart_adr_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_wb_adr_reg[2]_2\ : in STD_LOGIC;
    \o_wb_adr_reg[2]_3\ : in STD_LOGIC;
    o_arready_reg : in STD_LOGIC;
    io_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.a_data_q_reg[addr][15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6_104\ : entity is "spill_register";
end \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6_104\;

architecture STRUCTURE of \BD_intcon_wrapper_bd_0_0_spill_register__parameterized6_104\ is
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.a_fill\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.a_full_q_i_1__5_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][10]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][11]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][12]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][13]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][14]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][15]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][6]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][7]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][8]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[addr_n_0_][9]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][0]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][1]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][2]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][3]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][4]\ : STD_LOGIC;
  signal \gen_spill_reg.b_data_q_reg[id_n_0_][5]\ : STD_LOGIC;
  signal \gen_spill_reg.b_fill\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal \gen_spill_reg.b_full_q_i_1_n_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_full_q_reg_0\ : STD_LOGIC;
  signal o_wb_adr0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_arbiter.rr_q[1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_spill_reg.a_full_q_i_1__5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_spill_reg.b_full_q_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \o_wb_adr[10]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \o_wb_adr[11]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \o_wb_adr[12]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o_wb_adr[13]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o_wb_adr[14]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_wb_adr[15]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_wb_adr[3]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \o_wb_adr[4]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \o_wb_adr[5]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \o_wb_adr[6]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \o_wb_adr[7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \o_wb_adr[8]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \o_wb_adr[9]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rid[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rid[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rid[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rid[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rid[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rid[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rid[5]_i_2\ : label is "soft_lutpair12";
begin
  \gen_spill_reg.b_full_q_reg_0\ <= \^gen_spill_reg.b_full_q_reg_0\;
\gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q_reg_2\(0),
      I1 => \gen_spill_reg.a_full_q_reg_2\(1),
      I2 => \gen_spill_reg.a_full_q_reg_2\(2),
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \gen_arbiter.gen_int_rr.gen_lock.lock_q\
    );
\gen_arbiter.rr_q[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.a_full_q_reg_0\
    );
\gen_spill_reg.a_data_q[id][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FEFEFE"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q_reg_2\(0),
      I1 => \gen_spill_reg.a_full_q_reg_2\(1),
      I2 => \gen_spill_reg.a_full_q_reg_2\(2),
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_fill\
    );
\gen_spill_reg.a_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(8),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\
    );
\gen_spill_reg.a_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(9),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\
    );
\gen_spill_reg.a_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(10),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\
    );
\gen_spill_reg.a_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(11),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\
    );
\gen_spill_reg.a_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(12),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\
    );
\gen_spill_reg.a_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(13),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\
    );
\gen_spill_reg.a_data_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(0),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(1),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(2),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\
    );
\gen_spill_reg.a_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(3),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\
    );
\gen_spill_reg.a_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(4),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\
    );
\gen_spill_reg.a_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(5),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\
    );
\gen_spill_reg.a_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(6),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\
    );
\gen_spill_reg.a_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr][15]_0\(7),
      Q => \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\
    );
\gen_spill_reg.a_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => D(0),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.a_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => D(1),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.a_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => D(2),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.a_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => D(3),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.a_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => D(4),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.a_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.a_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => D(5),
      Q => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.a_full_q_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q_reg_2\(0),
      I1 => \gen_spill_reg.a_full_q_reg_2\(1),
      I2 => \gen_spill_reg.a_full_q_reg_2\(2),
      I3 => \gen_spill_reg.b_full_q\,
      I4 => \gen_spill_reg.a_full_q\,
      O => \gen_spill_reg.a_full_q_i_1__5_n_0\
    );
\gen_spill_reg.a_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_full_q_i_1__5_n_0\,
      Q => \gen_spill_reg.a_full_q\
    );
\gen_spill_reg.b_data_q[id][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => io_arready,
      O => \gen_spill_reg.b_fill\
    );
\gen_spill_reg.b_data_q_reg[addr][10]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][10]\
    );
\gen_spill_reg.b_data_q_reg[addr][11]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][11]\
    );
\gen_spill_reg.b_data_q_reg[addr][12]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][12]\
    );
\gen_spill_reg.b_data_q_reg[addr][13]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][13]\
    );
\gen_spill_reg.b_data_q_reg[addr][14]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][14]\
    );
\gen_spill_reg.b_data_q_reg[addr][15]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][15]\
    );
\gen_spill_reg.b_data_q_reg[addr][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[addr][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[addr][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][4]\
    );
\gen_spill_reg.b_data_q_reg[addr][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][5]\
    );
\gen_spill_reg.b_data_q_reg[addr][6]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][6]\
    );
\gen_spill_reg.b_data_q_reg[addr][7]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][7]\
    );
\gen_spill_reg.b_data_q_reg[addr][8]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][8]\
    );
\gen_spill_reg.b_data_q_reg[addr][9]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\,
      Q => \gen_spill_reg.b_data_q_reg[addr_n_0_][9]\
    );
\gen_spill_reg.b_data_q_reg[id][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\
    );
\gen_spill_reg.b_data_q_reg[id][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\
    );
\gen_spill_reg.b_data_q_reg[id][2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\
    );
\gen_spill_reg.b_data_q_reg[id][3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\
    );
\gen_spill_reg.b_data_q_reg[id][4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\
    );
\gen_spill_reg.b_data_q_reg[id][5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => \gen_spill_reg.b_fill\,
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      Q => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\
    );
\gen_spill_reg.b_full_q_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => io_arready,
      I2 => \gen_spill_reg.b_full_q\,
      O => \gen_spill_reg.b_full_q_i_1_n_0\
    );
\gen_spill_reg.b_full_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_spill_reg.b_data_q_reg[addr][2]_0\,
      D => \gen_spill_reg.b_full_q_i_1_n_0\,
      Q => \gen_spill_reg.b_full_q\
    );
o_arready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => \gen_spill_reg.a_full_q\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => cs(2),
      I3 => cs(1),
      I4 => cs(0),
      I5 => o_arready_reg,
      O => \gen_spill_reg.a_full_q_reg_1\
    );
\o_wb_adr[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][10]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][10]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(7)
    );
\o_wb_adr[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][11]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][11]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(8)
    );
\o_wb_adr[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][12]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][12]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(9)
    );
\o_wb_adr[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][13]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][13]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(10)
    );
\o_wb_adr[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][14]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][14]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(11)
    );
\o_wb_adr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FD"
    )
        port map (
      I0 => o_arready_reg,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => \gen_spill_reg.b_full_q\,
      I3 => cs(2),
      I4 => cs(1),
      I5 => cs(0),
      O => o_wb_adr(0)
    );
\o_wb_adr[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][15]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][15]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(12)
    );
\o_wb_adr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF07F800"
    )
        port map (
      I0 => \o_wb_adr_reg[2]_0\,
      I1 => \o_wb_adr_reg[2]_1\,
      I2 => \^gen_spill_reg.b_full_q_reg_0\,
      I3 => o_wb_adr0_in(2),
      I4 => wb_uart_adr_o(0),
      O => \o_wb_adr_reg[2]\
    );
\o_wb_adr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0000A8"
    )
        port map (
      I0 => o_arready_reg,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_full_q\,
      I3 => cs(2),
      I4 => cs(0),
      I5 => cs(1),
      O => \^gen_spill_reg.b_full_q_reg_0\
    );
\o_wb_adr[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFFEBAFEBA"
    )
        port map (
      I0 => cs(2),
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[addr_n_0_][2]\,
      I3 => \gen_spill_reg.b_data_q_reg[addr_n_0_][2]\,
      I4 => \o_wb_adr_reg[2]_2\,
      I5 => \o_wb_adr_reg[2]_3\,
      O => o_wb_adr0_in(2)
    );
\o_wb_adr[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][3]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][3]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(0)
    );
\o_wb_adr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][4]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][4]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(1)
    );
\o_wb_adr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][5]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][5]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(2)
    );
\o_wb_adr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][6]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][6]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(3)
    );
\o_wb_adr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][7]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][7]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(4)
    );
\o_wb_adr[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][8]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][8]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(5)
    );
\o_wb_adr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[addr_n_0_][9]\,
      I1 => \gen_spill_reg.a_data_q_reg[addr_n_0_][9]\,
      I2 => \gen_spill_reg.b_full_q\,
      O => io_araddr(6)
    );
\rid[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][0]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][0]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(0)
    );
\rid[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][1]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][1]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(1)
    );
\rid[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][2]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][2]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(2)
    );
\rid[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][3]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][3]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(3)
    );
\rid[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][4]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][4]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(4)
    );
\rid[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \gen_spill_reg.b_full_q\,
      I1 => \gen_spill_reg.a_full_q\,
      I2 => io_arready,
      O => \gen_spill_reg.b_full_q_reg_1\(0)
    );
\rid[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_spill_reg.b_data_q_reg[id_n_0_][5]\,
      I1 => \gen_spill_reg.b_full_q\,
      I2 => \gen_spill_reg.a_data_q_reg[id_n_0_][5]\,
      O => \gen_spill_reg.b_data_q_reg[id][5]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_wb_mux is
  port (
    wbm_err : out STD_LOGIC;
    wbm_err_reg_0 : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_wb_mux : entity is "wb_mux";
end BD_intcon_wrapper_bd_0_0_wb_mux;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_wb_mux is
begin
wbm_err_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      D => wbm_err_reg_0,
      Q => wbm_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux_id_counters is
  port (
    \gen_counters[1].mst_select_q_reg[1]_70\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_71\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.ar_valid34_in\ : out STD_LOGIC;
    \gen_demux.ar_id_cnt_full\ : out STD_LOGIC;
    \counter_q_reg[1]\ : out STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][1]_0\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][1]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    \gen_demux.ar_valid0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters : entity is "axi_demux_id_counters";
end BD_intcon_wrapper_bd_0_0_axi_demux_id_counters;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters is
  signal \cnt_full__15\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \gen_counters[0].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[13].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[2].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[6].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[9].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal occupied : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gen_counters[0].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_21
     port map (
      E(0) => E(0),
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(1),
      \counter_q_reg[1]_0\ => \gen_counters[0].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(0),
      p_0_in(0) => p_0_in(0)
    );
\gen_counters[0].mst_select_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[0].mst_select_q_reg[0][0]_0\,
      Q => \gen_counters[0].mst_select_q_reg[0]_71\(0)
    );
\gen_counters[0].mst_select_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[0].mst_select_q_reg[0][1]_0\,
      Q => \gen_counters[0].mst_select_q_reg[0]_71\(1)
    );
\gen_counters[10].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_22
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(10),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_8\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[11].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_23
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(11),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_9\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[12].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_24
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(12),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_10\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[13].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_25
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_11\(0),
      \counter_q_reg[4]_0\ => \gen_counters[13].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_3__1\(2 downto 1) => \cnt_full__15\(15 downto 14),
      \gen_demux.lock_ar_valid_q_i_3__1\(0) => \cnt_full__15\(12)
    );
\gen_counters[14].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_26
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_12\(0),
      \counter_q_reg[4]_0\(0) => \cnt_full__15\(14),
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[15].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_27
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_13\(0),
      \counter_q_reg[4]_0\(0) => \cnt_full__15\(15),
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[1].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_28
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(1),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_1\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_1\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(0)
    );
\gen_counters[1].mst_select_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[1].mst_select_q_reg[1][0]_0\,
      Q => \gen_counters[1].mst_select_q_reg[1]_70\(0)
    );
\gen_counters[1].mst_select_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[1].mst_select_q_reg[1][1]_0\,
      Q => \gen_counters[1].mst_select_q_reg[1]_70\(1)
    );
\gen_counters[2].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_29
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(3),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_0\(0),
      \counter_q_reg[1]_0\ => \gen_counters[2].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[3].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_30
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(3),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_1\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[4].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_31
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(5),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_2\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ => \gen_counters[6].i_in_flight_cnt_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_counters[0].i_in_flight_cnt_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_counters[2].i_in_flight_cnt_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ => \gen_counters[13].i_in_flight_cnt_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\ => \gen_counters[9].i_in_flight_cnt_n_0\,
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.ar_valid0\ => \gen_demux.ar_valid0\,
      \gen_demux.ar_valid34_in\ => \gen_demux.ar_valid34_in\,
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\
    );
\gen_counters[5].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_32
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(5),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_3\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[6].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_33
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(7),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_4\(0),
      \counter_q_reg[1]_0\ => \gen_counters[6].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[7].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_34
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(7),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_5\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[8].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_35
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(8),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_6\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[9].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_36
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_7\(0),
      \counter_q_reg[4]_0\ => \gen_counters[9].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_3__1\(2 downto 1) => \cnt_full__15\(11 downto 10),
      \gen_demux.lock_ar_valid_q_i_3__1\(0) => \cnt_full__15\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_42 is
  port (
    \gen_counters[15].mst_select_q_reg[15]_42\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[14].mst_select_q_reg[14]_43\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[13].mst_select_q_reg[13]_44\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[12].mst_select_q_reg[12]_45\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[11].mst_select_q_reg[11]_46\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[10].mst_select_q_reg[10]_47\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[9].mst_select_q_reg[9]_48\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[8].mst_select_q_reg[8]_49\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[7].mst_select_q_reg[7]_50\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_51\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[5].mst_select_q_reg[5]_52\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[4].mst_select_q_reg[4]_53\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_54\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_55\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_56\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_57\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[3]\ : out STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]_0\ : out STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][1]_0\ : out STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][0]_0\ : out STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][0]_1\ : out STD_LOGIC;
    \gen_counters[11].mst_select_q_reg[11][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\ : out STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][1]_0\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][0]_2\ : in STD_LOGIC;
    \gen_counters[14].mst_select_q_reg[14][1]_0\ : in STD_LOGIC;
    \gen_counters[14].mst_select_q_reg[14][0]_0\ : in STD_LOGIC;
    \gen_counters[13].mst_select_q_reg[13][1]_0\ : in STD_LOGIC;
    \gen_counters[13].mst_select_q_reg[13][0]_0\ : in STD_LOGIC;
    \gen_counters[12].mst_select_q_reg[12][1]_0\ : in STD_LOGIC;
    \gen_counters[12].mst_select_q_reg[12][0]_0\ : in STD_LOGIC;
    \gen_counters[11].mst_select_q_reg[11][1]_0\ : in STD_LOGIC;
    \gen_counters[11].mst_select_q_reg[11][0]_1\ : in STD_LOGIC;
    \gen_counters[10].mst_select_q_reg[10][1]_0\ : in STD_LOGIC;
    \gen_counters[10].mst_select_q_reg[10][0]_0\ : in STD_LOGIC;
    \gen_counters[9].mst_select_q_reg[9][1]_0\ : in STD_LOGIC;
    \gen_counters[9].mst_select_q_reg[9][0]_0\ : in STD_LOGIC;
    \gen_counters[8].mst_select_q_reg[8][1]_0\ : in STD_LOGIC;
    \gen_counters[8].mst_select_q_reg[8][0]_0\ : in STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]_1\ : in STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][0]_0\ : in STD_LOGIC;
    \gen_counters[6].mst_select_q_reg[6][1]_0\ : in STD_LOGIC;
    \gen_counters[6].mst_select_q_reg[6][0]_0\ : in STD_LOGIC;
    \gen_counters[5].mst_select_q_reg[5][1]_0\ : in STD_LOGIC;
    \gen_counters[5].mst_select_q_reg[5][0]_0\ : in STD_LOGIC;
    \gen_counters[4].mst_select_q_reg[4][1]_0\ : in STD_LOGIC;
    \gen_counters[4].mst_select_q_reg[4][0]_0\ : in STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][1]_1\ : in STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][0]_0\ : in STD_LOGIC;
    \gen_counters[2].mst_select_q_reg[2][1]_0\ : in STD_LOGIC;
    \gen_counters[2].mst_select_q_reg[2][0]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][1]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][1]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_14\ : in STD_LOGIC;
    \counter_q_reg[1]_15\ : in STD_LOGIC;
    \counter_q_reg[1]_16\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[3]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_17\ : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC;
    \counter_q_reg[1]_18\ : in STD_LOGIC;
    \counter_q_reg[1]_19\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_3\ : in STD_LOGIC;
    \counter_q_reg[4]_4\ : in STD_LOGIC;
    \counter_q_reg[3]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_20\ : in STD_LOGIC;
    \counter_q_reg[1]_21\ : in STD_LOGIC;
    \counter_q_reg[4]_5\ : in STD_LOGIC;
    \counter_q_reg[3]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_6\ : in STD_LOGIC;
    \counter_q_reg[1]_22\ : in STD_LOGIC;
    \counter_q_reg[4]_7\ : in STD_LOGIC;
    \counter_q_reg[1]_23\ : in STD_LOGIC;
    \counter_q_reg[4]_8\ : in STD_LOGIC;
    \counter_q_reg[1]_24\ : in STD_LOGIC;
    \counter_q_reg[4]_9\ : in STD_LOGIC;
    \counter_q_reg[1]_25\ : in STD_LOGIC;
    \counter_q_reg[1]_26\ : in STD_LOGIC;
    \counter_q_reg[1]_27\ : in STD_LOGIC;
    \counter_q_reg[1]_28\ : in STD_LOGIC;
    \counter_q_reg[4]_10\ : in STD_LOGIC;
    \counter_q_reg[4]_11\ : in STD_LOGIC;
    \counter_q_reg[3]_3\ : in STD_LOGIC;
    \counter_q_reg[4]_12\ : in STD_LOGIC;
    \counter_q_reg[1]_29\ : in STD_LOGIC;
    \counter_q_reg[1]_30\ : in STD_LOGIC;
    \counter_q_reg[1]_31\ : in STD_LOGIC;
    \counter_q_reg[4]_13\ : in STD_LOGIC;
    \counter_q_reg[3]_4\ : in STD_LOGIC;
    \counter_q_reg[4]_14\ : in STD_LOGIC;
    \counter_q_reg[1]_32\ : in STD_LOGIC;
    \counter_q_reg[4]_15\ : in STD_LOGIC;
    \counter_q_reg[1]_33\ : in STD_LOGIC;
    \counter_q_reg[4]_16\ : in STD_LOGIC;
    \counter_q_reg[1]_34\ : in STD_LOGIC;
    \counter_q_reg[4]_17\ : in STD_LOGIC;
    \counter_q_reg[1]_35\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2__0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2__0_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_7_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_7_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_42 : entity is "axi_demux_id_counters";
end BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_42;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_42 is
  signal \gen_counters[0].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[0].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[0].mst_select_q_reg[0]_57\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[0].overflow\ : STD_LOGIC;
  signal \gen_counters[10].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[10].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[10].mst_select_q_reg[10]_47\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[10].overflow\ : STD_LOGIC;
  signal \gen_counters[11].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[11].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[11].mst_select_q_reg[11][0]_0\ : STD_LOGIC;
  signal \^gen_counters[11].mst_select_q_reg[11]_46\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[11].overflow\ : STD_LOGIC;
  signal \gen_counters[12].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[12].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[12].mst_select_q_reg[12]_45\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[12].overflow\ : STD_LOGIC;
  signal \gen_counters[13].i_in_flight_cnt_n_2\ : STD_LOGIC;
  signal \gen_counters[13].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[13].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[13].mst_select_q_reg[13]_44\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[14].i_in_flight_cnt_n_2\ : STD_LOGIC;
  signal \gen_counters[14].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[14].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[14].mst_select_q_reg[14]_43\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[15].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[15].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[15].mst_select_q_reg[15][0]_1\ : STD_LOGIC;
  signal \^gen_counters[15].mst_select_q_reg[15]_42\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[15].overflow\ : STD_LOGIC;
  signal \gen_counters[1].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[1].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[1].mst_select_q_reg[1]_56\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[1].overflow\ : STD_LOGIC;
  signal \gen_counters[2].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[2].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[2].mst_select_q_reg[2]_55\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[2].overflow\ : STD_LOGIC;
  signal \^gen_counters[3].mst_select_q_reg[3][1]_0\ : STD_LOGIC;
  signal \^gen_counters[3].mst_select_q_reg[3]_54\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[3].overflow\ : STD_LOGIC;
  signal \gen_counters[4].i_in_flight_cnt_n_2\ : STD_LOGIC;
  signal \gen_counters[4].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[4].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[4].mst_select_q_reg[4]_53\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[5].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[5].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[5].mst_select_q_reg[5]_52\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[5].overflow\ : STD_LOGIC;
  signal \gen_counters[6].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[6].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[6].mst_select_q_reg[6]_51\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[6].overflow\ : STD_LOGIC;
  signal \gen_counters[7].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[7].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[7].mst_select_q_reg[7]_50\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[7].overflow\ : STD_LOGIC;
  signal \gen_counters[8].i_in_flight_cnt_n_2\ : STD_LOGIC;
  signal \gen_counters[8].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[8].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[8].mst_select_q_reg[8]_49\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[9].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[9].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[9].mst_select_q_reg[9]_48\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[9].overflow\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_17__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_18__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_19__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_21__0_n_0\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q_i_22__0_n_0\ : STD_LOGIC;
begin
  \gen_counters[0].mst_select_q_reg[0]_57\(1 downto 0) <= \^gen_counters[0].mst_select_q_reg[0]_57\(1 downto 0);
  \gen_counters[10].mst_select_q_reg[10]_47\(1 downto 0) <= \^gen_counters[10].mst_select_q_reg[10]_47\(1 downto 0);
  \gen_counters[11].mst_select_q_reg[11][0]_0\ <= \^gen_counters[11].mst_select_q_reg[11][0]_0\;
  \gen_counters[11].mst_select_q_reg[11]_46\(1 downto 0) <= \^gen_counters[11].mst_select_q_reg[11]_46\(1 downto 0);
  \gen_counters[12].mst_select_q_reg[12]_45\(1 downto 0) <= \^gen_counters[12].mst_select_q_reg[12]_45\(1 downto 0);
  \gen_counters[13].mst_select_q_reg[13]_44\(1 downto 0) <= \^gen_counters[13].mst_select_q_reg[13]_44\(1 downto 0);
  \gen_counters[14].mst_select_q_reg[14]_43\(1 downto 0) <= \^gen_counters[14].mst_select_q_reg[14]_43\(1 downto 0);
  \gen_counters[15].mst_select_q_reg[15][0]_1\ <= \^gen_counters[15].mst_select_q_reg[15][0]_1\;
  \gen_counters[15].mst_select_q_reg[15]_42\(1 downto 0) <= \^gen_counters[15].mst_select_q_reg[15]_42\(1 downto 0);
  \gen_counters[1].mst_select_q_reg[1]_56\(1 downto 0) <= \^gen_counters[1].mst_select_q_reg[1]_56\(1 downto 0);
  \gen_counters[2].mst_select_q_reg[2]_55\(1 downto 0) <= \^gen_counters[2].mst_select_q_reg[2]_55\(1 downto 0);
  \gen_counters[3].mst_select_q_reg[3][1]_0\ <= \^gen_counters[3].mst_select_q_reg[3][1]_0\;
  \gen_counters[3].mst_select_q_reg[3]_54\(1 downto 0) <= \^gen_counters[3].mst_select_q_reg[3]_54\(1 downto 0);
  \gen_counters[4].mst_select_q_reg[4]_53\(1 downto 0) <= \^gen_counters[4].mst_select_q_reg[4]_53\(1 downto 0);
  \gen_counters[5].mst_select_q_reg[5]_52\(1 downto 0) <= \^gen_counters[5].mst_select_q_reg[5]_52\(1 downto 0);
  \gen_counters[6].mst_select_q_reg[6]_51\(1 downto 0) <= \^gen_counters[6].mst_select_q_reg[6]_51\(1 downto 0);
  \gen_counters[7].mst_select_q_reg[7]_50\(1 downto 0) <= \^gen_counters[7].mst_select_q_reg[7]_50\(1 downto 0);
  \gen_counters[8].mst_select_q_reg[8]_49\(1 downto 0) <= \^gen_counters[8].mst_select_q_reg[8]_49\(1 downto 0);
  \gen_counters[9].mst_select_q_reg[9]_48\(1 downto 0) <= \^gen_counters[9].mst_select_q_reg[9]_48\(1 downto 0);
\gen_counters[0].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_65
     port map (
      E(0) => E(0),
      Q(2) => \gen_counters[0].overflow\,
      Q(1 downto 0) => Q(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_15\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_19\,
      \counter_q_reg[3]_0\ => \gen_counters[0].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[0].i_in_flight_cnt_n_4\,
      \counter_q_reg[3]_2\ => \counter_q_reg[3]_1\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_3\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_4\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\,
      p_0_in(0) => p_0_in(0)
    );
\gen_counters[0].mst_select_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[0].mst_select_q_reg[0][0]_0\,
      Q => \^gen_counters[0].mst_select_q_reg[0]_57\(0)
    );
\gen_counters[0].mst_select_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[0].mst_select_q_reg[0][1]_0\,
      Q => \^gen_counters[0].mst_select_q_reg[0]_57\(1)
    );
\gen_counters[10].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_66
     port map (
      Q(2) => \gen_counters[10].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_8\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_8\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_33\,
      \counter_q_reg[3]_0\ => \gen_counters[10].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[10].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_15\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[10].mst_select_q_reg[10][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[10].mst_select_q_reg[10][0]_0\,
      Q => \^gen_counters[10].mst_select_q_reg[10]_47\(0)
    );
\gen_counters[10].mst_select_q_reg[10][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[10].mst_select_q_reg[10][1]_0\,
      Q => \^gen_counters[10].mst_select_q_reg[10]_47\(1)
    );
\gen_counters[11].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_67
     port map (
      Q(2) => \gen_counters[11].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_9\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_9\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_34\,
      \counter_q_reg[3]_0\ => \gen_counters[11].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_16\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_3__0\ => \gen_counters[12].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_i_3__0_0\ => \gen_counters[4].i_in_flight_cnt_n_2\,
      \gen_demux.lock_ar_valid_q_i_3__0_1\ => \gen_counters[15].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_reg_i_24_0\ => \gen_counters[10].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_24_1\ => \gen_demux.lock_ar_valid_q_i_7_0\,
      \gen_demux.lock_ar_valid_q_reg_i_24_2\ => \gen_counters[9].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_24_3\ => \gen_demux.lock_ar_valid_q_i_7_1\,
      \gen_demux.lock_ar_valid_q_reg_i_24_4\ => \gen_counters[8].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_8\ => \gen_demux.lock_ar_valid_q_i_2__0\,
      \gen_demux.lock_ar_valid_q_reg_i_8_0\ => \gen_counters[15].i_in_flight_cnt_n_4\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\ => \gen_counters[11].i_in_flight_cnt_n_4\
    );
\gen_counters[11].mst_select_q_reg[11][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[11].mst_select_q_reg[11][0]_1\,
      Q => \^gen_counters[11].mst_select_q_reg[11]_46\(0)
    );
\gen_counters[11].mst_select_q_reg[11][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[11].mst_select_q_reg[11][1]_0\,
      Q => \^gen_counters[11].mst_select_q_reg[11]_46\(1)
    );
\gen_counters[12].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_68
     port map (
      Q(2) => \gen_counters[12].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_10\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_10\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_14\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_15\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_16\,
      \counter_q_reg[3]_0\ => \gen_counters[12].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[12].i_in_flight_cnt_n_4\,
      \counter_q_reg[3]_2\ => \counter_q_reg[3]_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[12].mst_select_q_reg[12][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[12].mst_select_q_reg[12][0]_0\,
      Q => \^gen_counters[12].mst_select_q_reg[12]_45\(0)
    );
\gen_counters[12].mst_select_q_reg[12][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[12].mst_select_q_reg[12][1]_0\,
      Q => \^gen_counters[12].mst_select_q_reg[12]_45\(1)
    );
\gen_counters[13].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_69
     port map (
      Q(1 downto 0) => \counter_q_reg[1]_11\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_11\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_17\,
      \counter_q_reg[3]_0\ => \gen_counters[13].i_in_flight_cnt_n_2\,
      \counter_q_reg[3]_1\ => \gen_counters[13].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \gen_counters[13].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_1\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_10__0\(0) => \gen_counters[2].overflow\,
      \gen_demux.lock_ar_valid_q_i_10__0_0\(0) => \gen_counters[12].overflow\,
      \gen_demux.lock_ar_valid_q_i_10__0_1\(0) => \gen_counters[0].overflow\
    );
\gen_counters[13].mst_select_q_reg[13][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[13].mst_select_q_reg[13][0]_0\,
      Q => \^gen_counters[13].mst_select_q_reg[13]_44\(0)
    );
\gen_counters[13].mst_select_q_reg[13][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[13].mst_select_q_reg[13][1]_0\,
      Q => \^gen_counters[13].mst_select_q_reg[13]_44\(1)
    );
\gen_counters[14].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_70
     port map (
      Q(1 downto 0) => \counter_q_reg[1]_12\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_12\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_18\,
      \counter_q_reg[3]_0\ => \gen_counters[14].i_in_flight_cnt_n_2\,
      \counter_q_reg[3]_1\ => \gen_counters[14].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \gen_counters[14].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_2\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_11__0\(0) => \gen_counters[10].overflow\,
      \gen_demux.lock_ar_valid_q_i_11__0_0\(0) => \gen_counters[7].overflow\,
      \gen_demux.lock_ar_valid_q_i_11__0_1\(0) => \gen_counters[1].overflow\,
      \gen_demux.lock_ar_valid_q_i_3__0\ => \gen_counters[9].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_i_3__0_0\ => \gen_counters[13].i_in_flight_cnt_n_2\,
      \gen_demux.lock_ar_valid_q_i_3__0_1\ => \gen_counters[2].i_in_flight_cnt_n_3\
    );
\gen_counters[14].mst_select_q_reg[14][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[14].mst_select_q_reg[14][0]_0\,
      Q => \^gen_counters[14].mst_select_q_reg[14]_43\(0)
    );
\gen_counters[14].mst_select_q_reg[14][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[14].mst_select_q_reg[14][1]_0\,
      Q => \^gen_counters[14].mst_select_q_reg[14]_43\(1)
    );
\gen_counters[15].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_71
     port map (
      Q(2) => \gen_counters[15].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_13\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_13\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_35\,
      \counter_q_reg[3]_0\ => \gen_counters[15].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[15].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_17\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_reg_i_24\ => \gen_counters[14].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_24_0\ => \gen_demux.lock_ar_valid_q_i_7_0\,
      \gen_demux.lock_ar_valid_q_reg_i_24_1\ => \gen_counters[13].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_24_2\ => \gen_demux.lock_ar_valid_q_i_7_1\,
      \gen_demux.lock_ar_valid_q_reg_i_24_3\ => \gen_counters[12].i_in_flight_cnt_n_4\
    );
\gen_counters[15].mst_select_q_reg[15][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[15].mst_select_q_reg[15][0]_2\,
      Q => \^gen_counters[15].mst_select_q_reg[15]_42\(0)
    );
\gen_counters[15].mst_select_q_reg[15][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[15].mst_select_q_reg[15][1]_0\,
      Q => \^gen_counters[15].mst_select_q_reg[15]_42\(1)
    );
\gen_counters[1].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_72
     port map (
      Q(2) => \gen_counters[1].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_19\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_20\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_21\,
      \counter_q_reg[3]_0\ => \gen_counters[1].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[1].i_in_flight_cnt_n_4\,
      \counter_q_reg[3]_2\ => \counter_q_reg[3]_2\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_5\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[1].mst_select_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[1].mst_select_q_reg[1][0]_0\,
      Q => \^gen_counters[1].mst_select_q_reg[1]_56\(0)
    );
\gen_counters[1].mst_select_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[1].mst_select_q_reg[1][1]_0\,
      Q => \^gen_counters[1].mst_select_q_reg[1]_56\(1)
    );
\gen_counters[2].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_73
     port map (
      Q(2) => \gen_counters[2].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_0\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_0\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_22\,
      \counter_q_reg[3]_0\ => \gen_counters[2].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[2].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_6\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[2].mst_select_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[2].mst_select_q_reg[2][0]_0\,
      Q => \^gen_counters[2].mst_select_q_reg[2]_55\(0)
    );
\gen_counters[2].mst_select_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[2].mst_select_q_reg[2][1]_0\,
      Q => \^gen_counters[2].mst_select_q_reg[2]_55\(1)
    );
\gen_counters[3].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_74
     port map (
      Q(2) => \gen_counters[3].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_1\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_1\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_23\,
      \counter_q_reg[3]_0\ => \counter_q_reg[3]\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_7\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_2__0\ => \gen_demux.lock_ar_valid_q_i_2__0_0\,
      \gen_demux.lock_ar_valid_q_i_2__0_0\ => \gen_counters[11].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_i_3__0_0\ => \gen_counters[6].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_i_3__0_1\ => \gen_counters[0].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_i_3__0_2\ => \gen_counters[8].i_in_flight_cnt_n_2\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_counters[4].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_counters[8].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_counters[14].i_in_flight_cnt_n_2\,
      \gen_demux.lock_ar_valid_q_reg_2\ => \gen_counters[11].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_reg_3\ => \gen_counters[7].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_reg_i_23_0\ => \gen_counters[2].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_23_1\ => \gen_demux.lock_ar_valid_q_i_7_0\,
      \gen_demux.lock_ar_valid_q_reg_i_23_2\ => \gen_counters[1].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_23_3\ => \gen_demux.lock_ar_valid_q_i_7_1\,
      \gen_demux.lock_ar_valid_q_reg_i_23_4\ => \gen_counters[0].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_8_0\ => \gen_demux.lock_ar_valid_q_i_2__0\,
      \gen_demux.lock_ar_valid_q_reg_i_8_1\ => \gen_counters[7].i_in_flight_cnt_n_4\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\ => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\
    );
\gen_counters[3].mst_select_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[3].mst_select_q_reg[3][0]_0\,
      Q => \^gen_counters[3].mst_select_q_reg[3]_54\(0)
    );
\gen_counters[3].mst_select_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[3].mst_select_q_reg[3][1]_1\,
      Q => \^gen_counters[3].mst_select_q_reg[3]_54\(1)
    );
\gen_counters[4].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_75
     port map (
      Q(1 downto 0) => \counter_q_reg[1]_2\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_2\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_24\,
      \counter_q_reg[3]_0\ => \gen_counters[4].i_in_flight_cnt_n_2\,
      \counter_q_reg[3]_1\ => \gen_counters[4].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \gen_counters[4].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_8\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_3__0\(0) => \gen_counters[11].overflow\,
      \gen_demux.lock_ar_valid_q_i_3__0_0\(0) => \gen_counters[5].overflow\,
      \gen_demux.lock_ar_valid_q_i_3__0_1\(0) => \gen_counters[9].overflow\,
      \gen_demux.lock_ar_valid_q_i_3__0_2\ => \gen_counters[13].i_in_flight_cnt_n_3\
    );
\gen_counters[4].mst_select_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[4].mst_select_q_reg[4][0]_0\,
      Q => \^gen_counters[4].mst_select_q_reg[4]_53\(0)
    );
\gen_counters[4].mst_select_q_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[4].mst_select_q_reg[4][1]_0\,
      Q => \^gen_counters[4].mst_select_q_reg[4]_53\(1)
    );
\gen_counters[5].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_76
     port map (
      Q(2) => \gen_counters[5].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_3\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_3\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_25\,
      \counter_q_reg[3]_0\ => \gen_counters[5].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[5].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_9\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[5].mst_select_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[5].mst_select_q_reg[5][0]_0\,
      Q => \^gen_counters[5].mst_select_q_reg[5]_52\(0)
    );
\gen_counters[5].mst_select_q_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[5].mst_select_q_reg[5][1]_0\,
      Q => \^gen_counters[5].mst_select_q_reg[5]_52\(1)
    );
\gen_counters[6].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_77
     port map (
      Q(2) => \gen_counters[6].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_4\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_4\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_26\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_27\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_28\,
      \counter_q_reg[3]_0\ => \gen_counters[6].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[6].i_in_flight_cnt_n_4\,
      \counter_q_reg[3]_2\ => \counter_q_reg[3]_3\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_10\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_11\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\
    );
\gen_counters[6].mst_select_q_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[6].mst_select_q_reg[6][0]_0\,
      Q => \^gen_counters[6].mst_select_q_reg[6]_51\(0)
    );
\gen_counters[6].mst_select_q_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[6].mst_select_q_reg[6][1]_0\,
      Q => \^gen_counters[6].mst_select_q_reg[6]_51\(1)
    );
\gen_counters[7].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_78
     port map (
      Q(2) => \gen_counters[7].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_5\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_5\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_29\,
      \counter_q_reg[3]_0\ => \gen_counters[7].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[7].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_12\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_3__0\ => \gen_counters[5].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_i_3__0_0\ => \gen_counters[1].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_i_3__0_1\ => \gen_counters[10].i_in_flight_cnt_n_3\,
      \gen_demux.lock_ar_valid_q_reg_i_23\ => \gen_counters[6].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_23_0\ => \gen_demux.lock_ar_valid_q_i_7_0\,
      \gen_demux.lock_ar_valid_q_reg_i_23_1\ => \gen_counters[5].i_in_flight_cnt_n_4\,
      \gen_demux.lock_ar_valid_q_reg_i_23_2\ => \gen_demux.lock_ar_valid_q_i_7_1\,
      \gen_demux.lock_ar_valid_q_reg_i_23_3\ => \gen_counters[4].i_in_flight_cnt_n_4\
    );
\gen_counters[7].mst_select_q_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[7].mst_select_q_reg[7][0]_0\,
      Q => \^gen_counters[7].mst_select_q_reg[7]_50\(0)
    );
\gen_counters[7].mst_select_q_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[7].mst_select_q_reg[7][1]_1\,
      Q => \^gen_counters[7].mst_select_q_reg[7]_50\(1)
    );
\gen_counters[8].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_79
     port map (
      Q(1 downto 0) => \counter_q_reg[1]_6\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_6\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_30\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_15\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_31\,
      \counter_q_reg[3]_0\ => \gen_counters[8].i_in_flight_cnt_n_2\,
      \counter_q_reg[3]_1\ => \gen_counters[8].i_in_flight_cnt_n_4\,
      \counter_q_reg[3]_2\ => \counter_q_reg[3]_4\,
      \counter_q_reg[4]_0\ => \gen_counters[8].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_13\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\,
      \gen_demux.lock_ar_valid_q_i_3__0\(0) => \gen_counters[15].overflow\,
      \gen_demux.lock_ar_valid_q_i_3__0_0\(0) => \gen_counters[3].overflow\,
      \gen_demux.lock_ar_valid_q_i_3__0_1\(0) => \gen_counters[6].overflow\,
      \gen_demux.lock_ar_valid_q_i_3__0_2\ => \gen_counters[14].i_in_flight_cnt_n_3\
    );
\gen_counters[8].mst_select_q_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[8].mst_select_q_reg[8][0]_0\,
      Q => \^gen_counters[8].mst_select_q_reg[8]_49\(0)
    );
\gen_counters[8].mst_select_q_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[8].mst_select_q_reg[8][1]_0\,
      Q => \^gen_counters[8].mst_select_q_reg[8]_49\(1)
    );
\gen_counters[9].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_80
     port map (
      Q(2) => \gen_counters[9].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_7\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_7\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_32\,
      \counter_q_reg[3]_0\ => \gen_counters[9].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[9].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_14\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\
    );
\gen_counters[9].mst_select_q_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[9].mst_select_q_reg[9][0]_0\,
      Q => \^gen_counters[9].mst_select_q_reg[9]_48\(0)
    );
\gen_counters[9].mst_select_q_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[9].mst_select_q_reg[9][1]_0\,
      Q => \^gen_counters[9].mst_select_q_reg[9]_48\(1)
    );
\gen_demux.lock_ar_valid_q_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[15].mst_select_q_reg[15]_42\(0),
      I1 => \^gen_counters[14].mst_select_q_reg[14]_43\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[13].mst_select_q_reg[13]_44\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[12].mst_select_q_reg[12]_45\(0),
      O => \^gen_counters[15].mst_select_q_reg[15][0]_1\
    );
\gen_demux.lock_ar_valid_q_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[11].mst_select_q_reg[11]_46\(0),
      I1 => \^gen_counters[10].mst_select_q_reg[10]_47\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[9].mst_select_q_reg[9]_48\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[8].mst_select_q_reg[8]_49\(0),
      O => \^gen_counters[11].mst_select_q_reg[11][0]_0\
    );
\gen_demux.lock_ar_valid_q_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[7].mst_select_q_reg[7]_50\(0),
      I1 => \^gen_counters[6].mst_select_q_reg[6]_51\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[5].mst_select_q_reg[5]_52\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[4].mst_select_q_reg[4]_53\(0),
      O => \gen_demux.lock_ar_valid_q_i_17__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[3].mst_select_q_reg[3]_54\(0),
      I1 => \^gen_counters[2].mst_select_q_reg[2]_55\(0),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[1].mst_select_q_reg[1]_56\(0),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[0].mst_select_q_reg[0]_57\(0),
      O => \gen_demux.lock_ar_valid_q_i_18__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[7].mst_select_q_reg[7]_50\(1),
      I1 => \^gen_counters[6].mst_select_q_reg[6]_51\(1),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[5].mst_select_q_reg[5]_52\(1),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[4].mst_select_q_reg[4]_53\(1),
      O => \gen_demux.lock_ar_valid_q_i_19__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[3].mst_select_q_reg[3]_54\(1),
      I1 => \^gen_counters[2].mst_select_q_reg[2]_55\(1),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[1].mst_select_q_reg[1]_56\(1),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[0].mst_select_q_reg[0]_57\(1),
      O => \^gen_counters[3].mst_select_q_reg[3][1]_0\
    );
\gen_demux.lock_ar_valid_q_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[11].mst_select_q_reg[11]_46\(1),
      I1 => \^gen_counters[10].mst_select_q_reg[10]_47\(1),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[9].mst_select_q_reg[9]_48\(1),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[8].mst_select_q_reg[8]_49\(1),
      O => \gen_demux.lock_ar_valid_q_i_21__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_counters[15].mst_select_q_reg[15]_42\(1),
      I1 => \^gen_counters[14].mst_select_q_reg[14]_43\(1),
      I2 => \gen_demux.lock_ar_valid_q_i_7_0\,
      I3 => \^gen_counters[13].mst_select_q_reg[13]_44\(1),
      I4 => \gen_demux.lock_ar_valid_q_i_7_1\,
      I5 => \^gen_counters[12].mst_select_q_reg[12]_45\(1),
      O => \gen_demux.lock_ar_valid_q_i_22__0_n_0\
    );
\gen_demux.lock_ar_valid_q_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_counters[15].mst_select_q_reg[15][0]_1\,
      I1 => \^gen_counters[11].mst_select_q_reg[11][0]_0\,
      I2 => \gen_demux.lock_ar_valid_q_i_2__0_0\,
      I3 => \gen_demux.lock_ar_valid_q_i_17__0_n_0\,
      I4 => \gen_demux.lock_ar_valid_q_i_2__0\,
      I5 => \gen_demux.lock_ar_valid_q_i_18__0_n_0\,
      O => \gen_counters[15].mst_select_q_reg[15][0]_0\
    );
\gen_demux.lock_ar_valid_q_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00530F53F053FF53"
    )
        port map (
      I0 => \gen_demux.lock_ar_valid_q_i_19__0_n_0\,
      I1 => \^gen_counters[3].mst_select_q_reg[3][1]_0\,
      I2 => \gen_demux.lock_ar_valid_q_i_2__0\,
      I3 => \gen_demux.lock_ar_valid_q_i_2__0_0\,
      I4 => \gen_demux.lock_ar_valid_q_i_21__0_n_0\,
      I5 => \gen_demux.lock_ar_valid_q_i_22__0_n_0\,
      O => \gen_counters[7].mst_select_q_reg[7][1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_44 is
  port (
    \gen_counters[15].mst_select_q_reg[15]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[14].mst_select_q_reg[14]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[13].mst_select_q_reg[13]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[12].mst_select_q_reg[12]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[11].mst_select_q_reg[11]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[10].mst_select_q_reg[10]_21\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[9].mst_select_q_reg[9]_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[8].mst_select_q_reg[8]_23\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[7].mst_select_q_reg[7]_24\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_25\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[5].mst_select_q_reg[5]_26\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[4].mst_select_q_reg[4]_27\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_30\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_31\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_q_reg[1]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_aw_valid_q_reg\ : out STD_LOGIC;
    \counter_q_reg[3]\ : out STD_LOGIC;
    \counter_q_reg[4]\ : out STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]_0\ : out STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][2]\ : out STD_LOGIC;
    \counter_q_reg[3]_0\ : out STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][1]_0\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \gen_counters[15].mst_select_q_reg[15][0]_1\ : in STD_LOGIC;
    \gen_counters[14].mst_select_q_reg[14][1]_0\ : in STD_LOGIC;
    \gen_counters[14].mst_select_q_reg[14][0]_0\ : in STD_LOGIC;
    \gen_counters[13].mst_select_q_reg[13][1]_0\ : in STD_LOGIC;
    \gen_counters[13].mst_select_q_reg[13][0]_0\ : in STD_LOGIC;
    \gen_counters[12].mst_select_q_reg[12][1]_0\ : in STD_LOGIC;
    \gen_counters[12].mst_select_q_reg[12][0]_0\ : in STD_LOGIC;
    \gen_counters[11].mst_select_q_reg[11][1]_0\ : in STD_LOGIC;
    \gen_counters[11].mst_select_q_reg[11][0]_0\ : in STD_LOGIC;
    \gen_counters[10].mst_select_q_reg[10][1]_0\ : in STD_LOGIC;
    \gen_counters[10].mst_select_q_reg[10][0]_0\ : in STD_LOGIC;
    \gen_counters[9].mst_select_q_reg[9][1]_0\ : in STD_LOGIC;
    \gen_counters[9].mst_select_q_reg[9][0]_0\ : in STD_LOGIC;
    \gen_counters[8].mst_select_q_reg[8][1]_0\ : in STD_LOGIC;
    \gen_counters[8].mst_select_q_reg[8][0]_0\ : in STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]_1\ : in STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][0]_0\ : in STD_LOGIC;
    \gen_counters[6].mst_select_q_reg[6][1]_0\ : in STD_LOGIC;
    \gen_counters[6].mst_select_q_reg[6][0]_0\ : in STD_LOGIC;
    \gen_counters[5].mst_select_q_reg[5][1]_0\ : in STD_LOGIC;
    \gen_counters[5].mst_select_q_reg[5][0]_0\ : in STD_LOGIC;
    \gen_counters[4].mst_select_q_reg[4][1]_0\ : in STD_LOGIC;
    \gen_counters[4].mst_select_q_reg[4][0]_0\ : in STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][1]_0\ : in STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][0]_0\ : in STD_LOGIC;
    \gen_counters[2].mst_select_q_reg[2][1]_0\ : in STD_LOGIC;
    \gen_counters[2].mst_select_q_reg[2][0]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][1]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][1]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_14\ : in STD_LOGIC;
    \counter_q_reg[1]_15\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_16\ : in STD_LOGIC;
    \counter_q_reg[1]_17\ : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_3\ : in STD_LOGIC;
    \counter_q_reg[1]_18\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_4\ : in STD_LOGIC;
    \counter_q_reg[4]_5\ : in STD_LOGIC;
    \counter_q_reg[4]_6\ : in STD_LOGIC;
    \counter_q_reg[1]_19\ : in STD_LOGIC;
    \counter_q_reg[4]_7\ : in STD_LOGIC;
    \counter_q_reg[1]_20\ : in STD_LOGIC;
    \counter_q_reg[4]_8\ : in STD_LOGIC;
    \counter_q_reg[1]_21\ : in STD_LOGIC;
    \counter_q_reg[4]_9\ : in STD_LOGIC;
    \counter_q_reg[1]_22\ : in STD_LOGIC;
    \counter_q_reg[4]_10\ : in STD_LOGIC;
    \counter_q_reg[1]_23\ : in STD_LOGIC;
    \counter_q_reg[4]_11\ : in STD_LOGIC;
    \counter_q_reg[1]_24\ : in STD_LOGIC;
    \counter_q_reg[4]_12\ : in STD_LOGIC;
    \counter_q_reg[1]_25\ : in STD_LOGIC;
    \counter_q_reg[4]_13\ : in STD_LOGIC;
    \counter_q_reg[1]_26\ : in STD_LOGIC;
    \counter_q_reg[4]_14\ : in STD_LOGIC;
    \counter_q_reg[1]_27\ : in STD_LOGIC;
    \counter_q_reg[4]_15\ : in STD_LOGIC;
    \counter_q_reg[1]_28\ : in STD_LOGIC;
    \counter_q_reg[4]_16\ : in STD_LOGIC;
    \counter_q_reg[1]_29\ : in STD_LOGIC;
    \counter_q_reg[4]_17\ : in STD_LOGIC;
    \counter_q_reg[4]_18\ : in STD_LOGIC;
    \counter_q_reg[1]_30\ : in STD_LOGIC;
    \counter_q_reg[4]_19\ : in STD_LOGIC;
    o_lsu_wready_INST_0_i_6 : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_4\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_4_0\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_8\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q_i_8_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_44 : entity is "axi_demux_id_counters";
end BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_44;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_44 is
  signal \gen_counters[0].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \gen_counters[0].i_in_flight_cnt_n_7\ : STD_LOGIC;
  signal \^gen_counters[0].mst_select_q_reg[0]_31\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[0].overflow\ : STD_LOGIC;
  signal \gen_counters[10].i_in_flight_cnt_n_5\ : STD_LOGIC;
  signal \^gen_counters[10].mst_select_q_reg[10]_21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[10].overflow\ : STD_LOGIC;
  signal \gen_counters[11].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[11].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[11].mst_select_q_reg[11]_20\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[11].overflow\ : STD_LOGIC;
  signal \gen_counters[12].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[12].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[12].mst_select_q_reg[12]_19\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[12].overflow\ : STD_LOGIC;
  signal \gen_counters[13].i_in_flight_cnt_n_2\ : STD_LOGIC;
  signal \gen_counters[13].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[13].mst_select_q_reg[13]_18\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[14].i_in_flight_cnt_n_2\ : STD_LOGIC;
  signal \gen_counters[14].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[14].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[14].mst_select_q_reg[14]_17\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[15].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \^gen_counters[15].mst_select_q_reg[15]_16\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[15].overflow\ : STD_LOGIC;
  signal \gen_counters[1].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[1].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[1].mst_select_q_reg[1]_30\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[1].overflow\ : STD_LOGIC;
  signal \gen_counters[2].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[2].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[2].mst_select_q_reg[2]_29\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[2].overflow\ : STD_LOGIC;
  signal \gen_counters[3].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[3].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[3].mst_select_q_reg[3]_28\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[3].overflow\ : STD_LOGIC;
  signal \gen_counters[4].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[4].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[4].mst_select_q_reg[4]_27\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[4].overflow\ : STD_LOGIC;
  signal \gen_counters[5].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[5].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[5].mst_select_q_reg[5]_26\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[5].overflow\ : STD_LOGIC;
  signal \gen_counters[6].i_in_flight_cnt_n_2\ : STD_LOGIC;
  signal \gen_counters[6].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \^gen_counters[6].mst_select_q_reg[6]_25\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[7].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[7].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[7].mst_select_q_reg[7]_24\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[7].overflow\ : STD_LOGIC;
  signal \gen_counters[8].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[8].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[8].mst_select_q_reg[8]_23\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[8].overflow\ : STD_LOGIC;
  signal \gen_counters[9].i_in_flight_cnt_n_3\ : STD_LOGIC;
  signal \gen_counters[9].i_in_flight_cnt_n_4\ : STD_LOGIC;
  signal \^gen_counters[9].mst_select_q_reg[9]_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[9].overflow\ : STD_LOGIC;
begin
  \gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0) <= \^gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0);
  \gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0) <= \^gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0);
  \gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0) <= \^gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0);
  \gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0) <= \^gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0);
  \gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0) <= \^gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0);
  \gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0) <= \^gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0);
  \gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0) <= \^gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0);
  \gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0) <= \^gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0);
  \gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0) <= \^gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0);
  \gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0) <= \^gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0);
  \gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0) <= \^gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0);
  \gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0) <= \^gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0);
  \gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0) <= \^gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0);
  \gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0) <= \^gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0);
  \gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0) <= \^gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0);
  \gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0) <= \^gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0);
\gen_counters[0].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_49
     port map (
      E(0) => E(0),
      Q(3) => \gen_counters[0].overflow\,
      Q(2 downto 0) => Q(2 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\ => \gen_counters[0].i_in_flight_cnt_n_4\,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_18\,
      \counter_q_reg[3]_0\ => \gen_counters[0].i_in_flight_cnt_n_7\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_4\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_5\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]_6\,
      \counter_q_reg[4]_3\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4\ => \gen_counters[15].i_in_flight_cnt_n_3\,
      \gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0) => \^gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0),
      \gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0) => \^gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0),
      \gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0) => \^gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0),
      \gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0) => \^gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0),
      \gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0) => \^gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0),
      \gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0) => \^gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0),
      \gen_counters[15].mst_select_q_reg[15][0]\ => \gen_counters[15].mst_select_q_reg[15][0]_0\,
      \gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0) => \^gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0) => \^gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0) => \^gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0) => \^gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0) => \^gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0) => \^gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0) => \^gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7][1]\ => \gen_counters[7].mst_select_q_reg[7][1]_0\,
      \gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0) => \^gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0),
      \gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0) => \^gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0),
      \gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0) => \^gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0),
      \gen_demux.lock_aw_valid_q_i_4\ => \gen_demux.lock_aw_valid_q_i_4\,
      \gen_demux.lock_aw_valid_q_i_4_0\ => \gen_demux.lock_aw_valid_q_i_4_0\,
      \gen_demux.lock_aw_valid_q_i_8_0\ => \gen_demux.lock_aw_valid_q_i_8\,
      \gen_demux.lock_aw_valid_q_i_8_1\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      p_0_in(0) => p_0_in(0)
    );
\gen_counters[0].mst_select_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[0].mst_select_q_reg[0][0]_0\,
      Q => \^gen_counters[0].mst_select_q_reg[0]_31\(0)
    );
\gen_counters[0].mst_select_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[0].mst_select_q_reg[0][1]_0\,
      Q => \^gen_counters[0].mst_select_q_reg[0]_31\(1)
    );
\gen_counters[10].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_50
     port map (
      Q(2) => \gen_counters[10].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_8\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_8\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_24\,
      \counter_q_reg[3]_0\ => \counter_q_reg[3]\,
      \counter_q_reg[3]_1\ => \gen_counters[10].i_in_flight_cnt_n_5\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_12\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ => \gen_counters[11].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_1\ => \gen_counters[0].i_in_flight_cnt_n_4\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_counters[14].i_in_flight_cnt_n_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ => \gen_counters[12].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\ => \gen_counters[2].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.lock_aw_valid_q_reg\ => \gen_demux.lock_aw_valid_q_reg\,
      o_lsu_wready_INST_0_i_6 => o_lsu_wready_INST_0_i_6
    );
\gen_counters[10].mst_select_q_reg[10][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[10].mst_select_q_reg[10][0]_0\,
      Q => \^gen_counters[10].mst_select_q_reg[10]_21\(0)
    );
\gen_counters[10].mst_select_q_reg[10][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[10].mst_select_q_reg[10][1]_0\,
      Q => \^gen_counters[10].mst_select_q_reg[10]_21\(1)
    );
\gen_counters[11].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_51
     port map (
      Q(2) => \gen_counters[11].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_9\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_9\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_23\,
      \counter_q_reg[3]_0\ => \gen_counters[11].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[11].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_11\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_demux.lock_aw_valid_q_i_5\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      \gen_demux.lock_aw_valid_q_i_5_0\ => \gen_counters[10].i_in_flight_cnt_n_5\
    );
\gen_counters[11].mst_select_q_reg[11][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[11].mst_select_q_reg[11][0]_0\,
      Q => \^gen_counters[11].mst_select_q_reg[11]_20\(0)
    );
\gen_counters[11].mst_select_q_reg[11][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[11].mst_select_q_reg[11][1]_0\,
      Q => \^gen_counters[11].mst_select_q_reg[11]_20\(1)
    );
\gen_counters[12].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_52
     port map (
      Q(2) => \gen_counters[12].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_10\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_10\(0),
      \counter_q_reg[1]_0\ => \gen_counters[12].i_in_flight_cnt_n_3\,
      \counter_q_reg[1]_1\ => \gen_counters[12].i_in_flight_cnt_n_4\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_22\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_10\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ => \gen_counters[8].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ => \gen_counters[6].i_in_flight_cnt_n_2\
    );
\gen_counters[12].mst_select_q_reg[12][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[12].mst_select_q_reg[12][0]_0\,
      Q => \^gen_counters[12].mst_select_q_reg[12]_19\(0)
    );
\gen_counters[12].mst_select_q_reg[12][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[12].mst_select_q_reg[12][1]_0\,
      Q => \^gen_counters[12].mst_select_q_reg[12]_19\(1)
    );
\gen_counters[13].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_53
     port map (
      Q(1 downto 0) => \counter_q_reg[1]_11\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\ => \gen_counters[13].i_in_flight_cnt_n_2\,
      \counter_q_reg[0]_1\(0) => \counter_q_reg[0]_11\(0),
      \counter_q_reg[1]_0\ => \gen_counters[13].i_in_flight_cnt_n_4\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_16\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_17\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_2\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]_3\,
      \counter_q_reg[4]_3\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_0\(0) => \gen_counters[9].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_1\(0) => \gen_counters[11].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_2\(0) => \gen_counters[8].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_5\ => \gen_counters[4].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8\(0) => \gen_counters[3].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_0\(0) => \gen_counters[0].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_1\(0) => \gen_counters[4].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_2\(0) => \gen_counters[2].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_8_3\ => \gen_counters[6].i_in_flight_cnt_n_3\,
      \gen_demux.lock_aw_valid_q_i_5\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      \gen_demux.lock_aw_valid_q_i_5_0\ => \gen_counters[12].i_in_flight_cnt_n_4\
    );
\gen_counters[13].mst_select_q_reg[13][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[13].mst_select_q_reg[13][0]_0\,
      Q => \^gen_counters[13].mst_select_q_reg[13]_18\(0)
    );
\gen_counters[13].mst_select_q_reg[13][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[13].mst_select_q_reg[13][1]_0\,
      Q => \^gen_counters[13].mst_select_q_reg[13]_18\(1)
    );
\gen_counters[14].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_54
     port map (
      Q(1 downto 0) => \counter_q_reg[1]_12\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_12\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_21\,
      \counter_q_reg[3]_0\ => \gen_counters[14].i_in_flight_cnt_n_2\,
      \counter_q_reg[3]_1\ => \gen_counters[14].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \gen_counters[14].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_9\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23\(0) => \gen_counters[10].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23_0\(0) => \gen_counters[12].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_23_1\(0) => \gen_counters[1].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ => \gen_counters[7].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ => \gen_counters[13].i_in_flight_cnt_n_2\
    );
\gen_counters[14].mst_select_q_reg[14][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[14].mst_select_q_reg[14][0]_0\,
      Q => \^gen_counters[14].mst_select_q_reg[14]_17\(0)
    );
\gen_counters[14].mst_select_q_reg[14][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[14].mst_select_q_reg[14][1]_0\,
      Q => \^gen_counters[14].mst_select_q_reg[14]_17\(1)
    );
\gen_counters[15].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_55
     port map (
      Q(2) => \gen_counters[15].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_13\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_13\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_20\,
      \counter_q_reg[3]_0\ => \gen_counters[15].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \counter_q_reg[3]_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_8\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_demux.lock_aw_valid_q_i_2\ => \gen_counters[13].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_i_2_0\ => \gen_demux.lock_aw_valid_q_i_4\,
      \gen_demux.lock_aw_valid_q_i_2_1\ => \gen_counters[11].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_i_2_2\ => \gen_demux.lock_aw_valid_q_i_8\,
      \gen_demux.lock_aw_valid_q_i_2_3\ => \gen_counters[9].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_i_5_0\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      \gen_demux.lock_aw_valid_q_i_5_1\ => \gen_counters[14].i_in_flight_cnt_n_4\
    );
\gen_counters[15].mst_select_q_reg[15][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[15].mst_select_q_reg[15][0]_1\,
      Q => \^gen_counters[15].mst_select_q_reg[15]_16\(0)
    );
\gen_counters[15].mst_select_q_reg[15][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[15].mst_select_q_reg[15][1]_0\,
      Q => \^gen_counters[15].mst_select_q_reg[15]_16\(1)
    );
\gen_counters[1].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_56
     port map (
      Q(2) => \gen_counters[1].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_15\,
      \counter_q_reg[3]_0\ => \gen_counters[1].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[1].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_1\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_demux.lock_aw_valid_q_i_6\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      \gen_demux.lock_aw_valid_q_i_6_0\ => \gen_counters[0].i_in_flight_cnt_n_7\
    );
\gen_counters[1].mst_select_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[1].mst_select_q_reg[1][0]_0\,
      Q => \^gen_counters[1].mst_select_q_reg[1]_30\(0)
    );
\gen_counters[1].mst_select_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[1].mst_select_q_reg[1][1]_0\,
      Q => \^gen_counters[1].mst_select_q_reg[1]_30\(1)
    );
\gen_counters[2].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_57
     port map (
      Q(2) => \gen_counters[2].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_0\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_0\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_30\,
      \counter_q_reg[3]_0\ => \gen_counters[2].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[2].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_19\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ => \gen_counters[5].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3_0\ => \gen_counters[3].i_in_flight_cnt_n_3\
    );
\gen_counters[2].mst_select_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[2].mst_select_q_reg[2][0]_0\,
      Q => \^gen_counters[2].mst_select_q_reg[2]_29\(0)
    );
\gen_counters[2].mst_select_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[2].mst_select_q_reg[2][1]_0\,
      Q => \^gen_counters[2].mst_select_q_reg[2]_29\(1)
    );
\gen_counters[3].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_58
     port map (
      Q(2) => \gen_counters[3].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_1\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_1\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_14\,
      \counter_q_reg[2]_0\ => \gen_counters[3].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_0\ => \gen_counters[3].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_18\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_7\ => \gen_counters[9].i_in_flight_cnt_n_3\,
      \gen_demux.lock_aw_valid_q_i_6\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      \gen_demux.lock_aw_valid_q_i_6_0\ => \gen_counters[2].i_in_flight_cnt_n_4\
    );
\gen_counters[3].mst_select_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[3].mst_select_q_reg[3][0]_0\,
      Q => \^gen_counters[3].mst_select_q_reg[3]_28\(0)
    );
\gen_counters[3].mst_select_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[3].mst_select_q_reg[3][1]_0\,
      Q => \^gen_counters[3].mst_select_q_reg[3]_28\(1)
    );
\gen_counters[4].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_59
     port map (
      Q(2) => \gen_counters[4].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_2\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_2\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_29\,
      \counter_q_reg[3]_0\ => \gen_counters[4].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[4].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_17\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\
    );
\gen_counters[4].mst_select_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[4].mst_select_q_reg[4][0]_0\,
      Q => \^gen_counters[4].mst_select_q_reg[4]_27\(0)
    );
\gen_counters[4].mst_select_q_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[4].mst_select_q_reg[4][1]_0\,
      Q => \^gen_counters[4].mst_select_q_reg[4]_27\(1)
    );
\gen_counters[5].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_60
     port map (
      Q(2) => \gen_counters[5].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_3\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_3\(0),
      \counter_q_reg[1]_0\ => \gen_counters[5].i_in_flight_cnt_n_3\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_28\,
      \counter_q_reg[3]_0\ => \gen_counters[5].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_16\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\
    );
\gen_counters[5].mst_select_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[5].mst_select_q_reg[5][0]_0\,
      Q => \^gen_counters[5].mst_select_q_reg[5]_26\(0)
    );
\gen_counters[5].mst_select_q_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[5].mst_select_q_reg[5][1]_0\,
      Q => \^gen_counters[5].mst_select_q_reg[5]_26\(1)
    );
\gen_counters[6].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_61
     port map (
      Q(1 downto 0) => \counter_q_reg[1]_4\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\ => \gen_counters[6].i_in_flight_cnt_n_2\,
      \counter_q_reg[0]_1\(0) => \counter_q_reg[0]_4\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_27\,
      \counter_q_reg[4]_0\ => \gen_counters[6].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_15\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17\(0) => \gen_counters[7].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_0\(0) => \gen_counters[5].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_1\(0) => \gen_counters[15].overflow\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_17_2\ => \gen_counters[14].i_in_flight_cnt_n_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_6\ => \gen_counters[1].i_in_flight_cnt_n_3\,
      \gen_demux.lock_aw_valid_q_i_2\ => \gen_demux.lock_aw_valid_q_i_4\,
      \gen_demux.lock_aw_valid_q_i_2_0\ => \gen_counters[1].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_i_2_1\ => \gen_counters[3].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_i_6_0\ => \gen_demux.lock_aw_valid_q_i_8\,
      \gen_demux.lock_aw_valid_q_i_6_1\ => \gen_counters[7].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_i_6_2\ => \gen_counters[5].i_in_flight_cnt_n_4\,
      \gen_demux.lock_aw_valid_q_i_6_3\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      \gen_demux.lock_aw_valid_q_i_6_4\ => \gen_counters[4].i_in_flight_cnt_n_4\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][2]\ => \gen_spill_reg.b_data_q_reg[aw_chan][id][2]\
    );
\gen_counters[6].mst_select_q_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[6].mst_select_q_reg[6][0]_0\,
      Q => \^gen_counters[6].mst_select_q_reg[6]_25\(0)
    );
\gen_counters[6].mst_select_q_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[6].mst_select_q_reg[6][1]_0\,
      Q => \^gen_counters[6].mst_select_q_reg[6]_25\(1)
    );
\gen_counters[7].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_62
     port map (
      Q(2) => \gen_counters[7].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_5\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_5\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_26\,
      \counter_q_reg[3]_0\ => \gen_counters[7].i_in_flight_cnt_n_3\,
      \counter_q_reg[3]_1\ => \gen_counters[7].i_in_flight_cnt_n_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_14\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\
    );
\gen_counters[7].mst_select_q_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[7].mst_select_q_reg[7][0]_0\,
      Q => \^gen_counters[7].mst_select_q_reg[7]_24\(0)
    );
\gen_counters[7].mst_select_q_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[7].mst_select_q_reg[7][1]_1\,
      Q => \^gen_counters[7].mst_select_q_reg[7]_24\(1)
    );
\gen_counters[8].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_63
     port map (
      Q(2) => \gen_counters[8].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_6\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_6\(0),
      \counter_q_reg[1]_0\ => \gen_counters[8].i_in_flight_cnt_n_4\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_25\,
      \counter_q_reg[3]_0\ => \gen_counters[8].i_in_flight_cnt_n_3\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_13\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\
    );
\gen_counters[8].mst_select_q_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[8].mst_select_q_reg[8][0]_0\,
      Q => \^gen_counters[8].mst_select_q_reg[8]_23\(0)
    );
\gen_counters[8].mst_select_q_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[8].mst_select_q_reg[8][1]_0\,
      Q => \^gen_counters[8].mst_select_q_reg[8]_23\(1)
    );
\gen_counters[9].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_64
     port map (
      Q(2) => \gen_counters[9].overflow\,
      Q(1 downto 0) => \counter_q_reg[1]_7\(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_7\(0),
      \counter_q_reg[1]_0\ => \gen_counters[9].i_in_flight_cnt_n_3\,
      \counter_q_reg[1]_1\ => \gen_counters[9].i_in_flight_cnt_n_4\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_19\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_7\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_0\,
      \gen_demux.lock_aw_valid_q_i_5\ => \gen_demux.lock_aw_valid_q_i_8_0\,
      \gen_demux.lock_aw_valid_q_i_5_0\ => \gen_counters[8].i_in_flight_cnt_n_4\
    );
\gen_counters[9].mst_select_q_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[9].mst_select_q_reg[9][0]_0\,
      Q => \^gen_counters[9].mst_select_q_reg[9]_22\(0)
    );
\gen_counters[9].mst_select_q_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]_0\,
      D => \gen_counters[9].mst_select_q_reg[9][1]_0\,
      Q => \^gen_counters[9].mst_select_q_reg[9]_22\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_5 is
  port (
    \gen_counters[1].mst_select_q_reg[1]_58\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_59\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.aw_valid35_in\ : out STD_LOGIC;
    \gen_demux.aw_valid1\ : out STD_LOGIC;
    \counter_q_reg[1]\ : out STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][1]_0\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][1]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_q\ : in STD_LOGIC;
    \gen_demux.lock_aw_valid_d0\ : in STD_LOGIC;
    \slv_reqs[2][2][aw][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.w_fifo_full\ : in STD_LOGIC;
    \gen_demux.ar_id_cnt_full\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_5 : entity is "axi_demux_id_counters";
end BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_5;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_5 is
  signal \cnt_full__15\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \gen_counters[0].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[10].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[12].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[14].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[4].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[6].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[8].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal occupied : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gen_counters[0].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter
     port map (
      E(0) => E(0),
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(1),
      \counter_q_reg[1]_0\ => \gen_counters[0].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]\,
      occupied(0) => occupied(0),
      p_0_in(0) => p_0_in(0)
    );
\gen_counters[0].mst_select_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[0].mst_select_q_reg[0][0]_0\,
      Q => \gen_counters[0].mst_select_q_reg[0]_59\(0)
    );
\gen_counters[0].mst_select_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[0].mst_select_q_reg[0][1]_0\,
      Q => \gen_counters[0].mst_select_q_reg[0]_59\(1)
    );
\gen_counters[10].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_6
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(11),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_8\(0),
      \counter_q_reg[1]_0\ => \gen_counters[10].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \gen_spill_reg.b_full_q_i_4__2\ => \gen_counters[8].i_in_flight_cnt_n_0\,
      \gen_spill_reg.b_full_q_i_4__2_0\ => \gen_counters[14].i_in_flight_cnt_n_0\,
      \gen_spill_reg.b_full_q_i_4__2_1\ => \gen_counters[12].i_in_flight_cnt_n_0\
    );
\gen_counters[11].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_7
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(11),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_9\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[12].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_8
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(13),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_10\(0),
      \counter_q_reg[1]_0\ => \gen_counters[12].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[13].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_9
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(13),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_11\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[14].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_10
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(15),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_12\(0),
      \counter_q_reg[1]_0\ => \gen_counters[14].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[15].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_11
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(15),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_13\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[1].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_12
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(1),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]\(0),
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_1\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_1\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_2\,
      \counter_q_reg[4]_2\ => \counter_q_reg[4]\,
      occupied(0) => occupied(0),
      \slv_reqs[2][2][aw][id]\(0) => \slv_reqs[2][2][aw][id]\(0)
    );
\gen_counters[1].mst_select_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[1].mst_select_q_reg[1][0]_0\,
      Q => \gen_counters[1].mst_select_q_reg[1]_58\(0)
    );
\gen_counters[1].mst_select_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[4]\,
      D => \gen_counters[1].mst_select_q_reg[1][1]_0\,
      Q => \gen_counters[1].mst_select_q_reg[1]_58\(1)
    );
\gen_counters[2].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_13
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(3),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_0\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.aw_valid1\ => \gen_demux.aw_valid1\,
      \gen_demux.aw_valid35_in\ => \gen_demux.aw_valid35_in\,
      \gen_demux.lock_aw_valid_d0\ => \gen_demux.lock_aw_valid_d0\,
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.w_fifo_full\ => \gen_demux.w_fifo_full\,
      \gen_spill_reg.b_full_q_i_4__2_0\ => \gen_counters[0].i_in_flight_cnt_n_0\,
      \gen_spill_reg.b_full_q_i_4__2_1\ => \gen_counters[6].i_in_flight_cnt_n_0\,
      \gen_spill_reg.b_full_q_i_4__2_2\ => \gen_counters[4].i_in_flight_cnt_n_0\,
      \gen_spill_reg.b_full_q_reg\ => \gen_counters[10].i_in_flight_cnt_n_0\
    );
\gen_counters[3].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_14
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(3),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_1\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[4].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_15
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(5),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_2\(0),
      \counter_q_reg[1]_0\ => \gen_counters[4].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[5].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_16
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(5),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_3\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[6].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_17
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(7),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_4\(0),
      \counter_q_reg[1]_0\ => \gen_counters[6].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[7].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_18
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(7),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_5\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[8].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_19
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(9),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_6\(0),
      \counter_q_reg[1]_0\ => \gen_counters[8].i_in_flight_cnt_n_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
\gen_counters[9].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_20
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(9),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_7\(0),
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_84 is
  port (
    \gen_counters[7].mst_select_q_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[6].mst_select_q_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[5].mst_select_q_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[4].mst_select_q_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[3].mst_select_q_reg[3]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[2].mst_select_q_reg[2]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[1].mst_select_q_reg[1]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_counters[0].mst_select_q_reg[0]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_ar_valid_q_reg\ : out STD_LOGIC;
    \gen_demux.ar_id_cnt_full\ : out STD_LOGIC;
    \gen_demux.ar_valid34_in\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\ : out STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][1]_0\ : out STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]_0\ : out STD_LOGIC;
    \counter_q_reg[1]\ : out STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][1]_1\ : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    \gen_counters[7].mst_select_q_reg[7][0]_0\ : in STD_LOGIC;
    \gen_counters[6].mst_select_q_reg[6][1]_0\ : in STD_LOGIC;
    \gen_counters[6].mst_select_q_reg[6][0]_0\ : in STD_LOGIC;
    \gen_counters[5].mst_select_q_reg[5][1]_0\ : in STD_LOGIC;
    \gen_counters[5].mst_select_q_reg[5][0]_0\ : in STD_LOGIC;
    \gen_counters[4].mst_select_q_reg[4][1]_0\ : in STD_LOGIC;
    \gen_counters[4].mst_select_q_reg[4][0]_0\ : in STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][1]_1\ : in STD_LOGIC;
    \gen_counters[3].mst_select_q_reg[3][0]_0\ : in STD_LOGIC;
    \gen_counters[2].mst_select_q_reg[2][1]_0\ : in STD_LOGIC;
    \gen_counters[2].mst_select_q_reg[2][0]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][1]_0\ : in STD_LOGIC;
    \gen_counters[1].mst_select_q_reg[1][0]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][1]_0\ : in STD_LOGIC;
    \gen_counters[0].mst_select_q_reg[0][0]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    \counter_q_reg[1]_2\ : in STD_LOGIC;
    \counter_q_reg[1]_3\ : in STD_LOGIC;
    \counter_q_reg[1]_4\ : in STD_LOGIC;
    \counter_q_reg[1]_5\ : in STD_LOGIC;
    \counter_q_reg[1]_6\ : in STD_LOGIC;
    \counter_q_reg[1]_7\ : in STD_LOGIC;
    \gen_demux.ar_valid0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q\ : in STD_LOGIC;
    \gen_demux.slv_ar_ready\ : in STD_LOGIC;
    \counter_q_reg[4]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[4]_0\ : in STD_LOGIC;
    \counter_q_reg[4]_1\ : in STD_LOGIC;
    \counter_q_reg[4]_2\ : in STD_LOGIC;
    \counter_q_reg[4]_3\ : in STD_LOGIC;
    \counter_q_reg[4]_4\ : in STD_LOGIC;
    \counter_q_reg[4]_5\ : in STD_LOGIC;
    \counter_q_reg[4]_6\ : in STD_LOGIC;
    \counter_q_reg[4]_7\ : in STD_LOGIC;
    \counter_q_reg[4]_8\ : in STD_LOGIC;
    \counter_q_reg[4]_9\ : in STD_LOGIC;
    \counter_q_reg[4]_10\ : in STD_LOGIC;
    \counter_q_reg[4]_11\ : in STD_LOGIC;
    \counter_q_reg[4]_12\ : in STD_LOGIC;
    \counter_q_reg[4]_13\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    p_9_in_3 : in STD_LOGIC;
    p_0_in2_out_1 : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_2_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_5\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[0]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_84 : entity is "axi_demux_id_counters";
end BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_84;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_84 is
  signal \cnt_full__15\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \gen_counters[0].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \^gen_counters[0].mst_select_q_reg[0]_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[10].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[12].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[14].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \gen_counters[1].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \^gen_counters[1].mst_select_q_reg[1]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[2].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \^gen_counters[2].mst_select_q_reg[2]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[3].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \^gen_counters[3].mst_select_q_reg[3]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_counters[4].mst_select_q_reg[4]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[5].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \^gen_counters[5].mst_select_q_reg[5]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[6].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal \^gen_counters[6].mst_select_q_reg[6]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_counters[7].mst_select_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[8].i_in_flight_cnt_n_0\ : STD_LOGIC;
  signal occupied : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  \gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0) <= \^gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0);
  \gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0) <= \^gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0);
  \gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0) <= \^gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0);
  \gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0) <= \^gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0);
  \gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0) <= \^gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0);
  \gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0) <= \^gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0);
  \gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0) <= \^gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0);
  \gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0) <= \^gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0);
\gen_counters[0].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_87
     port map (
      E(0) => E(0),
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(1),
      \counter_q_reg[0]_0\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[0].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(0),
      p_0_in(0) => p_0_in(0)
    );
\gen_counters[0].mst_select_q_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[0].mst_select_q_reg[0][0]_0\,
      Q => \^gen_counters[0].mst_select_q_reg[0]_7\(0)
    );
\gen_counters[0].mst_select_q_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[0].mst_select_q_reg[0][1]_0\,
      Q => \^gen_counters[0].mst_select_q_reg[0]_7\(1)
    );
\gen_counters[10].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_88
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(11),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_9\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[10].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_i_3\ => \gen_counters[8].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_i_3_0\ => \gen_counters[14].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_i_3_1\ => \gen_counters[12].i_in_flight_cnt_n_0\
    );
\gen_counters[11].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_89
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(11),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_10\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\
    );
\gen_counters[12].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_90
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(13),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_11\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[12].i_in_flight_cnt_n_0\
    );
\gen_counters[13].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_91
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(13),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_12\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\
    );
\gen_counters[14].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_92
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(15),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_13\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[14].i_in_flight_cnt_n_0\
    );
\gen_counters[15].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_93
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(15),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_14\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\
    );
\gen_counters[1].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_94
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(1),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_0\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[1].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_1\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_0\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_1\,
      \gen_demux.lock_ar_valid_q_i_5\ => \gen_demux.lock_ar_valid_q_i_5\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(0)
    );
\gen_counters[1].mst_select_q_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[1].mst_select_q_reg[1][0]_0\,
      Q => \^gen_counters[1].mst_select_q_reg[1]_6\(0)
    );
\gen_counters[1].mst_select_q_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[1].mst_select_q_reg[1][1]_0\,
      Q => \^gen_counters[1].mst_select_q_reg[1]_6\(1)
    );
\gen_counters[2].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_95
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(3),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_1\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[2].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_2\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_2\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_3\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(2)
    );
\gen_counters[2].mst_select_q_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[2].mst_select_q_reg[2][0]_0\,
      Q => \^gen_counters[2].mst_select_q_reg[2]_5\(0)
    );
\gen_counters[2].mst_select_q_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[2].mst_select_q_reg[2][1]_0\,
      Q => \^gen_counters[2].mst_select_q_reg[2]_5\(1)
    );
\gen_counters[3].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_96
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(3),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_2\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[3].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_3\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_4\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_5\,
      \gen_demux.lock_ar_valid_q_i_5\ => \gen_demux.lock_ar_valid_q_i_5\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(2)
    );
\gen_counters[3].mst_select_q_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[3].mst_select_q_reg[3][0]_0\,
      Q => \^gen_counters[3].mst_select_q_reg[3]_4\(0)
    );
\gen_counters[3].mst_select_q_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[3].mst_select_q_reg[3][1]_1\,
      Q => \^gen_counters[3].mst_select_q_reg[3]_4\(1)
    );
\gen_counters[4].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_97
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(5),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_3\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]_4\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_6\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_7\,
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.ar_valid0\ => \gen_demux.ar_valid0\,
      \gen_demux.ar_valid34_in\ => \gen_demux.ar_valid34_in\,
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.lock_ar_valid_q_reg\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_demux.lock_ar_valid_q_reg_0\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_demux.lock_ar_valid_q_reg_1\,
      \gen_demux.lock_ar_valid_q_reg_2\ => \gen_demux.lock_ar_valid_q_reg_2\,
      \gen_demux.lock_ar_valid_q_reg_3\ => \gen_counters[6].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_reg_4\ => \gen_counters[0].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_reg_5\ => \gen_counters[2].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_reg_6\ => \gen_counters[10].i_in_flight_cnt_n_0\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(4),
      p_0_in2_out_1 => p_0_in2_out_1,
      p_9_in_3 => p_9_in_3
    );
\gen_counters[4].mst_select_q_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[4].mst_select_q_reg[4][0]_0\,
      Q => \^gen_counters[4].mst_select_q_reg[4]_3\(0)
    );
\gen_counters[4].mst_select_q_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[4].mst_select_q_reg[4][1]_0\,
      Q => \^gen_counters[4].mst_select_q_reg[4]_3\(1)
    );
\gen_counters[5].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_98
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(5),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_4\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[5].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_5\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_8\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_9\,
      \gen_demux.lock_ar_valid_q_i_5\ => \gen_demux.lock_ar_valid_q_i_5\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(4)
    );
\gen_counters[5].mst_select_q_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[5].mst_select_q_reg[5][0]_0\,
      Q => \^gen_counters[5].mst_select_q_reg[5]_2\(0)
    );
\gen_counters[5].mst_select_q_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[5].mst_select_q_reg[5][1]_0\,
      Q => \^gen_counters[5].mst_select_q_reg[5]_2\(1)
    );
\gen_counters[6].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_99
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(7),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_5\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[6].i_in_flight_cnt_n_0\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_6\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_10\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_11\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      occupied(0) => occupied(6)
    );
\gen_counters[6].mst_select_q_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[6].mst_select_q_reg[6][0]_0\,
      Q => \^gen_counters[6].mst_select_q_reg[6]_1\(0)
    );
\gen_counters[6].mst_select_q_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[6].mst_select_q_reg[6][1]_0\,
      Q => \^gen_counters[6].mst_select_q_reg[6]_1\(1)
    );
\gen_counters[7].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_100
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(7),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_6\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_7\,
      \counter_q_reg[4]_0\ => \counter_q_reg[4]_12\,
      \counter_q_reg[4]_1\ => \counter_q_reg[4]_13\,
      \gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0) => \^gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0) => \^gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0) => \^gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3][1]\ => \gen_counters[3].mst_select_q_reg[3][1]_0\,
      \gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0) => \^gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0) => \^gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0) => \^gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0) => \^gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7][1]\ => \gen_counters[7].mst_select_q_reg[7][1]_0\,
      \gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0) => \^gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0),
      \gen_demux.lock_ar_valid_q_i_2\ => \gen_demux.lock_ar_valid_q_i_2\,
      \gen_demux.lock_ar_valid_q_i_2_0\ => \gen_demux.lock_ar_valid_q_i_2_0\,
      \gen_demux.lock_ar_valid_q_i_2_1\ => \gen_counters[5].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_i_2_2\ => \gen_counters[3].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_i_2_3\ => \gen_counters[1].i_in_flight_cnt_n_0\,
      \gen_demux.lock_ar_valid_q_i_5_0\ => \gen_demux.lock_ar_valid_q_i_5\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\ => \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\,
      occupied(0) => occupied(6)
    );
\gen_counters[7].mst_select_q_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[7].mst_select_q_reg[7][0]_0\,
      Q => \^gen_counters[7].mst_select_q_reg[7]_0\(0)
    );
\gen_counters[7].mst_select_q_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \counter_q_reg[0]\,
      D => \gen_counters[7].mst_select_q_reg[7][1]_1\,
      Q => \^gen_counters[7].mst_select_q_reg[7]_0\(1)
    );
\gen_counters[8].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_101
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(9),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_7\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\,
      \counter_q_reg[1]_0\ => \gen_counters[8].i_in_flight_cnt_n_0\
    );
\gen_counters[9].i_in_flight_cnt\: entity work.BD_intcon_wrapper_bd_0_0_delta_counter_102
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \cnt_full__15\(0) => \cnt_full__15\(9),
      \counter_q_reg[0]_0\(0) => \counter_q_reg[0]_8\(0),
      \counter_q_reg[0]_1\ => \counter_q_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_mux is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    p_0_in2_out : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    o_wready_reg : out STD_LOGIC;
    o_wready_reg_0 : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_0\ : out STD_LOGIC;
    \o_wb_adr_reg[2]\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : out STD_LOGIC;
    o_wb_adr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.b_full_q_reg_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_full_q_reg_2\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_sb_wdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.b_full_q_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.rr_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]_0\ : out STD_LOGIC;
    o_wready_reg_1 : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]\ : out STD_LOGIC;
    p_0_in6_in : out STD_LOGIC;
    \slv_resps[2][0][aw_ready]\ : out STD_LOGIC;
    \slv_resps[1][0][aw_ready]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[id][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.b_data_q_reg[id][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_i_wrapper : in STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : in STD_LOGIC;
    io_wready : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC;
    o_wb_cyc_reg : in STD_LOGIC;
    wb_uart_adr_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_wb_adr_reg[2]_0\ : in STD_LOGIC;
    \o_wb_adr_reg[3]\ : in STD_LOGIC;
    \o_wb_adr_reg[3]_0\ : in STD_LOGIC;
    o_arready_reg : in STD_LOGIC;
    io_awready : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_arready : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_4\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_i_4__0\ : in STD_LOGIC;
    \read_pointer_q_reg[3]\ : in STD_LOGIC;
    \read_pointer_q_reg[3]_0\ : in STD_LOGIC;
    \read_pointer_q_reg[3]_1\ : in STD_LOGIC;
    \mst_reqs_o[0][ar_valid]1\ : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[id][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_wvalid : in STD_LOGIC;
    \o_wb_adr[2]_i_2\ : in STD_LOGIC;
    \o_wb_adr[2]_i_2_0\ : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    \slv_reqs[2][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[1][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[0][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[2][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[1][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[0][2][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \gen_spill_reg.a_data_q_reg[addr][15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_spill_reg.a_data_q_reg[id][3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_mux : entity is "axi_mux";
end BD_intcon_wrapper_bd_0_0_axi_mux;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_mux is
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_1\ : STD_LOGIC;
  signal \^gen_arbiter.gen_levels[0].gen_level[0].sel\ : STD_LOGIC;
  signal \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q0\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_10\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_11\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_12\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_13\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_14\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_15\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_16\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_17\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_18\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_19\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_2\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_20\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_21\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_22\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_9\ : STD_LOGIC;
  signal \gen_mux.i_aw_spill_reg_n_1\ : STD_LOGIC;
  signal \gen_mux.i_aw_spill_reg_n_26\ : STD_LOGIC;
  signal \gen_mux.i_w_fifo_n_40\ : STD_LOGIC;
  signal \gen_mux.lock_aw_valid_d0\ : STD_LOGIC;
  signal \gen_mux.lock_aw_valid_q\ : STD_LOGIC;
  signal \gen_mux.mst_ar_chan[id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_mux.mst_aw_chan[id]\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gen_mux.w_fifo_full\ : STD_LOGIC;
  signal \^gen_spill_reg.a_full_q_reg_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_full_q_reg_0\ : STD_LOGIC;
  signal \^gen_spill_reg.b_full_q_reg_2\ : STD_LOGIC;
  signal io_araddr : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal p_0_in6_in_0 : STD_LOGIC;
  signal \^status_cnt_q_reg[0]\ : STD_LOGIC;
begin
  \gen_arbiter.gen_levels[0].gen_level[0].sel\ <= \^gen_arbiter.gen_levels[0].gen_level[0].sel\;
  \gen_arbiter.gen_levels[0].gen_level[0].sel_0\ <= \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\;
  \gen_spill_reg.a_full_q_reg_0\ <= \^gen_spill_reg.a_full_q_reg_0\;
  \gen_spill_reg.b_full_q_reg_0\ <= \^gen_spill_reg.b_full_q_reg_0\;
  \gen_spill_reg.b_full_q_reg_2\ <= \^gen_spill_reg.b_full_q_reg_2\;
  \status_cnt_q_reg[0]\ <= \^status_cnt_q_reg[0]\;
\gen_mux.i_ar_arbiter\: entity work.\BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2_103\
     port map (
      D(2) => \^gen_arbiter.gen_levels[0].gen_level[0].sel\,
      D(1) => \gen_mux.i_ar_arbiter_n_2\,
      D(0) => \gen_mux.mst_ar_chan[id]\(0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(2 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      \gen_arbiter.rr_q_reg[0]_0\ => p_0_in2_out,
      \gen_arbiter.rr_q_reg[0]_1\ => \gen_arbiter.rr_q_reg[0]\,
      \gen_arbiter.rr_q_reg[0]_2\ => \gen_arbiter.rr_q_reg[0]_0\,
      \gen_arbiter.rr_q_reg[0]_3\ => \status_cnt_q_reg[0]_0\,
      \gen_arbiter.rr_q_reg[1]_0\ => \gen_arbiter.rr_q_reg[1]\,
      \gen_arbiter.rr_q_reg[1]_1\ => p_0_in6_in,
      \gen_arbiter.rr_q_reg[1]_2\ => \^gen_spill_reg.a_full_q_reg_0\,
      \gen_demux.lock_ar_valid_q_i_4\ => \gen_demux.lock_ar_valid_q_i_4\,
      \gen_demux.lock_ar_valid_q_i_4__0\ => \gen_demux.lock_ar_valid_q_i_4__0\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(13) => \gen_mux.i_ar_arbiter_n_9\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(12) => \gen_mux.i_ar_arbiter_n_10\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(11) => \gen_mux.i_ar_arbiter_n_11\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(10) => \gen_mux.i_ar_arbiter_n_12\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(9) => \gen_mux.i_ar_arbiter_n_13\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(8) => \gen_mux.i_ar_arbiter_n_14\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(7) => \gen_mux.i_ar_arbiter_n_15\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(6) => \gen_mux.i_ar_arbiter_n_16\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(5) => \gen_mux.i_ar_arbiter_n_17\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(4) => \gen_mux.i_ar_arbiter_n_18\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(3) => \gen_mux.i_ar_arbiter_n_19\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(2) => \gen_mux.i_ar_arbiter_n_20\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(1) => \gen_mux.i_ar_arbiter_n_21\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(0) => \gen_mux.i_ar_arbiter_n_22\,
      \mst_reqs_o[0][ar_valid]1\ => \mst_reqs_o[0][ar_valid]1\,
      \slv_reqs[0][2][ar][addr]\(13 downto 0) => \slv_reqs[0][2][ar][addr]\(13 downto 0),
      \slv_reqs[0][2][ar][id]\(0) => \slv_reqs[0][2][ar][id]\(0),
      \slv_reqs[1][1][ar][addr]\(13 downto 0) => \slv_reqs[1][1][ar][addr]\(13 downto 0),
      \slv_reqs[1][2][ar][id]\(0) => \slv_reqs[1][2][ar][id]\(0),
      \slv_reqs[2][1][ar][addr]\(13 downto 0) => \slv_reqs[2][1][ar][addr]\(13 downto 0),
      \slv_reqs[2][2][ar][id]\(0) => \slv_reqs[2][2][ar][id]\(0)
    );
\gen_mux.i_ar_spill_reg\: entity work.\BD_intcon_wrapper_bd_0_0_spill_register__parameterized6_104\
     port map (
      D(5) => \^gen_arbiter.gen_levels[0].gen_level[0].sel\,
      D(4) => \gen_mux.i_ar_arbiter_n_2\,
      D(3 downto 1) => \gen_spill_reg.a_data_q_reg[id][3]_0\(2 downto 0),
      D(0) => \gen_mux.mst_ar_chan[id]\(0),
      clk_i_wrapper => clk_i_wrapper,
      cs(2 downto 0) => cs(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(13) => \gen_mux.i_ar_arbiter_n_9\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(12) => \gen_mux.i_ar_arbiter_n_10\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(11) => \gen_mux.i_ar_arbiter_n_11\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(10) => \gen_mux.i_ar_arbiter_n_12\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(9) => \gen_mux.i_ar_arbiter_n_13\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(8) => \gen_mux.i_ar_arbiter_n_14\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(7) => \gen_mux.i_ar_arbiter_n_15\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(6) => \gen_mux.i_ar_arbiter_n_16\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(5) => \gen_mux.i_ar_arbiter_n_17\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(4) => \gen_mux.i_ar_arbiter_n_18\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(3) => \gen_mux.i_ar_arbiter_n_19\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(2) => \gen_mux.i_ar_arbiter_n_20\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(1) => \gen_mux.i_ar_arbiter_n_21\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(0) => \gen_mux.i_ar_arbiter_n_22\,
      \gen_spill_reg.a_full_q_reg_0\ => \^gen_spill_reg.a_full_q_reg_0\,
      \gen_spill_reg.a_full_q_reg_1\ => \gen_spill_reg.a_full_q_reg_1\,
      \gen_spill_reg.a_full_q_reg_2\(2) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      \gen_spill_reg.a_full_q_reg_2\(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \gen_spill_reg.a_full_q_reg_2\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_spill_reg.b_data_q_reg[addr][2]_0\ => \status_cnt_q_reg[0]_0\,
      \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0),
      \gen_spill_reg.b_full_q_reg_0\ => \^gen_spill_reg.b_full_q_reg_0\,
      \gen_spill_reg.b_full_q_reg_1\(0) => \gen_spill_reg.b_full_q_reg_3\(0),
      io_araddr(12 downto 0) => io_araddr(15 downto 3),
      io_arready => io_arready,
      o_arready_reg => \^gen_spill_reg.b_full_q_reg_2\,
      o_wb_adr(0) => o_wb_adr(1),
      \o_wb_adr_reg[2]\ => \o_wb_adr_reg[2]\,
      \o_wb_adr_reg[2]_0\ => \^status_cnt_q_reg[0]\,
      \o_wb_adr_reg[2]_1\ => o_wb_cyc_reg,
      \o_wb_adr_reg[2]_2\ => \gen_mux.i_w_fifo_n_40\,
      \o_wb_adr_reg[2]_3\ => \o_wb_adr_reg[2]_0\,
      wb_uart_adr_o(0) => wb_uart_adr_o(0)
    );
\gen_mux.i_aw_arbiter\: entity work.\BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1_105\
     port map (
      D(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      D(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      Q(1 downto 0) => Q(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_1\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ => \status_cnt_q_reg[0]_0\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\,
      \gen_arbiter.rr_q_reg[1]_0\(1) => \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\,
      \gen_arbiter.rr_q_reg[1]_0\(0) => \gen_mux.mst_aw_chan[id]\(4),
      p_0_in6_in => p_0_in6_in_0
    );
\gen_mux.i_aw_spill_reg\: entity work.\BD_intcon_wrapper_bd_0_0_spill_register__parameterized4_106\
     port map (
      D(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      D(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      E(0) => E(0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_1\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\,
      \gen_mux.lock_aw_valid_d0\ => \gen_mux.lock_aw_valid_d0\,
      \gen_mux.lock_aw_valid_q\ => \gen_mux.lock_aw_valid_q\,
      \gen_mux.lock_aw_valid_q_reg\ => \gen_mux.i_aw_spill_reg_n_26\,
      \gen_mux.w_fifo_full\ => \gen_mux.w_fifo_full\,
      \gen_spill_reg.a_data_q_reg[addr][15]_0\(12 downto 0) => \gen_spill_reg.a_data_q_reg[addr][15]\(12 downto 0),
      \gen_spill_reg.a_data_q_reg[addr][3]_0\ => \status_cnt_q_reg[0]_0\,
      \gen_spill_reg.a_data_q_reg[id][5]_0\(5) => \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\,
      \gen_spill_reg.a_data_q_reg[id][5]_0\(4) => \gen_mux.mst_aw_chan[id]\(4),
      \gen_spill_reg.a_data_q_reg[id][5]_0\(3 downto 0) => \gen_spill_reg.a_data_q_reg[id][3]\(3 downto 0),
      \gen_spill_reg.a_full_q_reg_0\ => \gen_spill_reg.a_full_q_reg\,
      \gen_spill_reg.a_full_q_reg_1\ => \gen_mux.i_aw_spill_reg_n_1\,
      \gen_spill_reg.b_data_q_reg[addr][15]_0\(12 downto 0) => D(12 downto 0),
      \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0),
      \gen_spill_reg.b_full_q_reg_0\ => \gen_spill_reg.b_full_q_reg\,
      \gen_spill_reg.b_full_q_reg_1\ => \^gen_spill_reg.b_full_q_reg_2\,
      io_araddr(12 downto 0) => io_araddr(15 downto 3),
      io_awready => io_awready,
      o_arready_reg => o_arready_reg,
      \o_wb_adr_reg[3]\ => \o_wb_adr_reg[3]\,
      \o_wb_adr_reg[3]_0\ => \o_wb_adr_reg[3]_0\
    );
\gen_mux.i_w_fifo\: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3_107\
     port map (
      D(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      D(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      clk_i_wrapper => clk_i_wrapper,
      \gen_demux.lock_aw_valid_q_i_3\ => \gen_mux.i_aw_spill_reg_n_1\,
      \gen_mux.lock_aw_valid_d0\ => \gen_mux.lock_aw_valid_d0\,
      \gen_mux.lock_aw_valid_q\ => \gen_mux.lock_aw_valid_q\,
      \gen_mux.w_fifo_full\ => \gen_mux.w_fifo_full\,
      \gen_spill_reg.b_full_q_reg\(3 downto 0) => \gen_spill_reg.b_full_q_reg_1\(3 downto 0),
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wstrb_0_sp_1 => \gen_mux.i_w_fifo_n_40\,
      i_lsu_wvalid => i_lsu_wvalid,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      \i_sb_wdata[31]\(31 downto 0) => \i_sb_wdata[31]\(31 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      io_wready => io_wready,
      \mem_q_reg[0][0]_0\(0) => \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\,
      o_wb_adr(0) => o_wb_adr(0),
      \o_wb_adr[2]_i_2_0\ => \o_wb_adr[2]_i_2\,
      \o_wb_adr[2]_i_2_1\ => \o_wb_adr[2]_i_2_0\,
      o_wb_cyc_reg => o_wb_cyc_reg,
      o_wb_cyc_reg_0 => \^gen_spill_reg.b_full_q_reg_0\,
      o_wready_reg => o_wready_reg,
      o_wready_reg_0 => o_wready_reg_0,
      o_wready_reg_1 => o_wready_reg_1,
      p_0_in6_in => p_0_in6_in_0,
      \read_pointer_q_reg[3]\ => \read_pointer_q_reg[3]\,
      \read_pointer_q_reg[3]_0\ => \read_pointer_q_reg[3]_0\,
      \read_pointer_q_reg[3]_1\ => \read_pointer_q_reg[3]_1\,
      \slv_resps[1][0][aw_ready]\ => \slv_resps[1][0][aw_ready]\,
      \slv_resps[2][0][aw_ready]\ => \slv_resps[2][0][aw_ready]\,
      \status_cnt_q_reg[0]_0\ => \^status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_1\ => \status_cnt_q_reg[0]_0\
    );
\gen_mux.lock_aw_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[0]_0\,
      D => \gen_mux.i_aw_spill_reg_n_26\,
      Q => \gen_mux.lock_aw_valid_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_mux_0 is
  port (
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ : out STD_LOGIC;
    p_0_in2_out : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : out STD_LOGIC;
    o_ram_wvalid : out STD_LOGIC;
    i_ram_wready_0 : out STD_LOGIC;
    i_ram_wready_1 : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \gen_mux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_0\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg\ : out STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]\ : out STD_LOGIC;
    p_0_in6_in : out STD_LOGIC;
    \slv_resps[2][1][aw_ready]\ : out STD_LOGIC;
    \slv_resps[1][1][aw_ready]\ : out STD_LOGIC;
    o_ram_wlast : out STD_LOGIC;
    o_ram_awvalid : out STD_LOGIC;
    o_ram_awlock : out STD_LOGIC;
    o_ram_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ram_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_9_in : out STD_LOGIC;
    o_ram_arvalid : out STD_LOGIC;
    o_ram_arlock : out STD_LOGIC;
    o_ram_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[0][0]\ : in STD_LOGIC;
    \gen_mux.mst_aw_chan[lock]\ : in STD_LOGIC;
    \gen_mux.mst_ar_chan[lock]\ : in STD_LOGIC;
    i_ram_wready : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_2\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_1\ : in STD_LOGIC;
    \slv_resps[1][0][aw_ready]\ : in STD_LOGIC;
    \gen_demux.slv_aw_chan_select[aw_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_aw_valid_q_reg\ : in STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_ar_valid_q_reg_2\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_i_2__2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_wvalid : in STD_LOGIC;
    o_ram_wvalid_0 : in STD_LOGIC;
    o_ram_wvalid_1 : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_ram_awready : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wlast : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.a_data_q_reg[len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.a_data_q_reg[len][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reqs[2][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[1][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[0][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[2][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[1][1][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slv_reqs[0][2][ar][addr]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    i_ram_arready : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[addr][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.a_data_q_reg[len][7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.a_data_q_reg[size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[burst][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[cache][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[prot][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[qos][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[region][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[id][3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[addr][31]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \gen_spill_reg.a_data_q_reg[size][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[burst][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[cache][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[prot][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[qos][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[region][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_mux_0 : entity is "axi_mux";
end BD_intcon_wrapper_bd_0_0_axi_mux_0;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_mux_0 is
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q\ : STD_LOGIC;
  signal \gen_arbiter.gen_int_rr.gen_lock.lock_q_1\ : STD_LOGIC;
  signal \^gen_arbiter.gen_levels[0].gen_level[0].sel\ : STD_LOGIC;
  signal \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\ : STD_LOGIC;
  signal \gen_arbiter.rr_q0\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_10\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_11\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_12\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_13\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_14\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_15\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_16\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_17\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_18\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_19\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_2\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_20\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_21\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_22\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_23\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_24\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_25\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_26\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_27\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_28\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_29\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_30\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter_n_9\ : STD_LOGIC;
  signal \gen_mux.i_ar_spill_reg_n_0\ : STD_LOGIC;
  signal \gen_mux.i_aw_spill_reg_n_0\ : STD_LOGIC;
  signal \gen_mux.i_aw_spill_reg_n_72\ : STD_LOGIC;
  signal \gen_mux.lock_aw_valid_d0\ : STD_LOGIC;
  signal \gen_mux.lock_aw_valid_q\ : STD_LOGIC;
  signal \gen_mux.mst_ar_chan[id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_mux.mst_aw_chan[id]\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gen_mux.w_fifo_full\ : STD_LOGIC;
  signal \^p_0_in6_in\ : STD_LOGIC;
  signal p_0_in6_in_0 : STD_LOGIC;
begin
  \gen_arbiter.gen_levels[0].gen_level[0].sel\ <= \^gen_arbiter.gen_levels[0].gen_level[0].sel\;
  \gen_arbiter.gen_levels[0].gen_level[0].sel_0\ <= \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\;
  p_0_in6_in <= \^p_0_in6_in\;
\gen_mux.i_ar_arbiter\: entity work.\BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized2\
     port map (
      D(2) => \^gen_arbiter.gen_levels[0].gen_level[0].sel\,
      D(1) => \gen_mux.i_ar_arbiter_n_2\,
      D(0) => \gen_mux.mst_ar_chan[id]\(0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\(2 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(2) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      \gen_arbiter.rr_q_reg[0]_0\ => p_0_in2_out,
      \gen_arbiter.rr_q_reg[0]_1\ => \gen_arbiter.rr_q_reg[0]\,
      \gen_arbiter.rr_q_reg[0]_2\ => \mem_q_reg[0][0]\,
      \gen_arbiter.rr_q_reg[0]_3\ => \gen_mux.i_ar_spill_reg_n_0\,
      \gen_arbiter.rr_q_reg[1]_0\ => \gen_arbiter.rr_q_reg[1]\,
      \gen_arbiter.rr_q_reg[1]_1\ => \^p_0_in6_in\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.lock_ar_valid_q_reg\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_demux.lock_ar_valid_q_reg_0\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_demux.lock_ar_valid_q_reg_1\,
      \gen_spill_reg.a_data_q_reg[len][7]\(7 downto 0) => \gen_spill_reg.a_data_q_reg[len][7]\(7 downto 0),
      \gen_spill_reg.a_data_q_reg[len][7]_0\(7 downto 0) => \gen_spill_reg.a_data_q_reg[len][7]_0\(7 downto 0),
      \gen_spill_reg.a_data_q_reg[len][7]_1\(7 downto 0) => \gen_spill_reg.a_data_q_reg[len][7]_1\(7 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(13) => \gen_mux.i_ar_arbiter_n_17\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(12) => \gen_mux.i_ar_arbiter_n_18\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(11) => \gen_mux.i_ar_arbiter_n_19\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(10) => \gen_mux.i_ar_arbiter_n_20\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(9) => \gen_mux.i_ar_arbiter_n_21\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(8) => \gen_mux.i_ar_arbiter_n_22\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(7) => \gen_mux.i_ar_arbiter_n_23\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(6) => \gen_mux.i_ar_arbiter_n_24\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(5) => \gen_mux.i_ar_arbiter_n_25\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(4) => \gen_mux.i_ar_arbiter_n_26\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(3) => \gen_mux.i_ar_arbiter_n_27\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(2) => \gen_mux.i_ar_arbiter_n_28\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(1) => \gen_mux.i_ar_arbiter_n_29\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][15]\(0) => \gen_mux.i_ar_arbiter_n_30\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(7) => \gen_mux.i_ar_arbiter_n_9\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(6) => \gen_mux.i_ar_arbiter_n_10\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(5) => \gen_mux.i_ar_arbiter_n_11\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(4) => \gen_mux.i_ar_arbiter_n_12\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(3) => \gen_mux.i_ar_arbiter_n_13\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(2) => \gen_mux.i_ar_arbiter_n_14\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(1) => \gen_mux.i_ar_arbiter_n_15\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(0) => \gen_mux.i_ar_arbiter_n_16\,
      \gen_spill_reg.b_full_q_i_2\ => \gen_spill_reg.b_full_q_i_2\,
      \gen_spill_reg.b_full_q_i_2__2\ => \gen_spill_reg.b_full_q_i_2__2\,
      \slv_reqs[0][2][ar][addr]\(13 downto 0) => \slv_reqs[0][2][ar][addr]\(13 downto 0),
      \slv_reqs[0][2][ar][id]\(0) => \slv_reqs[0][2][ar][id]\(0),
      \slv_reqs[1][1][ar][addr]\(13 downto 0) => \slv_reqs[1][1][ar][addr]\(13 downto 0),
      \slv_reqs[1][2][ar][id]\(0) => \slv_reqs[1][2][ar][id]\(0),
      \slv_reqs[2][1][ar][addr]\(13 downto 0) => \slv_reqs[2][1][ar][addr]\(13 downto 0),
      \slv_reqs[2][2][ar][id]\(0) => \slv_reqs[2][2][ar][id]\(0),
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\
    );
\gen_mux.i_ar_spill_reg\: entity work.\BD_intcon_wrapper_bd_0_0_spill_register__parameterized6\
     port map (
      D(5) => \^gen_arbiter.gen_levels[0].gen_level[0].sel\,
      D(4) => \gen_mux.i_ar_arbiter_n_2\,
      D(3 downto 1) => \gen_spill_reg.a_data_q_reg[id][3]\(2 downto 0),
      D(0) => \gen_mux.mst_ar_chan[id]\(0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ => \gen_arbiter.gen_levels[0].gen_level[0].sel_1\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.lock_ar_valid_q_reg_2\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      \gen_mux.mst_ar_chan[lock]\ => \gen_mux.mst_ar_chan[lock]\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(31 downto 16) => \gen_spill_reg.a_data_q_reg[addr][31]_0\(17 downto 2),
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(15) => \gen_mux.i_ar_arbiter_n_17\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(14) => \gen_mux.i_ar_arbiter_n_18\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(13) => \gen_mux.i_ar_arbiter_n_19\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(12) => \gen_mux.i_ar_arbiter_n_20\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(11) => \gen_mux.i_ar_arbiter_n_21\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(10) => \gen_mux.i_ar_arbiter_n_22\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(9) => \gen_mux.i_ar_arbiter_n_23\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(8) => \gen_mux.i_ar_arbiter_n_24\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(7) => \gen_mux.i_ar_arbiter_n_25\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(6) => \gen_mux.i_ar_arbiter_n_26\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(5) => \gen_mux.i_ar_arbiter_n_27\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(4) => \gen_mux.i_ar_arbiter_n_28\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(3) => \gen_mux.i_ar_arbiter_n_29\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(2) => \gen_mux.i_ar_arbiter_n_30\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(1 downto 0) => \gen_spill_reg.a_data_q_reg[addr][31]_0\(1 downto 0),
      \gen_spill_reg.a_data_q_reg[burst][1]_0\(1 downto 0) => \gen_spill_reg.a_data_q_reg[burst][1]_0\(1 downto 0),
      \gen_spill_reg.a_data_q_reg[cache][3]_0\(3 downto 0) => \gen_spill_reg.a_data_q_reg[cache][3]_0\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[len][7]_0\(7) => \gen_mux.i_ar_arbiter_n_9\,
      \gen_spill_reg.a_data_q_reg[len][7]_0\(6) => \gen_mux.i_ar_arbiter_n_10\,
      \gen_spill_reg.a_data_q_reg[len][7]_0\(5) => \gen_mux.i_ar_arbiter_n_11\,
      \gen_spill_reg.a_data_q_reg[len][7]_0\(4) => \gen_mux.i_ar_arbiter_n_12\,
      \gen_spill_reg.a_data_q_reg[len][7]_0\(3) => \gen_mux.i_ar_arbiter_n_13\,
      \gen_spill_reg.a_data_q_reg[len][7]_0\(2) => \gen_mux.i_ar_arbiter_n_14\,
      \gen_spill_reg.a_data_q_reg[len][7]_0\(1) => \gen_mux.i_ar_arbiter_n_15\,
      \gen_spill_reg.a_data_q_reg[len][7]_0\(0) => \gen_mux.i_ar_arbiter_n_16\,
      \gen_spill_reg.a_data_q_reg[prot][2]_0\(2 downto 0) => \gen_spill_reg.a_data_q_reg[prot][2]_0\(2 downto 0),
      \gen_spill_reg.a_data_q_reg[qos][3]_0\(3 downto 0) => \gen_spill_reg.a_data_q_reg[qos][3]_0\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[region][3]_0\(3 downto 0) => \gen_spill_reg.a_data_q_reg[region][3]_0\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[size][2]_0\(2 downto 0) => \gen_spill_reg.a_data_q_reg[size][2]_0\(2 downto 0),
      \gen_spill_reg.a_full_q_reg_0\ => \gen_mux.i_ar_spill_reg_n_0\,
      \gen_spill_reg.a_full_q_reg_1\ => \gen_spill_reg.a_full_q_reg\,
      \gen_spill_reg.a_full_q_reg_2\(2) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      \gen_spill_reg.a_full_q_reg_2\(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \gen_spill_reg.a_full_q_reg_2\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_spill_reg.b_data_q_reg[region][0]_0\ => \mem_q_reg[0][0]\,
      i_ram_arready => i_ram_arready,
      o_ram_araddr(31 downto 0) => o_ram_araddr(31 downto 0),
      o_ram_arburst(1 downto 0) => o_ram_arburst(1 downto 0),
      o_ram_arcache(3 downto 0) => o_ram_arcache(3 downto 0),
      o_ram_arid(5 downto 0) => o_ram_arid(5 downto 0),
      o_ram_arlen(7 downto 0) => o_ram_arlen(7 downto 0),
      o_ram_arlock => o_ram_arlock,
      o_ram_arprot(2 downto 0) => o_ram_arprot(2 downto 0),
      o_ram_arqos(3 downto 0) => o_ram_arqos(3 downto 0),
      o_ram_arregion(3 downto 0) => o_ram_arregion(3 downto 0),
      o_ram_arsize(2 downto 0) => o_ram_arsize(2 downto 0),
      o_ram_arvalid => o_ram_arvalid,
      p_0_in6_in => \^p_0_in6_in\,
      p_9_in => p_9_in
    );
\gen_mux.i_aw_arbiter\: entity work.\BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized1\
     port map (
      D(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      D(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      Q(1 downto 0) => Q(1 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_1\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1\ => \mem_q_reg[0][0]\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\,
      \gen_arbiter.rr_q_reg[1]_0\(1) => \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\,
      \gen_arbiter.rr_q_reg[1]_0\(0) => \gen_mux.mst_aw_chan[id]\(4),
      p_0_in6_in => p_0_in6_in_0
    );
\gen_mux.i_aw_spill_reg\: entity work.\BD_intcon_wrapper_bd_0_0_spill_register__parameterized4\
     port map (
      D(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      D(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q\ => \gen_arbiter.gen_int_rr.gen_lock.lock_q_1\,
      \gen_arbiter.rr_q0\ => \gen_arbiter.rr_q0\,
      \gen_demux.lock_aw_valid_q_reg\ => \gen_demux.lock_aw_valid_q_reg\,
      \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) => \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0),
      \gen_mux.lock_aw_valid_d0\ => \gen_mux.lock_aw_valid_d0\,
      \gen_mux.lock_aw_valid_q\ => \gen_mux.lock_aw_valid_q\,
      \gen_mux.lock_aw_valid_q_reg\ => \gen_mux.lock_aw_valid_q_reg_0\,
      \gen_mux.lock_aw_valid_q_reg_0\ => \gen_mux.i_aw_spill_reg_n_72\,
      \gen_mux.mst_aw_chan[lock]\ => \gen_mux.mst_aw_chan[lock]\,
      \gen_mux.w_fifo_full\ => \gen_mux.w_fifo_full\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(31 downto 0) => \gen_spill_reg.a_data_q_reg[addr][31]\(31 downto 0),
      \gen_spill_reg.a_data_q_reg[burst][1]_0\(1 downto 0) => \gen_spill_reg.a_data_q_reg[burst][1]\(1 downto 0),
      \gen_spill_reg.a_data_q_reg[cache][3]_0\(3 downto 0) => \gen_spill_reg.a_data_q_reg[cache][3]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[id][5]_0\(5) => \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\,
      \gen_spill_reg.a_data_q_reg[id][5]_0\(4) => \gen_mux.mst_aw_chan[id]\(4),
      \gen_spill_reg.a_data_q_reg[id][5]_0\(3 downto 0) => D(3 downto 0),
      \gen_spill_reg.a_data_q_reg[len][7]_0\(7 downto 0) => \gen_spill_reg.a_data_q_reg[len][7]_2\(7 downto 0),
      \gen_spill_reg.a_data_q_reg[prot][2]_0\(2 downto 0) => \gen_spill_reg.a_data_q_reg[prot][2]\(2 downto 0),
      \gen_spill_reg.a_data_q_reg[qos][3]_0\(3 downto 0) => \gen_spill_reg.a_data_q_reg[qos][3]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[region][0]_0\ => \mem_q_reg[0][0]\,
      \gen_spill_reg.a_data_q_reg[region][3]_0\(3 downto 0) => \gen_spill_reg.a_data_q_reg[region][3]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[size][2]_0\(2 downto 0) => \gen_spill_reg.a_data_q_reg[size][2]\(2 downto 0),
      \gen_spill_reg.a_full_q_reg_0\ => \gen_mux.i_aw_spill_reg_n_0\,
      i_ram_awready => i_ram_awready,
      o_ram_awaddr(31 downto 0) => o_ram_awaddr(31 downto 0),
      o_ram_awburst(1 downto 0) => o_ram_awburst(1 downto 0),
      o_ram_awcache(3 downto 0) => o_ram_awcache(3 downto 0),
      o_ram_awid(5 downto 0) => o_ram_awid(5 downto 0),
      o_ram_awlen(7 downto 0) => o_ram_awlen(7 downto 0),
      o_ram_awlock => o_ram_awlock,
      o_ram_awprot(2 downto 0) => o_ram_awprot(2 downto 0),
      o_ram_awqos(3 downto 0) => o_ram_awqos(3 downto 0),
      o_ram_awregion(3 downto 0) => o_ram_awregion(3 downto 0),
      o_ram_awsize(2 downto 0) => o_ram_awsize(2 downto 0),
      o_ram_awvalid => o_ram_awvalid,
      \slv_resps[1][0][aw_ready]\ => \slv_resps[1][0][aw_ready]\
    );
\gen_mux.i_w_fifo\: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized3\
     port map (
      D(1) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      D(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      clk_i_wrapper => clk_i_wrapper,
      \gen_mux.lock_aw_valid_d0\ => \gen_mux.lock_aw_valid_d0\,
      \gen_mux.lock_aw_valid_q\ => \gen_mux.lock_aw_valid_q\,
      \gen_mux.w_fifo_full\ => \gen_mux.w_fifo_full\,
      \gen_spill_reg.b_full_q_i_2__1\ => \gen_mux.i_aw_spill_reg_n_0\,
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wvalid => i_lsu_wvalid,
      i_ram_wready => i_ram_wready,
      i_ram_wready_0 => i_ram_wready_0,
      i_ram_wready_1 => i_ram_wready_1,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      \mem_q_reg[0][0]_0\ => \mem_q_reg[0][0]\,
      \mem_q_reg[1][1]_0\(0) => \^gen_arbiter.gen_levels[0].gen_level[0].sel_0\,
      o_ram_wdata(63 downto 0) => o_ram_wdata(63 downto 0),
      o_ram_wlast => o_ram_wlast,
      o_ram_wstrb(7 downto 0) => o_ram_wstrb(7 downto 0),
      o_ram_wvalid => o_ram_wvalid,
      o_ram_wvalid_0 => o_ram_wvalid_0,
      o_ram_wvalid_1 => o_ram_wvalid_1,
      p_0_in6_in => p_0_in6_in_0,
      \slv_resps[1][1][aw_ready]\ => \slv_resps[1][1][aw_ready]\,
      \slv_resps[2][1][aw_ready]\ => \slv_resps[2][1][aw_ready]\
    );
\gen_mux.lock_aw_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[0][0]\,
      D => \gen_mux.i_aw_spill_reg_n_72\,
      Q => \gen_mux.lock_aw_valid_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_cnt_clear : out STD_LOGIC;
    err_resp0 : out STD_LOGIC;
    o_sb_rlast : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]\ : in STD_LOGIC;
    d_i : in STD_LOGIC_VECTOR ( 6 downto 0 );
    o_sb_rlast_0 : in STD_LOGIC;
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_ram_rlast : in STD_LOGIC;
    p_0_in2_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_counter : entity is "counter";
end BD_intcon_wrapper_bd_0_0_counter;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_counter is
begin
i_counter: entity work.\BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[7]_0\ => \counter_q_reg[7]\,
      d_i(6 downto 0) => d_i(6 downto 0),
      err_resp0 => err_resp0,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      i_ram_rlast => i_ram_rlast,
      o_sb_rlast => o_sb_rlast,
      o_sb_rlast_0 => o_sb_rlast_0,
      p_0_in2_out => p_0_in2_out,
      r_busy_q_reg => r_cnt_clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_counter_38 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_cnt_clear : out STD_LOGIC;
    err_resp0 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]\ : in STD_LOGIC;
    d_i : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    \counter_q_reg[1]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_counter_38 : entity is "counter";
end BD_intcon_wrapper_bd_0_0_counter_38;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_counter_38 is
begin
i_counter: entity work.\BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_41\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[1]_2\ => \counter_q_reg[1]_1\,
      \counter_q_reg[7]_0\ => \counter_q_reg[7]\,
      d_i(6 downto 0) => d_i(6 downto 0),
      err_resp0 => err_resp0,
      r_busy_q_reg => r_cnt_clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_counter_81 is
  port (
    r_busy_q_reg : out STD_LOGIC;
    err_resp0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_cnt_clear : out STD_LOGIC;
    o_ifu_rlast : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_ram_rlast : in STD_LOGIC;
    p_0_in2_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_q_reg[1]\ : in STD_LOGIC;
    d_i : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_q_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \counter_q_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_counter_81 : entity is "counter";
end BD_intcon_wrapper_bd_0_0_counter_81;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_counter_81 is
begin
i_counter: entity work.\BD_intcon_wrapper_bd_0_0_delta_counter__parameterized0_83\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(0) => Q(0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[1]_0\ => \counter_q_reg[1]\,
      \counter_q_reg[1]_1\ => \counter_q_reg[1]_0\,
      \counter_q_reg[7]_0\ => \counter_q_reg[7]\,
      d_i(6 downto 0) => d_i(6 downto 0),
      err_resp0 => err_resp0,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      i_ram_rlast => i_ram_rlast,
      o_ifu_rlast => o_ifu_rlast,
      p_0_in2_out => p_0_in2_out,
      r_busy_q_reg => r_busy_q_reg,
      r_busy_q_reg_0 => r_cnt_clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_wb_intercon is
  port (
    wbm_err : out STD_LOGIC;
    wbm_err_reg : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_wb_intercon : entity is "wb_intercon";
end BD_intcon_wrapper_bd_0_0_wb_intercon;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_wb_intercon is
begin
wb_mux_io: entity work.BD_intcon_wrapper_bd_0_0_wb_mux
     port map (
      clk_i_wrapper => clk_i_wrapper,
      wbm_err => wbm_err,
      wbm_err_reg_0 => wbm_err_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux is
  port (
    \gen_spill_reg.a_data_q_reg[ar_chan][id][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[0][2][ar][id]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_ifu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in2_out : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : out STD_LOGIC;
    i_ram_rid_2_sp_1 : out STD_LOGIC;
    o_ifu_arready : out STD_LOGIC;
    i_ram_rid_1_sp_1 : out STD_LOGIC;
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]\ : out STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[0][2][ar][lock]\ : out STD_LOGIC;
    o_ifu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_9_in : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ : out STD_LOGIC;
    \slv_reqs[0][2][ar][size]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[0][2][ar][burst]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[0][2][ar][cache]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][prot]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[0][2][ar][qos]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][region]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][addr]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_pointer_q0 : out STD_LOGIC;
    i_ifu_rready_0 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    i_ifu_arlock : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \gen_arbiter.rr_q_reg[1]\ : in STD_LOGIC;
    i_ifu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_out_0 : in STD_LOGIC;
    \slv_reqs[1][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : in STD_LOGIC;
    p_0_in2_out_1 : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ : in STD_LOGIC;
    \o_ifu_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ifu_rready : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    i_ifu_arvalid : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_1\ : in STD_LOGIC;
    p_9_in_3 : in STD_LOGIC;
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_resps[0][2][r][id]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_resps[0][2][r_valid]\ : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    err_resp0 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_3\ : in STD_LOGIC;
    i_ifu_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_ifu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ifu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux : entity is "axi_demux";
end BD_intcon_wrapper_bd_0_0_axi_demux;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux is
  signal \gen_counters[0].cnt_en\ : STD_LOGIC;
  signal \gen_counters[0].mst_select_q_reg[0]_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[10].cnt_en\ : STD_LOGIC;
  signal \gen_counters[11].cnt_en\ : STD_LOGIC;
  signal \gen_counters[12].cnt_en\ : STD_LOGIC;
  signal \gen_counters[13].cnt_en\ : STD_LOGIC;
  signal \gen_counters[14].cnt_en\ : STD_LOGIC;
  signal \gen_counters[15].cnt_en\ : STD_LOGIC;
  signal \gen_counters[1].cnt_en\ : STD_LOGIC;
  signal \gen_counters[1].mst_select_q_reg[1]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[2].cnt_en\ : STD_LOGIC;
  signal \gen_counters[2].mst_select_q_reg[2]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[3].cnt_en\ : STD_LOGIC;
  signal \gen_counters[3].mst_select_q_reg[3]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[4].cnt_en\ : STD_LOGIC;
  signal \gen_counters[4].mst_select_q_reg[4]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[5].cnt_en\ : STD_LOGIC;
  signal \gen_counters[5].mst_select_q_reg[5]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[6].cnt_en\ : STD_LOGIC;
  signal \gen_counters[6].mst_select_q_reg[6]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[7].cnt_en\ : STD_LOGIC;
  signal \gen_counters[7].mst_select_q_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[8].cnt_en\ : STD_LOGIC;
  signal \gen_counters[9].cnt_en\ : STD_LOGIC;
  signal \gen_demux.ar_id_cnt_full\ : STD_LOGIC;
  signal \gen_demux.ar_valid0\ : STD_LOGIC;
  signal \gen_demux.ar_valid34_in\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_16\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_19\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_20\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_21\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_22\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_1\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_10\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_100\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_101\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_102\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_103\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_104\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_105\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_106\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_107\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_108\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_109\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_11\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_110\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_111\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_112\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_113\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_114\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_115\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_12\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_14\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_15\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_16\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_17\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_33\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_34\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_35\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_36\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_6\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_7\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_8\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_9\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_72\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_73\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_76\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_77\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_81\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_84\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_85\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q\ : STD_LOGIC;
  signal \gen_demux.slv_ar_ready\ : STD_LOGIC;
  signal \^gen_spill_reg.a_data_q_reg[ar_select][0]\ : STD_LOGIC;
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal i_ram_rid_1_sn_1 : STD_LOGIC;
  signal i_ram_rid_2_sn_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reqs[0][2][ar][id]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  \gen_spill_reg.a_data_q_reg[ar_select][0]\ <= \^gen_spill_reg.a_data_q_reg[ar_select][0]\;
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  i_ram_rid_1_sp_1 <= i_ram_rid_1_sn_1;
  i_ram_rid_2_sp_1 <= i_ram_rid_2_sn_1;
  \slv_reqs[0][2][ar][id]\(2 downto 0) <= \^slv_reqs[0][2][ar][id]\(2 downto 0);
\gen_demux.i_ar_id_counter\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_84
     port map (
      E(0) => \gen_counters[0].cnt_en\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \gen_arbiter.rr_q_reg[1]\,
      \counter_q_reg[0]_0\(0) => \gen_counters[1].cnt_en\,
      \counter_q_reg[0]_1\(0) => \gen_counters[2].cnt_en\,
      \counter_q_reg[0]_10\(0) => \gen_counters[11].cnt_en\,
      \counter_q_reg[0]_11\(0) => \gen_counters[12].cnt_en\,
      \counter_q_reg[0]_12\(0) => \gen_counters[13].cnt_en\,
      \counter_q_reg[0]_13\(0) => \gen_counters[14].cnt_en\,
      \counter_q_reg[0]_14\(0) => \gen_counters[15].cnt_en\,
      \counter_q_reg[0]_2\(0) => \gen_counters[3].cnt_en\,
      \counter_q_reg[0]_3\(0) => \gen_counters[4].cnt_en\,
      \counter_q_reg[0]_4\(0) => \gen_counters[5].cnt_en\,
      \counter_q_reg[0]_5\(0) => \gen_counters[6].cnt_en\,
      \counter_q_reg[0]_6\(0) => \gen_counters[7].cnt_en\,
      \counter_q_reg[0]_7\(0) => \gen_counters[8].cnt_en\,
      \counter_q_reg[0]_8\(0) => \gen_counters[9].cnt_en\,
      \counter_q_reg[0]_9\(0) => \gen_counters[10].cnt_en\,
      \counter_q_reg[1]\ => \gen_demux.i_ar_id_counter_n_22\,
      \counter_q_reg[1]_0\ => \gen_demux.i_ar_spill_reg_n_1\,
      \counter_q_reg[1]_1\ => \gen_demux.i_ar_spill_reg_n_6\,
      \counter_q_reg[1]_2\ => \gen_demux.i_ar_spill_reg_n_7\,
      \counter_q_reg[1]_3\ => \gen_demux.i_ar_spill_reg_n_8\,
      \counter_q_reg[1]_4\ => \gen_demux.i_ar_spill_reg_n_9\,
      \counter_q_reg[1]_5\ => \gen_demux.i_ar_spill_reg_n_10\,
      \counter_q_reg[1]_6\ => \gen_demux.i_ar_spill_reg_n_11\,
      \counter_q_reg[1]_7\ => \gen_demux.i_ar_spill_reg_n_12\,
      \counter_q_reg[4]\ => \gen_demux.i_ar_spill_reg_n_34\,
      \counter_q_reg[4]_0\ => \gen_demux.i_ar_spill_reg_n_33\,
      \counter_q_reg[4]_1\ => \gen_demux.i_r_mux_n_76\,
      \counter_q_reg[4]_10\ => \gen_demux.i_ar_spill_reg_n_16\,
      \counter_q_reg[4]_11\ => \gen_demux.i_r_mux_n_85\,
      \counter_q_reg[4]_12\ => \gen_demux.i_ar_spill_reg_n_17\,
      \counter_q_reg[4]_13\ => \gen_demux.i_r_mux_n_73\,
      \counter_q_reg[4]_2\ => \gen_demux.i_ar_spill_reg_n_35\,
      \counter_q_reg[4]_3\ => \gen_demux.i_r_mux_n_84\,
      \counter_q_reg[4]_4\ => \gen_demux.i_ar_spill_reg_n_36\,
      \counter_q_reg[4]_5\ => \gen_demux.i_r_mux_n_72\,
      \counter_q_reg[4]_6\ => \gen_demux.i_ar_spill_reg_n_15\,
      \counter_q_reg[4]_7\ => \gen_demux.i_r_mux_n_81\,
      \counter_q_reg[4]_8\ => \gen_demux.i_ar_spill_reg_n_14\,
      \counter_q_reg[4]_9\ => \gen_demux.i_r_mux_n_77\,
      \gen_counters[0].mst_select_q_reg[0][0]_0\ => \gen_demux.i_ar_spill_reg_n_115\,
      \gen_counters[0].mst_select_q_reg[0][1]_0\ => \gen_demux.i_ar_spill_reg_n_114\,
      \gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1][0]_0\ => \gen_demux.i_ar_spill_reg_n_113\,
      \gen_counters[1].mst_select_q_reg[1][1]_0\ => \gen_demux.i_ar_spill_reg_n_112\,
      \gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2][0]_0\ => \gen_demux.i_ar_spill_reg_n_111\,
      \gen_counters[2].mst_select_q_reg[2][1]_0\ => \gen_demux.i_ar_spill_reg_n_110\,
      \gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0) => \gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3][0]_0\ => \gen_demux.i_ar_spill_reg_n_109\,
      \gen_counters[3].mst_select_q_reg[3][1]_0\ => \gen_demux.i_ar_id_counter_n_20\,
      \gen_counters[3].mst_select_q_reg[3][1]_1\ => \gen_demux.i_ar_spill_reg_n_108\,
      \gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0) => \gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4][0]_0\ => \gen_demux.i_ar_spill_reg_n_107\,
      \gen_counters[4].mst_select_q_reg[4][1]_0\ => \gen_demux.i_ar_spill_reg_n_106\,
      \gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0) => \gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5][0]_0\ => \gen_demux.i_ar_spill_reg_n_105\,
      \gen_counters[5].mst_select_q_reg[5][1]_0\ => \gen_demux.i_ar_spill_reg_n_104\,
      \gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0) => \gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6][0]_0\ => \gen_demux.i_ar_spill_reg_n_103\,
      \gen_counters[6].mst_select_q_reg[6][1]_0\ => \gen_demux.i_ar_spill_reg_n_102\,
      \gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0) => \gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7][0]_0\ => \gen_demux.i_ar_spill_reg_n_101\,
      \gen_counters[7].mst_select_q_reg[7][1]_0\ => \gen_demux.i_ar_id_counter_n_21\,
      \gen_counters[7].mst_select_q_reg[7][1]_1\ => \gen_demux.i_ar_spill_reg_n_100\,
      \gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0) => \gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0),
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.ar_valid0\ => \gen_demux.ar_valid0\,
      \gen_demux.ar_valid34_in\ => \gen_demux.ar_valid34_in\,
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.lock_ar_valid_q_i_2\ => \^slv_reqs[0][2][ar][id]\(2),
      \gen_demux.lock_ar_valid_q_i_2_0\ => \^slv_reqs[0][2][ar][id]\(1),
      \gen_demux.lock_ar_valid_q_i_5\ => \^slv_reqs[0][2][ar][id]\(0),
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.i_ar_id_counter_n_16\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \^gen_spill_reg.a_data_q_reg[ar_select][0]\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_spill_reg.b_full_q_reg_0\,
      \gen_demux.lock_ar_valid_q_reg_2\ => \gen_spill_reg.b_full_q_reg_1\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][2]\ => \gen_demux.i_ar_id_counter_n_19\,
      p_0_in(0) => p_0_in(0),
      p_0_in2_out_1 => p_0_in2_out_1,
      p_9_in_3 => p_9_in_3
    );
\gen_demux.i_ar_spill_reg\: entity work.\BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_85\
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => \gen_counters[0].cnt_en\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \gen_demux.i_r_mux_n_76\,
      \counter_q_reg[0]_0\ => \gen_demux.i_r_mux_n_84\,
      \counter_q_reg[0]_1\ => \gen_demux.i_r_mux_n_72\,
      \counter_q_reg[0]_2\ => \gen_demux.i_r_mux_n_81\,
      \counter_q_reg[0]_3\ => \gen_demux.i_r_mux_n_77\,
      \counter_q_reg[0]_4\ => \gen_demux.i_r_mux_n_85\,
      \counter_q_reg[0]_5\ => \gen_demux.i_r_mux_n_73\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\ => \gen_demux.i_ar_id_counter_n_22\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \gen_demux.i_ar_id_counter_n_19\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_5\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_6\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      \gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_7\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_6\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0) => \gen_counters[2].mst_select_q_reg[2]_5\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0) => \gen_counters[3].mst_select_q_reg[3]_4\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0) => \gen_counters[4].mst_select_q_reg[4]_3\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0) => \gen_counters[5].mst_select_q_reg[5]_2\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0) => \gen_counters[6].mst_select_q_reg[6]_1\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0) => \gen_counters[7].mst_select_q_reg[7]_0\(1 downto 0),
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.ar_valid0\ => \gen_demux.ar_valid0\,
      \gen_demux.ar_valid34_in\ => \gen_demux.ar_valid34_in\,
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.lock_ar_valid_q_i_2_0\ => \gen_demux.i_ar_id_counter_n_20\,
      \gen_demux.lock_ar_valid_q_i_2_1\ => \gen_demux.i_ar_id_counter_n_21\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0\(0) => \gen_spill_reg.a_data_q_reg[ar_chan][id][1]\(0),
      \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_1\(0) => \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0\(0),
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_0\ => \gen_demux.i_ar_spill_reg_n_14\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_1\ => \gen_demux.i_ar_spill_reg_n_15\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_2\ => \gen_demux.i_ar_spill_reg_n_16\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_3\ => \gen_demux.i_ar_spill_reg_n_17\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_4\ => \gen_demux.i_ar_spill_reg_n_33\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_5\ => \gen_demux.i_ar_spill_reg_n_34\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_6\ => \gen_demux.i_ar_spill_reg_n_35\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][2]_7\ => \gen_demux.i_ar_spill_reg_n_36\,
      \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ => \gen_spill_reg.a_data_q_reg[ar_select][0]_0\,
      \gen_spill_reg.a_data_q_reg[ar_select][0]_1\ => \^gen_spill_reg.a_data_q_reg[ar_select][0]\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ => \gen_arbiter.rr_q_reg[1]\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ => \^slv_reqs[0][2][ar][id]\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ => \^slv_reqs[0][2][ar][id]\(1),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ => \^slv_reqs[0][2][ar][id]\(2),
      \gen_spill_reg.b_data_q_reg[ar_select][0]_0\ => \gen_demux.i_ar_spill_reg_n_101\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_1\ => \gen_demux.i_ar_spill_reg_n_103\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_2\ => \gen_demux.i_ar_spill_reg_n_105\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_3\ => \gen_demux.i_ar_spill_reg_n_107\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_4\ => \gen_demux.i_ar_spill_reg_n_109\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_5\ => \gen_demux.i_ar_spill_reg_n_111\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_6\ => \gen_demux.i_ar_spill_reg_n_113\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_7\ => \gen_demux.i_ar_spill_reg_n_115\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_0\ => \gen_demux.i_ar_spill_reg_n_100\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_1\ => \gen_demux.i_ar_spill_reg_n_102\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_2\ => \gen_demux.i_ar_spill_reg_n_104\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_3\ => \gen_demux.i_ar_spill_reg_n_106\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_4\ => \gen_demux.i_ar_spill_reg_n_108\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_5\ => \gen_demux.i_ar_spill_reg_n_110\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_6\ => \gen_demux.i_ar_spill_reg_n_112\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_7\ => \gen_demux.i_ar_spill_reg_n_114\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_spill_reg.b_full_q_reg\,
      \gen_spill_reg.b_full_q_reg_1\ => \gen_spill_reg.b_full_q_reg_0\,
      \gen_spill_reg.b_full_q_reg_2\ => \gen_spill_reg.b_full_q_reg_1\,
      i_ifu_araddr(31 downto 0) => i_ifu_araddr(31 downto 0),
      i_ifu_arburst(1 downto 0) => i_ifu_arburst(1 downto 0),
      i_ifu_arcache(3 downto 0) => i_ifu_arcache(3 downto 0),
      i_ifu_arid(2 downto 0) => i_ifu_arid(2 downto 0),
      i_ifu_arlen(7 downto 0) => i_ifu_arlen(7 downto 0),
      i_ifu_arlock => i_ifu_arlock,
      i_ifu_arprot(2 downto 0) => i_ifu_arprot(2 downto 0),
      i_ifu_arqos(3 downto 0) => i_ifu_arqos(3 downto 0),
      i_ifu_arregion(3 downto 0) => i_ifu_arregion(3 downto 0),
      i_ifu_arsize(2 downto 0) => i_ifu_arsize(2 downto 0),
      i_ifu_arvalid => i_ifu_arvalid,
      i_ifu_rready => \gen_demux.i_ar_spill_reg_n_1\,
      i_ifu_rready_0 => \gen_demux.i_ar_spill_reg_n_6\,
      i_ifu_rready_1 => \gen_demux.i_ar_spill_reg_n_7\,
      i_ifu_rready_10(0) => \gen_counters[4].cnt_en\,
      i_ifu_rready_11(0) => \gen_counters[5].cnt_en\,
      i_ifu_rready_12(0) => \gen_counters[6].cnt_en\,
      i_ifu_rready_13(0) => \gen_counters[7].cnt_en\,
      i_ifu_rready_2 => \gen_demux.i_ar_spill_reg_n_8\,
      i_ifu_rready_3 => \gen_demux.i_ar_spill_reg_n_9\,
      i_ifu_rready_4 => \gen_demux.i_ar_spill_reg_n_10\,
      i_ifu_rready_5 => \gen_demux.i_ar_spill_reg_n_11\,
      i_ifu_rready_6 => \gen_demux.i_ar_spill_reg_n_12\,
      i_ifu_rready_7(0) => \gen_counters[1].cnt_en\,
      i_ifu_rready_8(0) => \gen_counters[2].cnt_en\,
      i_ifu_rready_9(0) => \gen_counters[3].cnt_en\,
      o_ifu_arready => o_ifu_arready,
      p_0_in(0) => p_0_in(0),
      p_0_in2_out_0 => p_0_in2_out_0,
      p_0_in2_out_1 => p_0_in2_out_1,
      \slv_reqs[0][2][ar][addr]\(31 downto 0) => \slv_reqs[0][2][ar][addr]\(31 downto 0),
      \slv_reqs[0][2][ar][burst]\(1 downto 0) => \slv_reqs[0][2][ar][burst]\(1 downto 0),
      \slv_reqs[0][2][ar][cache]\(3 downto 0) => \slv_reqs[0][2][ar][cache]\(3 downto 0),
      \slv_reqs[0][2][ar][lock]\ => \slv_reqs[0][2][ar][lock]\,
      \slv_reqs[0][2][ar][prot]\(2 downto 0) => \slv_reqs[0][2][ar][prot]\(2 downto 0),
      \slv_reqs[0][2][ar][qos]\(3 downto 0) => \slv_reqs[0][2][ar][qos]\(3 downto 0),
      \slv_reqs[0][2][ar][region]\(3 downto 0) => \slv_reqs[0][2][ar][region]\(3 downto 0),
      \slv_reqs[0][2][ar][size]\(2 downto 0) => \slv_reqs[0][2][ar][size]\(2 downto 0),
      \slv_reqs[1][2][ar][id]\(0) => \slv_reqs[1][2][ar][id]\(0),
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_1\,
      \write_pointer_q_reg[0]_2\ => \write_pointer_q_reg[0]_2\,
      \write_pointer_q_reg[0]_3\ => \write_pointer_q_reg[0]_3\
    );
\gen_demux.i_r_mux\: entity work.\BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_86\
     port map (
      Q(5 downto 0) => Q(5 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      err_resp0 => err_resp0,
      \gen_arbiter.rr_q_reg[0]_0\ => p_0_in2_out,
      \gen_arbiter.rr_q_reg[1]_0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      \gen_arbiter.rr_q_reg[1]_1\ => \gen_arbiter.rr_q_reg[1]\,
      i_ifu_rready => i_ifu_rready,
      i_ifu_rready_0(0) => \gen_counters[15].cnt_en\,
      i_ifu_rready_1(0) => \gen_counters[11].cnt_en\,
      i_ifu_rready_10 => \gen_demux.i_r_mux_n_81\,
      i_ifu_rready_11(0) => \gen_counters[14].cnt_en\,
      i_ifu_rready_12(0) => \gen_counters[10].cnt_en\,
      i_ifu_rready_13 => \gen_demux.i_r_mux_n_84\,
      i_ifu_rready_14 => \gen_demux.i_r_mux_n_85\,
      i_ifu_rready_15 => i_ifu_rready_0,
      i_ifu_rready_2 => \gen_demux.i_r_mux_n_72\,
      i_ifu_rready_3 => \gen_demux.i_r_mux_n_73\,
      i_ifu_rready_4(0) => \gen_counters[13].cnt_en\,
      i_ifu_rready_5(0) => \gen_counters[9].cnt_en\,
      i_ifu_rready_6 => \gen_demux.i_r_mux_n_76\,
      i_ifu_rready_7 => \gen_demux.i_r_mux_n_77\,
      i_ifu_rready_8(0) => \gen_counters[12].cnt_en\,
      i_ifu_rready_9(0) => \gen_counters[8].cnt_en\,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      i_ram_rid_0_sp_1 => i_ram_rid_0_sn_1,
      i_ram_rid_1_sp_1 => i_ram_rid_1_sn_1,
      i_ram_rid_2_sp_1 => i_ram_rid_2_sn_1,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      io_rvalid => io_rvalid,
      o_ifu_rdata(63 downto 0) => o_ifu_rdata(63 downto 0),
      \o_ifu_rdata[63]\(63 downto 0) => \o_ifu_rdata[63]\(63 downto 0),
      o_ifu_rresp(1 downto 0) => o_ifu_rresp(1 downto 0),
      p_0_in(0) => p_0_in(0),
      p_9_in => p_9_in,
      r_busy_q_reg => r_busy_q_reg,
      \slv_resps[0][2][r][id]\(2 downto 0) => \slv_resps[0][2][r][id]\(2 downto 0),
      \slv_resps[0][2][r_valid]\ => \slv_resps[0][2][r_valid]\
    );
\gen_demux.lock_ar_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \gen_arbiter.rr_q_reg[1]\,
      D => \gen_demux.i_ar_id_counter_n_16\,
      Q => \gen_demux.lock_ar_valid_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux_1 is
  port (
    rst_ni_wrapper_0 : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[1][2][ar][id]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[1][2][aw][id]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_chan][id][3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_lsu_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.rr_q_reg[0]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : out STD_LOGIC;
    o_lsu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC;
    o_lsu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \bid_reg[0]\ : out STD_LOGIC;
    \bid_reg[1]\ : out STD_LOGIC;
    \bid_reg[3]\ : out STD_LOGIC;
    \rid_reg[3]\ : out STD_LOGIC;
    \rid_reg[2]\ : out STD_LOGIC;
    \rid_reg[0]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][id][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_wlast_0 : out STD_LOGIC;
    write_pointer_q0 : out STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_rready_0 : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]\ : out STD_LOGIC;
    \gen_demux.slv_aw_chan_select[aw_select]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_demux.lock_aw_valid_q_reg_0\ : out STD_LOGIC;
    o_lsu_wready : out STD_LOGIC;
    \mem_q_reg[9][0]\ : out STD_LOGIC;
    \slv_reqs[1][2][aw_valid]\ : out STD_LOGIC;
    o_lsu_awready : out STD_LOGIC;
    \slv_reqs[1][1][aw][lock]\ : out STD_LOGIC;
    o_lsu_bvalid : out STD_LOGIC;
    i_lsu_bready_0 : out STD_LOGIC;
    \bid_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \mem_q_reg[9][0]_0\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][1]\ : out STD_LOGIC;
    o_lsu_arready : out STD_LOGIC;
    o_lsu_rlast : out STD_LOGIC;
    o_lsu_rvalid : out STD_LOGIC;
    o_lsu_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[1][1][aw][size]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][burst]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[1][1][aw][cache]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][prot]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][qos]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][region]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][addr]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reqs[1][1][aw][len]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reqs[1][1][ar][addr]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ : out STD_LOGIC;
    i_lsu_rready_1 : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ : out STD_LOGIC;
    \gen_arbiter.data_nodes[1][addr]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \gen_arbiter.data_nodes[1][region]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][qos]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][prot]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.data_nodes[1][cache]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][lock]\ : out STD_LOGIC;
    \gen_arbiter.data_nodes[1][burst]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.data_nodes[1][size]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\ : out STD_LOGIC;
    i_lsu_rready_2 : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    i_lsu_awlock : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    i_lsu_arlock : in STD_LOGIC;
    i_lsu_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reqs[0][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in2_out : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : in STD_LOGIC;
    p_0_in2_out_0 : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ : in STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[aw_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ : in STD_LOGIC;
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \o_lsu_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \gen_demux.lock_aw_valid_q_reg_1\ : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_resps[1][2][r][id]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    \mem_q_reg[1][3]\ : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    \mem_q_reg[1][1]\ : in STD_LOGIC;
    \mem_q_reg[1][2]\ : in STD_LOGIC;
    \mem_q_reg[1][3]_0\ : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    err_resp0 : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    \counter_q_reg[0]_0\ : in STD_LOGIC;
    \counter_q_reg[0]_1\ : in STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_select][0]\ : in STD_LOGIC;
    \slv_resps[1][0][aw_ready]\ : in STD_LOGIC;
    \slv_resps[1][1][aw_ready]\ : in STD_LOGIC;
    \slv_resps[1][2][w_ready]\ : in STD_LOGIC;
    \read_pointer_q_reg[3]\ : in STD_LOGIC;
    o_lsu_wready_0 : in STD_LOGIC;
    o_lsu_wready_1 : in STD_LOGIC;
    i_lsu_awvalid : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_resps[1][2][b][id]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    io_bvalid : in STD_LOGIC;
    i_ram_bvalid : in STD_LOGIC;
    i_lsu_arvalid : in STD_LOGIC;
    \slv_resps[1][2][r_valid]\ : in STD_LOGIC;
    i_ram_rlast : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_6\ : in STD_LOGIC;
    p_9_in_4 : in STD_LOGIC;
    p_0_in2_out_5 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_8\ : in STD_LOGIC;
    \slv_reqs[0][2][ar][addr]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \slv_reqs[0][2][ar][region]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][qos]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][prot]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[0][2][ar][cache]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[0][2][ar][lock]\ : in STD_LOGIC;
    \slv_reqs[0][2][ar][burst]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[0][2][ar][size]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_10\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_3\ : in STD_LOGIC;
    i_lsu_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux_1 : entity is "axi_demux";
end BD_intcon_wrapper_bd_0_0_axi_demux_1;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux_1 is
  signal \gen_counters[0].cnt_en\ : STD_LOGIC;
  signal \gen_counters[0].cnt_en_16\ : STD_LOGIC;
  signal \gen_counters[0].mst_select_q_reg[0]_31\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[0].mst_select_q_reg[0]_57\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[10].cnt_en\ : STD_LOGIC;
  signal \gen_counters[10].cnt_en_10\ : STD_LOGIC;
  signal \gen_counters[10].mst_select_q_reg[10]_21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[10].mst_select_q_reg[10]_47\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[11].cnt_en\ : STD_LOGIC;
  signal \gen_counters[11].cnt_en_11\ : STD_LOGIC;
  signal \gen_counters[11].mst_select_q_reg[11]_20\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[11].mst_select_q_reg[11]_46\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[12].cnt_en\ : STD_LOGIC;
  signal \gen_counters[12].cnt_en_12\ : STD_LOGIC;
  signal \gen_counters[12].mst_select_q_reg[12]_19\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[12].mst_select_q_reg[12]_45\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[13].cnt_en\ : STD_LOGIC;
  signal \gen_counters[13].cnt_en_17\ : STD_LOGIC;
  signal \gen_counters[13].mst_select_q_reg[13]_18\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[13].mst_select_q_reg[13]_44\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[14].cnt_en\ : STD_LOGIC;
  signal \gen_counters[14].cnt_en_13\ : STD_LOGIC;
  signal \gen_counters[14].mst_select_q_reg[14]_17\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[14].mst_select_q_reg[14]_43\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[15].cnt_en\ : STD_LOGIC;
  signal \gen_counters[15].cnt_en_14\ : STD_LOGIC;
  signal \gen_counters[15].mst_select_q_reg[15]_16\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[15].mst_select_q_reg[15]_42\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[1].cnt_en\ : STD_LOGIC;
  signal \gen_counters[1].cnt_en_2\ : STD_LOGIC;
  signal \gen_counters[1].mst_select_q_reg[1]_30\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[1].mst_select_q_reg[1]_56\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[2].cnt_en\ : STD_LOGIC;
  signal \gen_counters[2].cnt_en_3\ : STD_LOGIC;
  signal \gen_counters[2].mst_select_q_reg[2]_29\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[2].mst_select_q_reg[2]_55\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[3].cnt_en\ : STD_LOGIC;
  signal \gen_counters[3].cnt_en_4\ : STD_LOGIC;
  signal \gen_counters[3].mst_select_q_reg[3]_28\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[3].mst_select_q_reg[3]_54\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[4].cnt_en\ : STD_LOGIC;
  signal \gen_counters[4].cnt_en_5\ : STD_LOGIC;
  signal \gen_counters[4].mst_select_q_reg[4]_27\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[4].mst_select_q_reg[4]_53\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[5].cnt_en\ : STD_LOGIC;
  signal \gen_counters[5].cnt_en_6\ : STD_LOGIC;
  signal \gen_counters[5].mst_select_q_reg[5]_26\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[5].mst_select_q_reg[5]_52\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[6].cnt_en\ : STD_LOGIC;
  signal \gen_counters[6].cnt_en_7\ : STD_LOGIC;
  signal \gen_counters[6].mst_select_q_reg[6]_25\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[6].mst_select_q_reg[6]_51\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[7].cnt_en\ : STD_LOGIC;
  signal \gen_counters[7].cnt_en_8\ : STD_LOGIC;
  signal \gen_counters[7].mst_select_q_reg[7]_24\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[7].mst_select_q_reg[7]_50\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[8].cnt_en\ : STD_LOGIC;
  signal \gen_counters[8].cnt_en_9\ : STD_LOGIC;
  signal \gen_counters[8].mst_select_q_reg[8]_23\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[8].mst_select_q_reg[8]_49\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[9].cnt_en\ : STD_LOGIC;
  signal \gen_counters[9].cnt_en_15\ : STD_LOGIC;
  signal \gen_counters[9].mst_select_q_reg[9]_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[9].mst_select_q_reg[9]_48\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_demux.i_ar_id_counter_n_32\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_33\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_34\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_35\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_36\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_37\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_38\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_39\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_40\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_41\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_42\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_43\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_44\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_45\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_46\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_47\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_48\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_49\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_50\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_51\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_52\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_53\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_54\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_55\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_56\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_57\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_58\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_59\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_60\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_61\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_62\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_63\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_64\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_65\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_66\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_67\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_68\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_69\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_70\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_10\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_11\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_12\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_13\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_132\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_133\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_134\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_135\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_136\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_137\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_138\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_139\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_14\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_140\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_141\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_142\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_143\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_144\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_145\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_146\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_147\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_148\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_149\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_15\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_150\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_151\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_152\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_153\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_154\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_155\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_156\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_157\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_158\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_159\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_16\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_160\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_161\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_162\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_163\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_17\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_18\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_19\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_20\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_3\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_39\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_43\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_44\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_47\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_48\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_49\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_51\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_52\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_53\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_54\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_55\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_56\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_57\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_58\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_59\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_6\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_60\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_61\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_62\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_63\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_64\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_65\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_7\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_8\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_9\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_32\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_33\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_34\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_35\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_36\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_37\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_38\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_39\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_40\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_41\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_42\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_43\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_44\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_45\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_46\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_47\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_48\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_49\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_50\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_51\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_52\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_53\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_54\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_55\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_56\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_57\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_58\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_59\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_60\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_61\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_62\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_63\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_64\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_66\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_67\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_68\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_69\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_70\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_71\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_1\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_10\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_11\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_12\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_13\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_137\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_138\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_139\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_14\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_140\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_141\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_142\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_143\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_144\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_145\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_146\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_147\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_148\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_149\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_15\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_150\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_151\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_152\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_153\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_154\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_155\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_156\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_157\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_158\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_159\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_16\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_160\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_161\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_162\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_163\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_164\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_165\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_166\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_167\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_168\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_169\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_17\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_170\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_171\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_172\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_173\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_174\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_2\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_24\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_25\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_3\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_46\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_47\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_48\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_5\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_50\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_51\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_52\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_54\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_56\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_57\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_58\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_59\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_6\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_60\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_61\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_62\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_63\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_64\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_65\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_66\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_67\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_7\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_8\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_9\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_10\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_11\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_12\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_13\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_14\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_15\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_16\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_17\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_18\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_19\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_20\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_21\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_22\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_4\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_8\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_9\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_67\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_70\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_71\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_72\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_73\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_74\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_75\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_76\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_77\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_78\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_79\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_80\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_81\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_82\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_83\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_84\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_85\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_86\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_87\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_88\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_89\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_90\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_91\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_92\ : STD_LOGIC;
  signal \gen_demux.i_w_fifo_n_13\ : STD_LOGIC;
  signal \gen_demux.i_w_fifo_n_7\ : STD_LOGIC;
  signal \gen_demux.i_w_fifo_n_8\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q\ : STD_LOGIC;
  signal \^gen_demux.lock_aw_valid_q_reg_0\ : STD_LOGIC;
  signal \^gen_demux.slv_aw_chan_select[aw_select]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_q : STD_LOGIC;
  signal \mem_q_reg[5]_36\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[7]_34\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[9]_32\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal read_pointer_q0 : STD_LOGIC;
  signal \^rst_ni_wrapper_0\ : STD_LOGIC;
  signal \^slv_reqs[1][2][ar][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^slv_reqs[1][2][aw][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal status_cnt_n : STD_LOGIC;
  signal write_pointer_q0_1 : STD_LOGIC;
begin
  \gen_demux.lock_aw_valid_q_reg_0\ <= \^gen_demux.lock_aw_valid_q_reg_0\;
  \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) <= \^gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0);
  rst_ni_wrapper_0 <= \^rst_ni_wrapper_0\;
  \slv_reqs[1][2][ar][id]\(3 downto 0) <= \^slv_reqs[1][2][ar][id]\(3 downto 0);
  \slv_reqs[1][2][aw][id]\(3 downto 0) <= \^slv_reqs[1][2][aw][id]\(3 downto 0);
\gen_demux.i_ar_id_counter\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_42
     port map (
      E(0) => \gen_counters[0].cnt_en\,
      Q(1) => \gen_demux.i_ar_id_counter_n_32\,
      Q(0) => \gen_demux.i_ar_id_counter_n_33\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\(0) => \gen_counters[1].cnt_en\,
      \counter_q_reg[0]_0\(0) => \gen_counters[2].cnt_en\,
      \counter_q_reg[0]_1\(0) => \gen_counters[3].cnt_en\,
      \counter_q_reg[0]_10\(0) => \gen_counters[12].cnt_en\,
      \counter_q_reg[0]_11\(0) => \gen_counters[13].cnt_en\,
      \counter_q_reg[0]_12\(0) => \gen_counters[14].cnt_en\,
      \counter_q_reg[0]_13\(0) => \gen_counters[15].cnt_en\,
      \counter_q_reg[0]_2\(0) => \gen_counters[4].cnt_en\,
      \counter_q_reg[0]_3\(0) => \gen_counters[5].cnt_en\,
      \counter_q_reg[0]_4\(0) => \gen_counters[6].cnt_en\,
      \counter_q_reg[0]_5\(0) => \gen_counters[7].cnt_en\,
      \counter_q_reg[0]_6\(0) => \gen_counters[8].cnt_en\,
      \counter_q_reg[0]_7\(0) => \gen_counters[9].cnt_en\,
      \counter_q_reg[0]_8\(0) => \gen_counters[10].cnt_en\,
      \counter_q_reg[0]_9\(0) => \gen_counters[11].cnt_en\,
      \counter_q_reg[1]\(1) => \gen_demux.i_ar_id_counter_n_34\,
      \counter_q_reg[1]\(0) => \gen_demux.i_ar_id_counter_n_35\,
      \counter_q_reg[1]_0\(1) => \gen_demux.i_ar_id_counter_n_36\,
      \counter_q_reg[1]_0\(0) => \gen_demux.i_ar_id_counter_n_37\,
      \counter_q_reg[1]_1\(1) => \gen_demux.i_ar_id_counter_n_38\,
      \counter_q_reg[1]_1\(0) => \gen_demux.i_ar_id_counter_n_39\,
      \counter_q_reg[1]_10\(1) => \gen_demux.i_ar_id_counter_n_56\,
      \counter_q_reg[1]_10\(0) => \gen_demux.i_ar_id_counter_n_57\,
      \counter_q_reg[1]_11\(1) => \gen_demux.i_ar_id_counter_n_58\,
      \counter_q_reg[1]_11\(0) => \gen_demux.i_ar_id_counter_n_59\,
      \counter_q_reg[1]_12\(1) => \gen_demux.i_ar_id_counter_n_60\,
      \counter_q_reg[1]_12\(0) => \gen_demux.i_ar_id_counter_n_61\,
      \counter_q_reg[1]_13\(1) => \gen_demux.i_ar_id_counter_n_62\,
      \counter_q_reg[1]_13\(0) => \gen_demux.i_ar_id_counter_n_63\,
      \counter_q_reg[1]_14\ => \gen_demux.i_r_mux_n_83\,
      \counter_q_reg[1]_15\ => \gen_demux.i_r_mux_n_77\,
      \counter_q_reg[1]_16\ => \gen_demux.i_ar_spill_reg_n_44\,
      \counter_q_reg[1]_17\ => \gen_demux.i_ar_spill_reg_n_6\,
      \counter_q_reg[1]_18\ => \gen_demux.i_ar_spill_reg_n_7\,
      \counter_q_reg[1]_19\ => \gen_demux.i_r_mux_n_78\,
      \counter_q_reg[1]_2\(1) => \gen_demux.i_ar_id_counter_n_40\,
      \counter_q_reg[1]_2\(0) => \gen_demux.i_ar_id_counter_n_41\,
      \counter_q_reg[1]_20\ => \gen_demux.i_r_mux_n_75\,
      \counter_q_reg[1]_21\ => \gen_demux.i_ar_spill_reg_n_52\,
      \counter_q_reg[1]_22\ => \gen_demux.i_ar_spill_reg_n_10\,
      \counter_q_reg[1]_23\ => \gen_demux.i_ar_spill_reg_n_11\,
      \counter_q_reg[1]_24\ => \gen_demux.i_ar_spill_reg_n_12\,
      \counter_q_reg[1]_25\ => \gen_demux.i_ar_spill_reg_n_13\,
      \counter_q_reg[1]_26\ => \gen_demux.i_r_mux_n_73\,
      \counter_q_reg[1]_27\ => \gen_demux.i_r_mux_n_67\,
      \counter_q_reg[1]_28\ => \gen_demux.i_ar_spill_reg_n_58\,
      \counter_q_reg[1]_29\ => \gen_demux.i_ar_spill_reg_n_15\,
      \counter_q_reg[1]_3\(1) => \gen_demux.i_ar_id_counter_n_42\,
      \counter_q_reg[1]_3\(0) => \gen_demux.i_ar_id_counter_n_43\,
      \counter_q_reg[1]_30\ => \gen_demux.i_r_mux_n_88\,
      \counter_q_reg[1]_31\ => \gen_demux.i_ar_spill_reg_n_61\,
      \counter_q_reg[1]_32\ => \gen_demux.i_ar_spill_reg_n_17\,
      \counter_q_reg[1]_33\ => \gen_demux.i_ar_spill_reg_n_18\,
      \counter_q_reg[1]_34\ => \gen_demux.i_ar_spill_reg_n_19\,
      \counter_q_reg[1]_35\ => \gen_demux.i_ar_spill_reg_n_20\,
      \counter_q_reg[1]_4\(1) => \gen_demux.i_ar_id_counter_n_44\,
      \counter_q_reg[1]_4\(0) => \gen_demux.i_ar_id_counter_n_45\,
      \counter_q_reg[1]_5\(1) => \gen_demux.i_ar_id_counter_n_46\,
      \counter_q_reg[1]_5\(0) => \gen_demux.i_ar_id_counter_n_47\,
      \counter_q_reg[1]_6\(1) => \gen_demux.i_ar_id_counter_n_48\,
      \counter_q_reg[1]_6\(0) => \gen_demux.i_ar_id_counter_n_49\,
      \counter_q_reg[1]_7\(1) => \gen_demux.i_ar_id_counter_n_50\,
      \counter_q_reg[1]_7\(0) => \gen_demux.i_ar_id_counter_n_51\,
      \counter_q_reg[1]_8\(1) => \gen_demux.i_ar_id_counter_n_52\,
      \counter_q_reg[1]_8\(0) => \gen_demux.i_ar_id_counter_n_53\,
      \counter_q_reg[1]_9\(1) => \gen_demux.i_ar_id_counter_n_54\,
      \counter_q_reg[1]_9\(0) => \gen_demux.i_ar_id_counter_n_55\,
      \counter_q_reg[3]\ => \gen_demux.i_ar_id_counter_n_64\,
      \counter_q_reg[3]_0\ => \gen_demux.i_ar_spill_reg_n_3\,
      \counter_q_reg[3]_1\ => \gen_demux.i_r_mux_n_82\,
      \counter_q_reg[3]_2\ => \gen_demux.i_ar_spill_reg_n_9\,
      \counter_q_reg[3]_3\ => \gen_demux.i_r_mux_n_72\,
      \counter_q_reg[3]_4\ => \gen_demux.i_ar_spill_reg_n_16\,
      \counter_q_reg[4]\ => \^rst_ni_wrapper_0\,
      \counter_q_reg[4]_0\ => \gen_demux.i_ar_spill_reg_n_43\,
      \counter_q_reg[4]_1\ => \gen_demux.i_ar_spill_reg_n_47\,
      \counter_q_reg[4]_10\ => \gen_demux.i_ar_spill_reg_n_57\,
      \counter_q_reg[4]_11\ => \gen_demux.i_ar_spill_reg_n_14\,
      \counter_q_reg[4]_12\ => \gen_demux.i_ar_spill_reg_n_59\,
      \counter_q_reg[4]_13\ => \gen_demux.i_ar_spill_reg_n_60\,
      \counter_q_reg[4]_14\ => \gen_demux.i_ar_spill_reg_n_62\,
      \counter_q_reg[4]_15\ => \gen_demux.i_ar_spill_reg_n_63\,
      \counter_q_reg[4]_16\ => \gen_demux.i_ar_spill_reg_n_64\,
      \counter_q_reg[4]_17\ => \gen_demux.i_ar_spill_reg_n_65\,
      \counter_q_reg[4]_2\ => \gen_demux.i_ar_spill_reg_n_48\,
      \counter_q_reg[4]_3\ => \gen_demux.i_ar_spill_reg_n_49\,
      \counter_q_reg[4]_4\ => \gen_demux.i_ar_spill_reg_n_8\,
      \counter_q_reg[4]_5\ => \gen_demux.i_ar_spill_reg_n_51\,
      \counter_q_reg[4]_6\ => \gen_demux.i_ar_spill_reg_n_53\,
      \counter_q_reg[4]_7\ => \gen_demux.i_ar_spill_reg_n_54\,
      \counter_q_reg[4]_8\ => \gen_demux.i_ar_spill_reg_n_55\,
      \counter_q_reg[4]_9\ => \gen_demux.i_ar_spill_reg_n_56\,
      \gen_counters[0].mst_select_q_reg[0][0]_0\ => \gen_demux.i_ar_spill_reg_n_162\,
      \gen_counters[0].mst_select_q_reg[0][1]_0\ => \gen_demux.i_ar_spill_reg_n_163\,
      \gen_counters[0].mst_select_q_reg[0]_57\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_57\(1 downto 0),
      \gen_counters[10].mst_select_q_reg[10][0]_0\ => \gen_demux.i_ar_spill_reg_n_142\,
      \gen_counters[10].mst_select_q_reg[10][1]_0\ => \gen_demux.i_ar_spill_reg_n_143\,
      \gen_counters[10].mst_select_q_reg[10]_47\(1 downto 0) => \gen_counters[10].mst_select_q_reg[10]_47\(1 downto 0),
      \gen_counters[11].mst_select_q_reg[11][0]_0\ => \gen_demux.i_ar_id_counter_n_69\,
      \gen_counters[11].mst_select_q_reg[11][0]_1\ => \gen_demux.i_ar_spill_reg_n_140\,
      \gen_counters[11].mst_select_q_reg[11][1]_0\ => \gen_demux.i_ar_spill_reg_n_141\,
      \gen_counters[11].mst_select_q_reg[11]_46\(1 downto 0) => \gen_counters[11].mst_select_q_reg[11]_46\(1 downto 0),
      \gen_counters[12].mst_select_q_reg[12][0]_0\ => \gen_demux.i_ar_spill_reg_n_138\,
      \gen_counters[12].mst_select_q_reg[12][1]_0\ => \gen_demux.i_ar_spill_reg_n_139\,
      \gen_counters[12].mst_select_q_reg[12]_45\(1 downto 0) => \gen_counters[12].mst_select_q_reg[12]_45\(1 downto 0),
      \gen_counters[13].mst_select_q_reg[13][0]_0\ => \gen_demux.i_ar_spill_reg_n_136\,
      \gen_counters[13].mst_select_q_reg[13][1]_0\ => \gen_demux.i_ar_spill_reg_n_137\,
      \gen_counters[13].mst_select_q_reg[13]_44\(1 downto 0) => \gen_counters[13].mst_select_q_reg[13]_44\(1 downto 0),
      \gen_counters[14].mst_select_q_reg[14][0]_0\ => \gen_demux.i_ar_spill_reg_n_134\,
      \gen_counters[14].mst_select_q_reg[14][1]_0\ => \gen_demux.i_ar_spill_reg_n_135\,
      \gen_counters[14].mst_select_q_reg[14]_43\(1 downto 0) => \gen_counters[14].mst_select_q_reg[14]_43\(1 downto 0),
      \gen_counters[15].mst_select_q_reg[15][0]_0\ => \gen_demux.i_ar_id_counter_n_67\,
      \gen_counters[15].mst_select_q_reg[15][0]_1\ => \gen_demux.i_ar_id_counter_n_68\,
      \gen_counters[15].mst_select_q_reg[15][0]_2\ => \gen_demux.i_ar_spill_reg_n_132\,
      \gen_counters[15].mst_select_q_reg[15][1]_0\ => \gen_demux.i_ar_spill_reg_n_133\,
      \gen_counters[15].mst_select_q_reg[15]_42\(1 downto 0) => \gen_counters[15].mst_select_q_reg[15]_42\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1][0]_0\ => \gen_demux.i_ar_spill_reg_n_160\,
      \gen_counters[1].mst_select_q_reg[1][1]_0\ => \gen_demux.i_ar_spill_reg_n_161\,
      \gen_counters[1].mst_select_q_reg[1]_56\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_56\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2][0]_0\ => \gen_demux.i_ar_spill_reg_n_158\,
      \gen_counters[2].mst_select_q_reg[2][1]_0\ => \gen_demux.i_ar_spill_reg_n_159\,
      \gen_counters[2].mst_select_q_reg[2]_55\(1 downto 0) => \gen_counters[2].mst_select_q_reg[2]_55\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3][0]_0\ => \gen_demux.i_ar_spill_reg_n_156\,
      \gen_counters[3].mst_select_q_reg[3][1]_0\ => \gen_demux.i_ar_id_counter_n_66\,
      \gen_counters[3].mst_select_q_reg[3][1]_1\ => \gen_demux.i_ar_spill_reg_n_157\,
      \gen_counters[3].mst_select_q_reg[3]_54\(1 downto 0) => \gen_counters[3].mst_select_q_reg[3]_54\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4][0]_0\ => \gen_demux.i_ar_spill_reg_n_154\,
      \gen_counters[4].mst_select_q_reg[4][1]_0\ => \gen_demux.i_ar_spill_reg_n_155\,
      \gen_counters[4].mst_select_q_reg[4]_53\(1 downto 0) => \gen_counters[4].mst_select_q_reg[4]_53\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5][0]_0\ => \gen_demux.i_ar_spill_reg_n_152\,
      \gen_counters[5].mst_select_q_reg[5][1]_0\ => \gen_demux.i_ar_spill_reg_n_153\,
      \gen_counters[5].mst_select_q_reg[5]_52\(1 downto 0) => \gen_counters[5].mst_select_q_reg[5]_52\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6][0]_0\ => \gen_demux.i_ar_spill_reg_n_150\,
      \gen_counters[6].mst_select_q_reg[6][1]_0\ => \gen_demux.i_ar_spill_reg_n_151\,
      \gen_counters[6].mst_select_q_reg[6]_51\(1 downto 0) => \gen_counters[6].mst_select_q_reg[6]_51\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7][0]_0\ => \gen_demux.i_ar_spill_reg_n_148\,
      \gen_counters[7].mst_select_q_reg[7][1]_0\ => \gen_demux.i_ar_id_counter_n_65\,
      \gen_counters[7].mst_select_q_reg[7][1]_1\ => \gen_demux.i_ar_spill_reg_n_149\,
      \gen_counters[7].mst_select_q_reg[7]_50\(1 downto 0) => \gen_counters[7].mst_select_q_reg[7]_50\(1 downto 0),
      \gen_counters[8].mst_select_q_reg[8][0]_0\ => \gen_demux.i_ar_spill_reg_n_146\,
      \gen_counters[8].mst_select_q_reg[8][1]_0\ => \gen_demux.i_ar_spill_reg_n_147\,
      \gen_counters[8].mst_select_q_reg[8]_49\(1 downto 0) => \gen_counters[8].mst_select_q_reg[8]_49\(1 downto 0),
      \gen_counters[9].mst_select_q_reg[9][0]_0\ => \gen_demux.i_ar_spill_reg_n_144\,
      \gen_counters[9].mst_select_q_reg[9][1]_0\ => \gen_demux.i_ar_spill_reg_n_145\,
      \gen_counters[9].mst_select_q_reg[9]_48\(1 downto 0) => \gen_counters[9].mst_select_q_reg[9]_48\(1 downto 0),
      \gen_demux.lock_ar_valid_q_i_2__0\ => \^slv_reqs[1][2][ar][id]\(2),
      \gen_demux.lock_ar_valid_q_i_2__0_0\ => \^slv_reqs[1][2][ar][id]\(3),
      \gen_demux.lock_ar_valid_q_i_7_0\ => \^slv_reqs[1][2][ar][id]\(1),
      \gen_demux.lock_ar_valid_q_i_7_1\ => \^slv_reqs[1][2][ar][id]\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\ => \gen_demux.i_ar_id_counter_n_70\,
      p_0_in(0) => p_0_in(2)
    );
\gen_demux.i_ar_spill_reg\: entity work.\BD_intcon_wrapper_bd_0_0_spill_register__parameterized2_43\
     port map (
      E(0) => \gen_counters[0].cnt_en\,
      Q(1) => \gen_demux.i_ar_id_counter_n_32\,
      Q(0) => \gen_demux.i_ar_id_counter_n_33\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \gen_demux.i_ar_spill_reg_n_43\,
      \counter_q_reg[0]_0\ => \gen_demux.i_ar_spill_reg_n_47\,
      \counter_q_reg[0]_1\ => \gen_demux.i_ar_spill_reg_n_48\,
      \counter_q_reg[0]_10\ => \gen_demux.i_ar_spill_reg_n_60\,
      \counter_q_reg[0]_11\ => \gen_demux.i_ar_spill_reg_n_62\,
      \counter_q_reg[0]_12\ => \gen_demux.i_ar_spill_reg_n_63\,
      \counter_q_reg[0]_13\ => \gen_demux.i_ar_spill_reg_n_64\,
      \counter_q_reg[0]_14\ => \gen_demux.i_ar_spill_reg_n_65\,
      \counter_q_reg[0]_15\ => \gen_demux.i_r_mux_n_83\,
      \counter_q_reg[0]_16\ => \gen_demux.i_r_mux_n_77\,
      \counter_q_reg[0]_17\ => \gen_demux.i_r_mux_n_75\,
      \counter_q_reg[0]_18\ => \gen_demux.i_r_mux_n_73\,
      \counter_q_reg[0]_19\ => \gen_demux.i_r_mux_n_78\,
      \counter_q_reg[0]_2\ => \gen_demux.i_ar_spill_reg_n_49\,
      \counter_q_reg[0]_20\ => \gen_demux.i_r_mux_n_71\,
      \counter_q_reg[0]_21\ => \gen_demux.i_r_mux_n_67\,
      \counter_q_reg[0]_22\ => \gen_demux.i_r_mux_n_88\,
      \counter_q_reg[0]_23\ => \counter_q_reg[0]_0\,
      \counter_q_reg[0]_24\ => \counter_q_reg[0]_1\,
      \counter_q_reg[0]_3\ => \gen_demux.i_ar_spill_reg_n_51\,
      \counter_q_reg[0]_4\ => \gen_demux.i_ar_spill_reg_n_53\,
      \counter_q_reg[0]_5\ => \gen_demux.i_ar_spill_reg_n_54\,
      \counter_q_reg[0]_6\ => \gen_demux.i_ar_spill_reg_n_55\,
      \counter_q_reg[0]_7\ => \gen_demux.i_ar_spill_reg_n_56\,
      \counter_q_reg[0]_8\ => \gen_demux.i_ar_spill_reg_n_57\,
      \counter_q_reg[0]_9\ => \gen_demux.i_ar_spill_reg_n_59\,
      \counter_q_reg[4]\ => \gen_demux.i_r_mux_n_87\,
      \counter_q_reg[4]_0\(1) => \gen_demux.i_ar_id_counter_n_56\,
      \counter_q_reg[4]_0\(0) => \gen_demux.i_ar_id_counter_n_57\,
      \counter_q_reg[4]_1\ => \gen_demux.i_r_mux_n_86\,
      \counter_q_reg[4]_10\ => \gen_demux.i_r_mux_n_79\,
      \counter_q_reg[4]_11\(1) => \gen_demux.i_ar_id_counter_n_38\,
      \counter_q_reg[4]_11\(0) => \gen_demux.i_ar_id_counter_n_39\,
      \counter_q_reg[4]_12\ => \gen_demux.i_r_mux_n_76\,
      \counter_q_reg[4]_13\(1) => \gen_demux.i_ar_id_counter_n_40\,
      \counter_q_reg[4]_13\(0) => \gen_demux.i_ar_id_counter_n_41\,
      \counter_q_reg[4]_14\ => \gen_demux.i_r_mux_n_74\,
      \counter_q_reg[4]_15\(1) => \gen_demux.i_ar_id_counter_n_42\,
      \counter_q_reg[4]_15\(0) => \gen_demux.i_ar_id_counter_n_43\,
      \counter_q_reg[4]_16\ => \gen_demux.i_r_mux_n_72\,
      \counter_q_reg[4]_17\(1) => \gen_demux.i_ar_id_counter_n_44\,
      \counter_q_reg[4]_17\(0) => \gen_demux.i_ar_id_counter_n_45\,
      \counter_q_reg[4]_18\ => \gen_demux.i_r_mux_n_70\,
      \counter_q_reg[4]_19\(1) => \gen_demux.i_ar_id_counter_n_46\,
      \counter_q_reg[4]_19\(0) => \gen_demux.i_ar_id_counter_n_47\,
      \counter_q_reg[4]_2\(1) => \gen_demux.i_ar_id_counter_n_58\,
      \counter_q_reg[4]_2\(0) => \gen_demux.i_ar_id_counter_n_59\,
      \counter_q_reg[4]_20\ => \gen_demux.i_r_mux_n_92\,
      \counter_q_reg[4]_21\(1) => \gen_demux.i_ar_id_counter_n_48\,
      \counter_q_reg[4]_21\(0) => \gen_demux.i_ar_id_counter_n_49\,
      \counter_q_reg[4]_22\ => \gen_demux.i_r_mux_n_91\,
      \counter_q_reg[4]_23\(1) => \gen_demux.i_ar_id_counter_n_50\,
      \counter_q_reg[4]_23\(0) => \gen_demux.i_ar_id_counter_n_51\,
      \counter_q_reg[4]_24\ => \gen_demux.i_r_mux_n_90\,
      \counter_q_reg[4]_25\(1) => \gen_demux.i_ar_id_counter_n_52\,
      \counter_q_reg[4]_25\(0) => \gen_demux.i_ar_id_counter_n_53\,
      \counter_q_reg[4]_26\ => \gen_demux.i_r_mux_n_89\,
      \counter_q_reg[4]_27\(1) => \gen_demux.i_ar_id_counter_n_54\,
      \counter_q_reg[4]_27\(0) => \gen_demux.i_ar_id_counter_n_55\,
      \counter_q_reg[4]_28\ => \gen_demux.i_r_mux_n_84\,
      \counter_q_reg[4]_29\(1) => \gen_demux.i_ar_id_counter_n_62\,
      \counter_q_reg[4]_29\(0) => \gen_demux.i_ar_id_counter_n_63\,
      \counter_q_reg[4]_3\ => \gen_demux.i_r_mux_n_85\,
      \counter_q_reg[4]_4\(1) => \gen_demux.i_ar_id_counter_n_60\,
      \counter_q_reg[4]_4\(0) => \gen_demux.i_ar_id_counter_n_61\,
      \counter_q_reg[4]_5\ => \gen_demux.i_r_mux_n_82\,
      \counter_q_reg[4]_6\ => \gen_demux.i_r_mux_n_81\,
      \counter_q_reg[4]_7\(1) => \gen_demux.i_ar_id_counter_n_34\,
      \counter_q_reg[4]_7\(0) => \gen_demux.i_ar_id_counter_n_35\,
      \counter_q_reg[4]_8\ => \gen_demux.i_r_mux_n_80\,
      \counter_q_reg[4]_9\(1) => \gen_demux.i_ar_id_counter_n_36\,
      \counter_q_reg[4]_9\(0) => \gen_demux.i_ar_id_counter_n_37\,
      \gen_arbiter.data_nodes[1][addr]\(17 downto 0) => \gen_arbiter.data_nodes[1][addr]\(17 downto 0),
      \gen_arbiter.data_nodes[1][burst]\(1 downto 0) => \gen_arbiter.data_nodes[1][burst]\(1 downto 0),
      \gen_arbiter.data_nodes[1][cache]\(3 downto 0) => \gen_arbiter.data_nodes[1][cache]\(3 downto 0),
      \gen_arbiter.data_nodes[1][lock]\ => \gen_arbiter.data_nodes[1][lock]\,
      \gen_arbiter.data_nodes[1][prot]\(2 downto 0) => \gen_arbiter.data_nodes[1][prot]\(2 downto 0),
      \gen_arbiter.data_nodes[1][qos]\(3 downto 0) => \gen_arbiter.data_nodes[1][qos]\(3 downto 0),
      \gen_arbiter.data_nodes[1][region]\(3 downto 0) => \gen_arbiter.data_nodes[1][region]\(3 downto 0),
      \gen_arbiter.data_nodes[1][size]\(2 downto 0) => \gen_arbiter.data_nodes[1][size]\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_0\ => \gen_demux.i_ar_id_counter_n_66\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_1\ => \gen_demux.i_ar_id_counter_n_69\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_4__0_2\ => \gen_demux.i_ar_id_counter_n_68\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ => \gen_demux.i_ar_id_counter_n_70\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_6\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_9\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_10\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ => \gen_arbiter.gen_levels[0].gen_level[0].sel_1\,
      \gen_counters[0].mst_select_q_reg[0]_57\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_57\(1 downto 0),
      \gen_counters[10].mst_select_q_reg[10]_47\(1 downto 0) => \gen_counters[10].mst_select_q_reg[10]_47\(1 downto 0),
      \gen_counters[11].mst_select_q_reg[11]_46\(1 downto 0) => \gen_counters[11].mst_select_q_reg[11]_46\(1 downto 0),
      \gen_counters[12].mst_select_q_reg[12]_45\(1 downto 0) => \gen_counters[12].mst_select_q_reg[12]_45\(1 downto 0),
      \gen_counters[13].mst_select_q_reg[13]_44\(1 downto 0) => \gen_counters[13].mst_select_q_reg[13]_44\(1 downto 0),
      \gen_counters[14].mst_select_q_reg[14]_43\(1 downto 0) => \gen_counters[14].mst_select_q_reg[14]_43\(1 downto 0),
      \gen_counters[15].mst_select_q_reg[15]_42\(1 downto 0) => \gen_counters[15].mst_select_q_reg[15]_42\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1]_56\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_56\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2]_55\(1 downto 0) => \gen_counters[2].mst_select_q_reg[2]_55\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3]_54\(1 downto 0) => \gen_counters[3].mst_select_q_reg[3]_54\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4]_53\(1 downto 0) => \gen_counters[4].mst_select_q_reg[4]_53\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5]_52\(1 downto 0) => \gen_counters[5].mst_select_q_reg[5]_52\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6]_51\(1 downto 0) => \gen_counters[6].mst_select_q_reg[6]_51\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7]_50\(1 downto 0) => \gen_counters[7].mst_select_q_reg[7]_50\(1 downto 0),
      \gen_counters[8].mst_select_q_reg[8]_49\(1 downto 0) => \gen_counters[8].mst_select_q_reg[8]_49\(1 downto 0),
      \gen_counters[9].mst_select_q_reg[9]_48\(1 downto 0) => \gen_counters[9].mst_select_q_reg[9]_48\(1 downto 0),
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.i_ar_spill_reg_n_39\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_demux.i_ar_id_counter_n_64\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_demux.lock_ar_valid_q_reg_0\,
      \gen_demux.lock_ar_valid_q_reg_2\ => \gen_demux.i_ar_id_counter_n_67\,
      \gen_demux.lock_ar_valid_q_reg_3\ => \gen_demux.i_ar_id_counter_n_65\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_0\(0) => \gen_counters[12].cnt_en\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_1\(0) => \gen_counters[14].cnt_en\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_2\(0) => \gen_counters[1].cnt_en\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_3\(0) => \gen_counters[2].cnt_en\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_4\(0) => \gen_counters[8].cnt_en\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_5\(0) => \gen_counters[10].cnt_en\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][3]_6\(0) => \gen_counters[15].cnt_en\,
      \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ => \gen_spill_reg.a_data_q_reg[ar_select][0]\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ => \gen_spill_reg.a_data_q_reg[ar_select][1]\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]_1\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ => \^slv_reqs[1][2][ar][id]\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_1\ => \gen_demux.i_ar_spill_reg_n_8\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_2\ => \gen_demux.i_ar_spill_reg_n_14\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_3\(0) => \gen_counters[3].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_4\(0) => \gen_counters[4].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_5\(0) => \gen_counters[6].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_6\(0) => \gen_counters[7].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_7\(0) => \gen_counters[11].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8\ => \gen_demux.i_ar_spill_reg_n_52\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0\ => \^slv_reqs[1][2][ar][id]\(1),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_1\(0) => \gen_counters[13].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_2\(0) => \gen_counters[5].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_3\(0) => \gen_counters[9].cnt_en\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4\ => \gen_demux.i_ar_spill_reg_n_44\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5\ => \gen_demux.i_ar_spill_reg_n_61\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_0\ => \^slv_reqs[1][2][ar][id]\(2),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][2]_1\ => \gen_demux.i_ar_spill_reg_n_58\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\(1 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\(1 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_1\(1 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\(1 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_2\ => \^slv_reqs[1][2][ar][id]\(3),
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]_0\(7 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(7 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_select][0]_0\ => \gen_demux.slv_ar_chan_select[ar_select]\(0),
      \gen_spill_reg.b_data_q_reg[ar_select][0]_1\ => \gen_demux.i_ar_spill_reg_n_132\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_10\ => \gen_demux.i_ar_spill_reg_n_150\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_11\ => \gen_demux.i_ar_spill_reg_n_152\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_12\ => \gen_demux.i_ar_spill_reg_n_154\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_13\ => \gen_demux.i_ar_spill_reg_n_156\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_14\ => \gen_demux.i_ar_spill_reg_n_158\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_15\ => \gen_demux.i_ar_spill_reg_n_160\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_16\ => \gen_demux.i_ar_spill_reg_n_162\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_2\ => \gen_demux.i_ar_spill_reg_n_134\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_3\ => \gen_demux.i_ar_spill_reg_n_136\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_4\ => \gen_demux.i_ar_spill_reg_n_138\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_5\ => \gen_demux.i_ar_spill_reg_n_140\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_6\ => \gen_demux.i_ar_spill_reg_n_142\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_7\ => \gen_demux.i_ar_spill_reg_n_144\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_8\ => \gen_demux.i_ar_spill_reg_n_146\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_9\ => \gen_demux.i_ar_spill_reg_n_148\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_0\ => \gen_demux.slv_ar_chan_select[ar_select]\(1),
      \gen_spill_reg.b_data_q_reg[ar_select][1]_1\ => \gen_demux.i_ar_spill_reg_n_133\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_10\ => \gen_demux.i_ar_spill_reg_n_151\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_11\ => \gen_demux.i_ar_spill_reg_n_153\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_12\ => \gen_demux.i_ar_spill_reg_n_155\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_13\ => \gen_demux.i_ar_spill_reg_n_157\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_14\ => \gen_demux.i_ar_spill_reg_n_159\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_15\ => \gen_demux.i_ar_spill_reg_n_161\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_16\ => \gen_demux.i_ar_spill_reg_n_163\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_2\ => \gen_demux.i_ar_spill_reg_n_135\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_3\ => \gen_demux.i_ar_spill_reg_n_137\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_4\ => \gen_demux.i_ar_spill_reg_n_139\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_5\ => \gen_demux.i_ar_spill_reg_n_141\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_6\ => \gen_demux.i_ar_spill_reg_n_143\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_7\ => \gen_demux.i_ar_spill_reg_n_145\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_8\ => \gen_demux.i_ar_spill_reg_n_147\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_9\ => \gen_demux.i_ar_spill_reg_n_149\,
      i_lsu_araddr(31 downto 0) => i_lsu_araddr(31 downto 0),
      i_lsu_arburst(1 downto 0) => i_lsu_arburst(1 downto 0),
      i_lsu_arcache(3 downto 0) => i_lsu_arcache(3 downto 0),
      i_lsu_arid(3 downto 0) => i_lsu_arid(3 downto 0),
      i_lsu_arlen(7 downto 0) => i_lsu_arlen(7 downto 0),
      i_lsu_arlock => i_lsu_arlock,
      i_lsu_arprot(2 downto 0) => i_lsu_arprot(2 downto 0),
      i_lsu_arqos(3 downto 0) => i_lsu_arqos(3 downto 0),
      i_lsu_arregion(3 downto 0) => i_lsu_arregion(3 downto 0),
      i_lsu_arsize(2 downto 0) => i_lsu_arsize(2 downto 0),
      i_lsu_arvalid => i_lsu_arvalid,
      o_lsu_arready => o_lsu_arready,
      p_0_in(0) => p_0_in(2),
      p_0_in2_out => p_0_in2_out,
      p_0_in2_out_0 => p_0_in2_out_0,
      p_9_in => p_9_in,
      \rid_reg[1]\ => \gen_demux.i_ar_spill_reg_n_3\,
      \rid_reg[1]_0\ => \gen_demux.i_ar_spill_reg_n_6\,
      \rid_reg[1]_1\ => \gen_demux.i_ar_spill_reg_n_7\,
      \rid_reg[1]_10\ => \gen_demux.i_ar_spill_reg_n_18\,
      \rid_reg[1]_11\ => \gen_demux.i_ar_spill_reg_n_19\,
      \rid_reg[1]_12\ => \gen_demux.i_ar_spill_reg_n_20\,
      \rid_reg[1]_2\ => \gen_demux.i_ar_spill_reg_n_9\,
      \rid_reg[1]_3\ => \gen_demux.i_ar_spill_reg_n_10\,
      \rid_reg[1]_4\ => \gen_demux.i_ar_spill_reg_n_11\,
      \rid_reg[1]_5\ => \gen_demux.i_ar_spill_reg_n_12\,
      \rid_reg[1]_6\ => \gen_demux.i_ar_spill_reg_n_13\,
      \rid_reg[1]_7\ => \gen_demux.i_ar_spill_reg_n_15\,
      \rid_reg[1]_8\ => \gen_demux.i_ar_spill_reg_n_16\,
      \rid_reg[1]_9\ => \gen_demux.i_ar_spill_reg_n_17\,
      rst_ni_wrapper => rst_ni_wrapper,
      rst_ni_wrapper_0 => \^rst_ni_wrapper_0\,
      \slv_reqs[0][2][ar][addr]\(17 downto 0) => \slv_reqs[0][2][ar][addr]\(17 downto 0),
      \slv_reqs[0][2][ar][burst]\(1 downto 0) => \slv_reqs[0][2][ar][burst]\(1 downto 0),
      \slv_reqs[0][2][ar][cache]\(3 downto 0) => \slv_reqs[0][2][ar][cache]\(3 downto 0),
      \slv_reqs[0][2][ar][id]\(0) => \slv_reqs[0][2][ar][id]\(0),
      \slv_reqs[0][2][ar][lock]\ => \slv_reqs[0][2][ar][lock]\,
      \slv_reqs[0][2][ar][prot]\(2 downto 0) => \slv_reqs[0][2][ar][prot]\(2 downto 0),
      \slv_reqs[0][2][ar][qos]\(3 downto 0) => \slv_reqs[0][2][ar][qos]\(3 downto 0),
      \slv_reqs[0][2][ar][region]\(3 downto 0) => \slv_reqs[0][2][ar][region]\(3 downto 0),
      \slv_reqs[0][2][ar][size]\(2 downto 0) => \slv_reqs[0][2][ar][size]\(2 downto 0),
      \slv_reqs[1][1][ar][addr]\(13 downto 0) => \slv_reqs[1][1][ar][addr]\(13 downto 0),
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_1\,
      \write_pointer_q_reg[0]_2\ => \write_pointer_q_reg[0]_2\,
      \write_pointer_q_reg[0]_3\ => \write_pointer_q_reg[0]_3\
    );
\gen_demux.i_aw_id_counter\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_44
     port map (
      E(0) => \gen_counters[0].cnt_en_16\,
      Q(2) => \gen_demux.i_aw_id_counter_n_32\,
      Q(1) => \gen_demux.i_aw_id_counter_n_33\,
      Q(0) => \gen_demux.i_aw_id_counter_n_34\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\(0) => \gen_counters[1].cnt_en_2\,
      \counter_q_reg[0]_0\(0) => \gen_counters[2].cnt_en_3\,
      \counter_q_reg[0]_1\(0) => \gen_counters[3].cnt_en_4\,
      \counter_q_reg[0]_10\(0) => \gen_counters[12].cnt_en_12\,
      \counter_q_reg[0]_11\(0) => \gen_counters[13].cnt_en_17\,
      \counter_q_reg[0]_12\(0) => \gen_counters[14].cnt_en_13\,
      \counter_q_reg[0]_13\(0) => \gen_counters[15].cnt_en_14\,
      \counter_q_reg[0]_2\(0) => \gen_counters[4].cnt_en_5\,
      \counter_q_reg[0]_3\(0) => \gen_counters[5].cnt_en_6\,
      \counter_q_reg[0]_4\(0) => \gen_counters[6].cnt_en_7\,
      \counter_q_reg[0]_5\(0) => \gen_counters[7].cnt_en_8\,
      \counter_q_reg[0]_6\(0) => \gen_counters[8].cnt_en_9\,
      \counter_q_reg[0]_7\(0) => \gen_counters[9].cnt_en_15\,
      \counter_q_reg[0]_8\(0) => \gen_counters[10].cnt_en_10\,
      \counter_q_reg[0]_9\(0) => \gen_counters[11].cnt_en_11\,
      \counter_q_reg[1]\(1) => \gen_demux.i_aw_id_counter_n_35\,
      \counter_q_reg[1]\(0) => \gen_demux.i_aw_id_counter_n_36\,
      \counter_q_reg[1]_0\(1) => \gen_demux.i_aw_id_counter_n_37\,
      \counter_q_reg[1]_0\(0) => \gen_demux.i_aw_id_counter_n_38\,
      \counter_q_reg[1]_1\(1) => \gen_demux.i_aw_id_counter_n_39\,
      \counter_q_reg[1]_1\(0) => \gen_demux.i_aw_id_counter_n_40\,
      \counter_q_reg[1]_10\(1) => \gen_demux.i_aw_id_counter_n_57\,
      \counter_q_reg[1]_10\(0) => \gen_demux.i_aw_id_counter_n_58\,
      \counter_q_reg[1]_11\(1) => \gen_demux.i_aw_id_counter_n_59\,
      \counter_q_reg[1]_11\(0) => \gen_demux.i_aw_id_counter_n_60\,
      \counter_q_reg[1]_12\(1) => \gen_demux.i_aw_id_counter_n_61\,
      \counter_q_reg[1]_12\(0) => \gen_demux.i_aw_id_counter_n_62\,
      \counter_q_reg[1]_13\(1) => \gen_demux.i_aw_id_counter_n_63\,
      \counter_q_reg[1]_13\(0) => \gen_demux.i_aw_id_counter_n_64\,
      \counter_q_reg[1]_14\ => \gen_demux.i_aw_spill_reg_n_15\,
      \counter_q_reg[1]_15\ => \gen_demux.i_aw_spill_reg_n_17\,
      \counter_q_reg[1]_16\ => \gen_demux.i_b_mux_n_11\,
      \counter_q_reg[1]_17\ => \gen_demux.i_aw_spill_reg_n_2\,
      \counter_q_reg[1]_18\ => \gen_demux.i_b_mux_n_10\,
      \counter_q_reg[1]_19\ => \gen_demux.i_aw_spill_reg_n_3\,
      \counter_q_reg[1]_2\(1) => \gen_demux.i_aw_id_counter_n_41\,
      \counter_q_reg[1]_2\(0) => \gen_demux.i_aw_id_counter_n_42\,
      \counter_q_reg[1]_20\ => \gen_demux.i_aw_spill_reg_n_5\,
      \counter_q_reg[1]_21\ => \gen_demux.i_aw_spill_reg_n_6\,
      \counter_q_reg[1]_22\ => \gen_demux.i_aw_spill_reg_n_7\,
      \counter_q_reg[1]_23\ => \gen_demux.i_aw_spill_reg_n_8\,
      \counter_q_reg[1]_24\ => \gen_demux.i_aw_spill_reg_n_9\,
      \counter_q_reg[1]_25\ => \gen_demux.i_aw_spill_reg_n_10\,
      \counter_q_reg[1]_26\ => \gen_demux.i_aw_spill_reg_n_11\,
      \counter_q_reg[1]_27\ => \gen_demux.i_aw_spill_reg_n_12\,
      \counter_q_reg[1]_28\ => \gen_demux.i_aw_spill_reg_n_13\,
      \counter_q_reg[1]_29\ => \gen_demux.i_aw_spill_reg_n_14\,
      \counter_q_reg[1]_3\(1) => \gen_demux.i_aw_id_counter_n_43\,
      \counter_q_reg[1]_3\(0) => \gen_demux.i_aw_id_counter_n_44\,
      \counter_q_reg[1]_30\ => \gen_demux.i_aw_spill_reg_n_16\,
      \counter_q_reg[1]_4\(1) => \gen_demux.i_aw_id_counter_n_45\,
      \counter_q_reg[1]_4\(0) => \gen_demux.i_aw_id_counter_n_46\,
      \counter_q_reg[1]_5\(1) => \gen_demux.i_aw_id_counter_n_47\,
      \counter_q_reg[1]_5\(0) => \gen_demux.i_aw_id_counter_n_48\,
      \counter_q_reg[1]_6\(1) => \gen_demux.i_aw_id_counter_n_49\,
      \counter_q_reg[1]_6\(0) => \gen_demux.i_aw_id_counter_n_50\,
      \counter_q_reg[1]_7\(1) => \gen_demux.i_aw_id_counter_n_51\,
      \counter_q_reg[1]_7\(0) => \gen_demux.i_aw_id_counter_n_52\,
      \counter_q_reg[1]_8\(1) => \gen_demux.i_aw_id_counter_n_53\,
      \counter_q_reg[1]_8\(0) => \gen_demux.i_aw_id_counter_n_54\,
      \counter_q_reg[1]_9\(1) => \gen_demux.i_aw_id_counter_n_55\,
      \counter_q_reg[1]_9\(0) => \gen_demux.i_aw_id_counter_n_56\,
      \counter_q_reg[3]\ => \gen_demux.i_aw_id_counter_n_66\,
      \counter_q_reg[3]_0\ => \gen_demux.i_aw_id_counter_n_71\,
      \counter_q_reg[4]\ => \gen_demux.i_aw_id_counter_n_67\,
      \counter_q_reg[4]_0\ => \^rst_ni_wrapper_0\,
      \counter_q_reg[4]_1\ => \gen_demux.i_aw_spill_reg_n_46\,
      \counter_q_reg[4]_10\ => \gen_demux.i_aw_spill_reg_n_58\,
      \counter_q_reg[4]_11\ => \gen_demux.i_aw_spill_reg_n_59\,
      \counter_q_reg[4]_12\ => \gen_demux.i_aw_spill_reg_n_60\,
      \counter_q_reg[4]_13\ => \gen_demux.i_aw_spill_reg_n_61\,
      \counter_q_reg[4]_14\ => \gen_demux.i_aw_spill_reg_n_62\,
      \counter_q_reg[4]_15\ => \gen_demux.i_aw_spill_reg_n_63\,
      \counter_q_reg[4]_16\ => \gen_demux.i_aw_spill_reg_n_64\,
      \counter_q_reg[4]_17\ => \gen_demux.i_aw_spill_reg_n_65\,
      \counter_q_reg[4]_18\ => \gen_demux.i_aw_spill_reg_n_66\,
      \counter_q_reg[4]_19\ => \gen_demux.i_aw_spill_reg_n_67\,
      \counter_q_reg[4]_2\ => \gen_demux.i_aw_spill_reg_n_48\,
      \counter_q_reg[4]_3\ => \gen_demux.i_aw_spill_reg_n_47\,
      \counter_q_reg[4]_4\ => \gen_demux.i_aw_spill_reg_n_51\,
      \counter_q_reg[4]_5\ => \gen_demux.i_aw_spill_reg_n_52\,
      \counter_q_reg[4]_6\ => \gen_demux.i_aw_spill_reg_n_50\,
      \counter_q_reg[4]_7\ => \gen_demux.i_aw_spill_reg_n_54\,
      \counter_q_reg[4]_8\ => \gen_demux.i_aw_spill_reg_n_56\,
      \counter_q_reg[4]_9\ => \gen_demux.i_aw_spill_reg_n_57\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_demux.i_ar_id_counter_n_64\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_demux.i_w_fifo_n_13\,
      \gen_counters[0].mst_select_q_reg[0][0]_0\ => \gen_demux.i_aw_spill_reg_n_168\,
      \gen_counters[0].mst_select_q_reg[0][1]_0\ => \gen_demux.i_aw_spill_reg_n_167\,
      \gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0),
      \gen_counters[10].mst_select_q_reg[10][0]_0\ => \gen_demux.i_aw_spill_reg_n_148\,
      \gen_counters[10].mst_select_q_reg[10][1]_0\ => \gen_demux.i_aw_spill_reg_n_147\,
      \gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0) => \gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0),
      \gen_counters[11].mst_select_q_reg[11][0]_0\ => \gen_demux.i_aw_spill_reg_n_146\,
      \gen_counters[11].mst_select_q_reg[11][1]_0\ => \gen_demux.i_aw_spill_reg_n_145\,
      \gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0) => \gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0),
      \gen_counters[12].mst_select_q_reg[12][0]_0\ => \gen_demux.i_aw_spill_reg_n_144\,
      \gen_counters[12].mst_select_q_reg[12][1]_0\ => \gen_demux.i_aw_spill_reg_n_143\,
      \gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0) => \gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0),
      \gen_counters[13].mst_select_q_reg[13][0]_0\ => \gen_demux.i_aw_spill_reg_n_142\,
      \gen_counters[13].mst_select_q_reg[13][1]_0\ => \gen_demux.i_aw_spill_reg_n_141\,
      \gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0) => \gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0),
      \gen_counters[14].mst_select_q_reg[14][0]_0\ => \gen_demux.i_aw_spill_reg_n_140\,
      \gen_counters[14].mst_select_q_reg[14][1]_0\ => \gen_demux.i_aw_spill_reg_n_139\,
      \gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0) => \gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0),
      \gen_counters[15].mst_select_q_reg[15][0]_0\ => \gen_demux.i_aw_id_counter_n_69\,
      \gen_counters[15].mst_select_q_reg[15][0]_1\ => \gen_demux.i_aw_spill_reg_n_138\,
      \gen_counters[15].mst_select_q_reg[15][1]_0\ => \gen_demux.i_aw_spill_reg_n_137\,
      \gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0) => \gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1][0]_0\ => \gen_demux.i_aw_spill_reg_n_166\,
      \gen_counters[1].mst_select_q_reg[1][1]_0\ => \gen_demux.i_aw_spill_reg_n_165\,
      \gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2][0]_0\ => \gen_demux.i_aw_spill_reg_n_164\,
      \gen_counters[2].mst_select_q_reg[2][1]_0\ => \gen_demux.i_aw_spill_reg_n_163\,
      \gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0) => \gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3][0]_0\ => \gen_demux.i_aw_spill_reg_n_162\,
      \gen_counters[3].mst_select_q_reg[3][1]_0\ => \gen_demux.i_aw_spill_reg_n_161\,
      \gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0) => \gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4][0]_0\ => \gen_demux.i_aw_spill_reg_n_160\,
      \gen_counters[4].mst_select_q_reg[4][1]_0\ => \gen_demux.i_aw_spill_reg_n_159\,
      \gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0) => \gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5][0]_0\ => \gen_demux.i_aw_spill_reg_n_158\,
      \gen_counters[5].mst_select_q_reg[5][1]_0\ => \gen_demux.i_aw_spill_reg_n_157\,
      \gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0) => \gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6][0]_0\ => \gen_demux.i_aw_spill_reg_n_156\,
      \gen_counters[6].mst_select_q_reg[6][1]_0\ => \gen_demux.i_aw_spill_reg_n_155\,
      \gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0) => \gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7][0]_0\ => \gen_demux.i_aw_spill_reg_n_154\,
      \gen_counters[7].mst_select_q_reg[7][1]_0\ => \gen_demux.i_aw_id_counter_n_68\,
      \gen_counters[7].mst_select_q_reg[7][1]_1\ => \gen_demux.i_aw_spill_reg_n_153\,
      \gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0) => \gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0),
      \gen_counters[8].mst_select_q_reg[8][0]_0\ => \gen_demux.i_aw_spill_reg_n_152\,
      \gen_counters[8].mst_select_q_reg[8][1]_0\ => \gen_demux.i_aw_spill_reg_n_151\,
      \gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0) => \gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0),
      \gen_counters[9].mst_select_q_reg[9][0]_0\ => \gen_demux.i_aw_spill_reg_n_150\,
      \gen_counters[9].mst_select_q_reg[9][1]_0\ => \gen_demux.i_aw_spill_reg_n_149\,
      \gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0) => \gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0),
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.lock_aw_valid_q_i_4\ => \^slv_reqs[1][2][aw][id]\(2),
      \gen_demux.lock_aw_valid_q_i_4_0\ => \^slv_reqs[1][2][aw][id]\(3),
      \gen_demux.lock_aw_valid_q_i_8\ => \^slv_reqs[1][2][aw][id]\(1),
      \gen_demux.lock_aw_valid_q_i_8_0\ => \^slv_reqs[1][2][aw][id]\(0),
      \gen_demux.lock_aw_valid_q_reg\ => \^gen_demux.lock_aw_valid_q_reg_0\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][2]\ => \gen_demux.i_aw_id_counter_n_70\,
      o_lsu_wready_INST_0_i_6 => \gen_demux.i_aw_spill_reg_n_24\,
      p_0_in(0) => p_0_in_0(2)
    );
\gen_demux.i_aw_spill_reg\: entity work.BD_intcon_wrapper_bd_0_0_spill_register_45
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => \gen_counters[0].cnt_en_16\,
      Q(2) => \gen_demux.i_aw_id_counter_n_32\,
      Q(1) => \gen_demux.i_aw_id_counter_n_33\,
      Q(0) => \gen_demux.i_aw_id_counter_n_34\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \gen_demux.i_aw_spill_reg_n_46\,
      \counter_q_reg[0]_0\ => \gen_demux.i_aw_spill_reg_n_50\,
      \counter_q_reg[0]_1\ => \gen_demux.i_aw_spill_reg_n_56\,
      \counter_q_reg[0]_10\ => \gen_demux.i_aw_spill_reg_n_66\,
      \counter_q_reg[0]_11\ => \gen_demux.i_aw_spill_reg_n_67\,
      \counter_q_reg[0]_12\ => \gen_demux.i_b_mux_n_12\,
      \counter_q_reg[0]_13\ => \gen_demux.i_b_mux_n_19\,
      \counter_q_reg[0]_14\ => \gen_demux.i_b_mux_n_15\,
      \counter_q_reg[0]_15\ => \gen_demux.i_b_mux_n_4\,
      \counter_q_reg[0]_16\ => \gen_demux.i_b_mux_n_20\,
      \counter_q_reg[0]_17\ => \gen_demux.i_b_mux_n_16\,
      \counter_q_reg[0]_18\ => \gen_demux.i_b_mux_n_8\,
      \counter_q_reg[0]_19\ => \gen_demux.i_b_mux_n_21\,
      \counter_q_reg[0]_2\ => \gen_demux.i_aw_spill_reg_n_57\,
      \counter_q_reg[0]_20\ => \gen_demux.i_b_mux_n_17\,
      \counter_q_reg[0]_21\ => \gen_demux.i_b_mux_n_13\,
      \counter_q_reg[0]_22\ => \gen_demux.i_b_mux_n_9\,
      \counter_q_reg[0]_23\ => \gen_demux.i_b_mux_n_22\,
      \counter_q_reg[0]_24\ => \gen_demux.i_b_mux_n_18\,
      \counter_q_reg[0]_25\ => \gen_demux.i_b_mux_n_14\,
      \counter_q_reg[0]_26\ => \gen_demux.i_b_mux_n_11\,
      \counter_q_reg[0]_27\ => \gen_demux.i_b_mux_n_10\,
      \counter_q_reg[0]_3\ => \gen_demux.i_aw_spill_reg_n_58\,
      \counter_q_reg[0]_4\ => \gen_demux.i_aw_spill_reg_n_59\,
      \counter_q_reg[0]_5\ => \gen_demux.i_aw_spill_reg_n_60\,
      \counter_q_reg[0]_6\ => \gen_demux.i_aw_spill_reg_n_61\,
      \counter_q_reg[0]_7\ => \gen_demux.i_aw_spill_reg_n_62\,
      \counter_q_reg[0]_8\ => \gen_demux.i_aw_spill_reg_n_63\,
      \counter_q_reg[0]_9\ => \gen_demux.i_aw_spill_reg_n_65\,
      \counter_q_reg[1]\ => \gen_demux.i_aw_spill_reg_n_47\,
      \counter_q_reg[1]_0\ => \gen_demux.i_aw_spill_reg_n_52\,
      \counter_q_reg[1]_1\ => \gen_demux.i_aw_spill_reg_n_54\,
      \counter_q_reg[1]_2\ => \gen_demux.i_aw_spill_reg_n_64\,
      \counter_q_reg[2]\ => \gen_demux.i_aw_spill_reg_n_51\,
      \counter_q_reg[4]\(1) => \gen_demux.i_aw_id_counter_n_35\,
      \counter_q_reg[4]\(0) => \gen_demux.i_aw_id_counter_n_36\,
      \counter_q_reg[4]_0\(1) => \gen_demux.i_aw_id_counter_n_59\,
      \counter_q_reg[4]_0\(0) => \gen_demux.i_aw_id_counter_n_60\,
      \counter_q_reg[4]_1\(1) => \gen_demux.i_aw_id_counter_n_51\,
      \counter_q_reg[4]_1\(0) => \gen_demux.i_aw_id_counter_n_52\,
      \counter_q_reg[4]_10\(1) => \gen_demux.i_aw_id_counter_n_43\,
      \counter_q_reg[4]_10\(0) => \gen_demux.i_aw_id_counter_n_44\,
      \counter_q_reg[4]_11\(1) => \gen_demux.i_aw_id_counter_n_41\,
      \counter_q_reg[4]_11\(0) => \gen_demux.i_aw_id_counter_n_42\,
      \counter_q_reg[4]_12\(1) => \gen_demux.i_aw_id_counter_n_39\,
      \counter_q_reg[4]_12\(0) => \gen_demux.i_aw_id_counter_n_40\,
      \counter_q_reg[4]_13\(1) => \gen_demux.i_aw_id_counter_n_37\,
      \counter_q_reg[4]_13\(0) => \gen_demux.i_aw_id_counter_n_38\,
      \counter_q_reg[4]_2\(1) => \gen_demux.i_aw_id_counter_n_63\,
      \counter_q_reg[4]_2\(0) => \gen_demux.i_aw_id_counter_n_64\,
      \counter_q_reg[4]_3\(1) => \gen_demux.i_aw_id_counter_n_61\,
      \counter_q_reg[4]_3\(0) => \gen_demux.i_aw_id_counter_n_62\,
      \counter_q_reg[4]_4\(1) => \gen_demux.i_aw_id_counter_n_57\,
      \counter_q_reg[4]_4\(0) => \gen_demux.i_aw_id_counter_n_58\,
      \counter_q_reg[4]_5\(1) => \gen_demux.i_aw_id_counter_n_55\,
      \counter_q_reg[4]_5\(0) => \gen_demux.i_aw_id_counter_n_56\,
      \counter_q_reg[4]_6\(1) => \gen_demux.i_aw_id_counter_n_53\,
      \counter_q_reg[4]_6\(0) => \gen_demux.i_aw_id_counter_n_54\,
      \counter_q_reg[4]_7\(1) => \gen_demux.i_aw_id_counter_n_49\,
      \counter_q_reg[4]_7\(0) => \gen_demux.i_aw_id_counter_n_50\,
      \counter_q_reg[4]_8\(1) => \gen_demux.i_aw_id_counter_n_47\,
      \counter_q_reg[4]_8\(0) => \gen_demux.i_aw_id_counter_n_48\,
      \counter_q_reg[4]_9\(1) => \gen_demux.i_aw_id_counter_n_45\,
      \counter_q_reg[4]_9\(0) => \gen_demux.i_aw_id_counter_n_46\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ => \gen_demux.i_aw_id_counter_n_66\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\ => \gen_demux.i_aw_id_counter_n_71\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\ => \gen_demux.i_aw_id_counter_n_70\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_6\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_7\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_7\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_8\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      \gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_31\(1 downto 0),
      \gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0) => \gen_counters[10].mst_select_q_reg[10]_21\(1 downto 0),
      \gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0) => \gen_counters[11].mst_select_q_reg[11]_20\(1 downto 0),
      \gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0) => \gen_counters[12].mst_select_q_reg[12]_19\(1 downto 0),
      \gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0) => \gen_counters[13].mst_select_q_reg[13]_18\(1 downto 0),
      \gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0) => \gen_counters[14].mst_select_q_reg[14]_17\(1 downto 0),
      \gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0) => \gen_counters[15].mst_select_q_reg[15]_16\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_30\(1 downto 0),
      \gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0) => \gen_counters[2].mst_select_q_reg[2]_29\(1 downto 0),
      \gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0) => \gen_counters[3].mst_select_q_reg[3]_28\(1 downto 0),
      \gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0) => \gen_counters[4].mst_select_q_reg[4]_27\(1 downto 0),
      \gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0) => \gen_counters[5].mst_select_q_reg[5]_26\(1 downto 0),
      \gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0) => \gen_counters[6].mst_select_q_reg[6]_25\(1 downto 0),
      \gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0) => \gen_counters[7].mst_select_q_reg[7]_24\(1 downto 0),
      \gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0) => \gen_counters[8].mst_select_q_reg[8]_23\(1 downto 0),
      \gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0) => \gen_counters[9].mst_select_q_reg[9]_22\(1 downto 0),
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.lock_aw_valid_q_i_2_0\ => \gen_demux.i_aw_id_counter_n_69\,
      \gen_demux.lock_aw_valid_q_i_2_1\ => \gen_demux.i_aw_id_counter_n_68\,
      \gen_demux.lock_aw_valid_q_reg\ => \gen_demux.i_aw_spill_reg_n_1\,
      \gen_demux.lock_aw_valid_q_reg_0\ => \gen_demux.i_aw_spill_reg_n_13\,
      \gen_demux.lock_aw_valid_q_reg_1\ => \gen_demux.i_aw_spill_reg_n_25\,
      \gen_demux.lock_aw_valid_q_reg_2\(0) => \gen_counters[13].cnt_en_17\,
      \gen_demux.lock_aw_valid_q_reg_3\(0) => \gen_counters[5].cnt_en_6\,
      \gen_demux.lock_aw_valid_q_reg_4\ => \gen_demux.i_aw_spill_reg_n_48\,
      \gen_demux.lock_aw_valid_q_reg_5\(0) => write_pointer_q0_1,
      \gen_demux.lock_aw_valid_q_reg_6\ => \gen_demux.lock_aw_valid_q_reg_1\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0\ => \gen_demux.i_aw_spill_reg_n_2\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_0\ => \gen_demux.i_aw_spill_reg_n_5\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_1\ => \gen_demux.i_aw_spill_reg_n_6\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_2\ => \gen_demux.i_aw_spill_reg_n_15\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_3\ => \gen_demux.i_aw_spill_reg_n_16\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_4\(2 downto 0) => \gen_spill_reg.a_data_q_reg[aw_chan][id][3]\(2 downto 0),
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_5\(0) => \gen_counters[15].cnt_en_14\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_6\(0) => \gen_counters[14].cnt_en_13\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_7\(0) => \gen_counters[3].cnt_en_4\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]_8\(0) => \gen_counters[2].cnt_en_3\,
      \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]\(0),
      \gen_spill_reg.a_full_q_reg_0\ => \^rst_ni_wrapper_0\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\ => \^slv_reqs[1][2][aw][id]\(0),
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_1\ => \gen_demux.i_aw_spill_reg_n_3\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_10\(0) => \gen_counters[9].cnt_en_15\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_11\(0) => \gen_counters[12].cnt_en_12\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_12\(0) => \gen_counters[11].cnt_en_11\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_13\(0) => \gen_counters[10].cnt_en_10\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_14\(0) => \gen_counters[8].cnt_en_9\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_15\(0) => \gen_counters[7].cnt_en_8\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_16\(0) => \gen_counters[6].cnt_en_7\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_17\(0) => \gen_counters[4].cnt_en_5\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_18\(0) => \gen_counters[1].cnt_en_2\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_2\ => \gen_demux.i_aw_spill_reg_n_7\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_3\ => \gen_demux.i_aw_spill_reg_n_8\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_4\ => \gen_demux.i_aw_spill_reg_n_9\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_5\ => \gen_demux.i_aw_spill_reg_n_10\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_6\ => \gen_demux.i_aw_spill_reg_n_11\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_7\ => \gen_demux.i_aw_spill_reg_n_12\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_8\ => \gen_demux.i_aw_spill_reg_n_14\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_9\ => \gen_demux.i_aw_spill_reg_n_17\,
      \gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0\ => \^slv_reqs[1][2][aw][id]\(1),
      \gen_spill_reg.b_data_q_reg[aw_chan][id][3]_0\(3 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][id][3]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_select][0]_0\ => \^gen_demux.slv_aw_chan_select[aw_select]\(0),
      \gen_spill_reg.b_data_q_reg[aw_select][0]_1\ => \gen_demux.i_aw_spill_reg_n_138\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_10\ => \gen_demux.i_aw_spill_reg_n_156\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_11\ => \gen_demux.i_aw_spill_reg_n_158\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_12\ => \gen_demux.i_aw_spill_reg_n_160\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_13\ => \gen_demux.i_aw_spill_reg_n_162\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_14\ => \gen_demux.i_aw_spill_reg_n_164\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_15\ => \gen_demux.i_aw_spill_reg_n_166\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_16\ => \gen_demux.i_aw_spill_reg_n_168\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_17\ => \gen_demux.i_aw_spill_reg_n_170\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_18\ => \gen_demux.i_aw_spill_reg_n_172\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_19\ => \gen_demux.i_aw_spill_reg_n_174\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_2\ => \gen_demux.i_aw_spill_reg_n_140\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_20\ => \gen_spill_reg.b_data_q_reg[aw_select][0]\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_21\ => \^gen_demux.lock_aw_valid_q_reg_0\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_3\ => \gen_demux.i_aw_spill_reg_n_142\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_4\ => \gen_demux.i_aw_spill_reg_n_144\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_5\ => \gen_demux.i_aw_spill_reg_n_146\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_6\ => \gen_demux.i_aw_spill_reg_n_148\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_7\ => \gen_demux.i_aw_spill_reg_n_150\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_8\ => \gen_demux.i_aw_spill_reg_n_152\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_9\ => \gen_demux.i_aw_spill_reg_n_154\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_0\ => \^gen_demux.slv_aw_chan_select[aw_select]\(1),
      \gen_spill_reg.b_data_q_reg[aw_select][1]_1\ => \gen_demux.i_aw_spill_reg_n_137\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_10\ => \gen_demux.i_aw_spill_reg_n_155\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_11\ => \gen_demux.i_aw_spill_reg_n_157\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_12\ => \gen_demux.i_aw_spill_reg_n_159\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_13\ => \gen_demux.i_aw_spill_reg_n_161\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_14\ => \gen_demux.i_aw_spill_reg_n_163\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_15\ => \gen_demux.i_aw_spill_reg_n_165\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_16\ => \gen_demux.i_aw_spill_reg_n_167\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_17\ => \gen_demux.i_aw_spill_reg_n_169\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_18\ => \gen_demux.i_aw_spill_reg_n_171\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_19\ => \gen_demux.i_aw_spill_reg_n_173\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_2\ => \gen_demux.i_aw_spill_reg_n_139\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_3\ => \gen_demux.i_aw_spill_reg_n_141\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_4\ => \gen_demux.i_aw_spill_reg_n_143\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_5\ => \gen_demux.i_aw_spill_reg_n_145\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_6\ => \gen_demux.i_aw_spill_reg_n_147\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_7\ => \gen_demux.i_aw_spill_reg_n_149\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_8\ => \gen_demux.i_aw_spill_reg_n_151\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_9\ => \gen_demux.i_aw_spill_reg_n_153\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_demux.i_aw_spill_reg_n_24\,
      i_lsu_awaddr(31 downto 0) => i_lsu_awaddr(31 downto 0),
      i_lsu_awburst(1 downto 0) => i_lsu_awburst(1 downto 0),
      i_lsu_awcache(3 downto 0) => i_lsu_awcache(3 downto 0),
      i_lsu_awid(3 downto 0) => i_lsu_awid(3 downto 0),
      i_lsu_awlen(7 downto 0) => i_lsu_awlen(7 downto 0),
      i_lsu_awlock => i_lsu_awlock,
      i_lsu_awprot(2 downto 0) => i_lsu_awprot(2 downto 0),
      i_lsu_awqos(3 downto 0) => i_lsu_awqos(3 downto 0),
      i_lsu_awregion(3 downto 0) => i_lsu_awregion(3 downto 0),
      i_lsu_awsize(2 downto 0) => i_lsu_awsize(2 downto 0),
      i_lsu_awvalid => i_lsu_awvalid,
      mem_q => mem_q,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][1]\ => \mem_q_reg[1][1]\,
      \mem_q_reg[1][2]\ => \mem_q_reg[1][2]\,
      \mem_q_reg[1][3]\ => \mem_q_reg[1][3]\,
      \mem_q_reg[1][3]_0\ => \mem_q_reg[1][3]_0\,
      \mem_q_reg[5][1]\ => \gen_demux.i_w_fifo_n_7\,
      \mem_q_reg[5]_36\(1 downto 0) => \mem_q_reg[5]_36\(1 downto 0),
      \mem_q_reg[7][1]\ => \gen_demux.i_w_fifo_n_8\,
      \mem_q_reg[7]_34\(1 downto 0) => \mem_q_reg[7]_34\(1 downto 0),
      \mem_q_reg[9]_32\(1 downto 0) => \mem_q_reg[9]_32\(1 downto 0),
      o_lsu_awready => o_lsu_awready,
      p_0_in(0) => p_0_in_0(2),
      read_pointer_q0 => read_pointer_q0,
      \slv_reqs[1][1][aw][addr]\(31 downto 0) => \slv_reqs[1][1][aw][addr]\(31 downto 0),
      \slv_reqs[1][1][aw][burst]\(1 downto 0) => \slv_reqs[1][1][aw][burst]\(1 downto 0),
      \slv_reqs[1][1][aw][cache]\(3 downto 0) => \slv_reqs[1][1][aw][cache]\(3 downto 0),
      \slv_reqs[1][1][aw][len]\(7 downto 0) => \slv_reqs[1][1][aw][len]\(7 downto 0),
      \slv_reqs[1][1][aw][lock]\ => \slv_reqs[1][1][aw][lock]\,
      \slv_reqs[1][1][aw][prot]\(2 downto 0) => \slv_reqs[1][1][aw][prot]\(2 downto 0),
      \slv_reqs[1][1][aw][qos]\(3 downto 0) => \slv_reqs[1][1][aw][qos]\(3 downto 0),
      \slv_reqs[1][1][aw][region]\(3 downto 0) => \slv_reqs[1][1][aw][region]\(3 downto 0),
      \slv_reqs[1][1][aw][size]\(2 downto 0) => \slv_reqs[1][1][aw][size]\(2 downto 0),
      \slv_reqs[1][2][aw][id]\(1 downto 0) => \^slv_reqs[1][2][aw][id]\(3 downto 2),
      \slv_reqs[1][2][aw_valid]\ => \slv_reqs[1][2][aw_valid]\,
      \slv_resps[1][0][aw_ready]\ => \slv_resps[1][0][aw_ready]\,
      \slv_resps[1][1][aw_ready]\ => \slv_resps[1][1][aw_ready]\,
      status_cnt_n => status_cnt_n
    );
\gen_demux.i_b_mux\: entity work.BD_intcon_wrapper_bd_0_0_rr_arb_tree_46
     port map (
      \bid_reg[0]\ => \gen_demux.i_b_mux_n_4\,
      \bid_reg[0]_0\ => \bid_reg[0]\,
      \bid_reg[0]_1\ => \gen_demux.i_b_mux_n_8\,
      \bid_reg[0]_10\ => \gen_demux.i_b_mux_n_21\,
      \bid_reg[0]_11\ => \gen_demux.i_b_mux_n_22\,
      \bid_reg[0]_2\ => \gen_demux.i_b_mux_n_9\,
      \bid_reg[0]_3\ => \gen_demux.i_b_mux_n_10\,
      \bid_reg[0]_4\ => \gen_demux.i_b_mux_n_15\,
      \bid_reg[0]_5\ => \gen_demux.i_b_mux_n_16\,
      \bid_reg[0]_6\ => \gen_demux.i_b_mux_n_17\,
      \bid_reg[0]_7\ => \gen_demux.i_b_mux_n_18\,
      \bid_reg[0]_8\ => \gen_demux.i_b_mux_n_19\,
      \bid_reg[0]_9\ => \gen_demux.i_b_mux_n_20\,
      \bid_reg[1]\ => \bid_reg[1]\,
      \bid_reg[1]_0\ => \gen_demux.i_b_mux_n_11\,
      \bid_reg[1]_1\ => \gen_demux.i_b_mux_n_12\,
      \bid_reg[1]_2\ => \gen_demux.i_b_mux_n_13\,
      \bid_reg[1]_3\ => \gen_demux.i_b_mux_n_14\,
      \bid_reg[2]\ => \bid_reg[2]\,
      \bid_reg[3]\ => \bid_reg[3]\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(5 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      \gen_arbiter.rr_q_reg[0]_0\ => \gen_arbiter.rr_q_reg[0]\,
      \gen_arbiter.rr_q_reg[0]_1\ => \^rst_ni_wrapper_0\,
      i_lsu_bready => i_lsu_bready,
      i_lsu_bready_0 => i_lsu_bready_0,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      io_bvalid => io_bvalid,
      o_lsu_bresp(1 downto 0) => o_lsu_bresp(1 downto 0),
      o_lsu_bvalid => o_lsu_bvalid,
      \slv_resps[1][2][b][id]\(2 downto 0) => \slv_resps[1][2][b][id]\(2 downto 0)
    );
\gen_demux.i_r_mux\: entity work.\BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0_47\
     port map (
      Q(5 downto 0) => Q(5 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      err_resp0 => err_resp0,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \^rst_ni_wrapper_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      i_lsu_rready => i_lsu_rready,
      i_lsu_rready_0 => i_lsu_rready_0,
      i_lsu_rready_1 => i_lsu_rready_1,
      i_lsu_rready_2 => i_lsu_rready_2,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      i_ram_rlast => i_ram_rlast,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      io_rvalid => io_rvalid,
      o_lsu_rdata(63 downto 0) => o_lsu_rdata(63 downto 0),
      \o_lsu_rdata[63]\(63 downto 0) => \o_lsu_rdata[63]\(63 downto 0),
      o_lsu_rid(0) => o_lsu_rid(0),
      o_lsu_rlast => o_lsu_rlast,
      o_lsu_rresp(1 downto 0) => o_lsu_rresp(1 downto 0),
      o_lsu_rvalid => o_lsu_rvalid,
      p_0_in2_out_5 => p_0_in2_out_5,
      p_9_in_4 => p_9_in_4,
      r_busy_q_reg => \gen_demux.i_r_mux_n_67\,
      r_busy_q_reg_0 => \gen_demux.i_r_mux_n_70\,
      r_busy_q_reg_1 => \gen_demux.i_r_mux_n_72\,
      r_busy_q_reg_10 => \gen_demux.i_r_mux_n_84\,
      r_busy_q_reg_11 => \gen_demux.i_r_mux_n_85\,
      r_busy_q_reg_12 => \gen_demux.i_r_mux_n_86\,
      r_busy_q_reg_13 => \gen_demux.i_r_mux_n_87\,
      r_busy_q_reg_14 => \gen_demux.i_r_mux_n_88\,
      r_busy_q_reg_15 => \gen_demux.i_r_mux_n_89\,
      r_busy_q_reg_16 => \gen_demux.i_r_mux_n_90\,
      r_busy_q_reg_17 => \gen_demux.i_r_mux_n_91\,
      r_busy_q_reg_18 => \gen_demux.i_r_mux_n_92\,
      r_busy_q_reg_2 => \gen_demux.i_r_mux_n_74\,
      r_busy_q_reg_3 => \gen_demux.i_r_mux_n_76\,
      r_busy_q_reg_4 => \gen_demux.i_r_mux_n_78\,
      r_busy_q_reg_5 => \gen_demux.i_r_mux_n_79\,
      r_busy_q_reg_6 => \gen_demux.i_r_mux_n_80\,
      r_busy_q_reg_7 => \gen_demux.i_r_mux_n_81\,
      r_busy_q_reg_8 => \gen_demux.i_r_mux_n_82\,
      r_busy_q_reg_9 => \gen_demux.i_r_mux_n_83\,
      \rid_reg[0]\ => \rid_reg[0]\,
      \rid_reg[1]\ => \gen_demux.i_r_mux_n_71\,
      \rid_reg[1]_0\ => \gen_demux.i_r_mux_n_73\,
      \rid_reg[1]_1\ => \gen_demux.i_r_mux_n_75\,
      \rid_reg[1]_2\ => \gen_demux.i_r_mux_n_77\,
      \rid_reg[2]\ => \rid_reg[2]\,
      \rid_reg[3]\ => \rid_reg[3]\,
      \slv_resps[1][2][r][id]\(3 downto 0) => \slv_resps[1][2][r][id]\(3 downto 0),
      \slv_resps[1][2][r_valid]\ => \slv_resps[1][2][r_valid]\
    );
\gen_demux.i_w_fifo\: entity work.BD_intcon_wrapper_bd_0_0_fifo_v3_48
     port map (
      E(0) => write_pointer_q0_1,
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_3\ => \gen_demux.i_aw_id_counter_n_67\,
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wlast_0 => i_lsu_wlast_0,
      i_lsu_wvalid => i_lsu_wvalid,
      mem_q => mem_q,
      \mem_q_reg[0][0]_0\ => \gen_demux.i_aw_spill_reg_n_1\,
      \mem_q_reg[0][0]_1\ => \^gen_demux.slv_aw_chan_select[aw_select]\(0),
      \mem_q_reg[0][1]_0\ => \^gen_demux.slv_aw_chan_select[aw_select]\(1),
      \mem_q_reg[5][0]_0\ => \gen_demux.i_aw_spill_reg_n_174\,
      \mem_q_reg[5][1]_0\ => \gen_demux.i_aw_spill_reg_n_173\,
      \mem_q_reg[5]_36\(1 downto 0) => \mem_q_reg[5]_36\(1 downto 0),
      \mem_q_reg[7][0]_0\ => \gen_demux.i_aw_spill_reg_n_172\,
      \mem_q_reg[7][1]_0\ => \gen_demux.i_aw_spill_reg_n_171\,
      \mem_q_reg[7]_34\(1 downto 0) => \mem_q_reg[7]_34\(1 downto 0),
      \mem_q_reg[9][0]_0\ => \mem_q_reg[9][0]\,
      \mem_q_reg[9][0]_1\ => \mem_q_reg[9][0]_0\,
      \mem_q_reg[9][0]_2\ => \gen_demux.i_aw_spill_reg_n_170\,
      \mem_q_reg[9][1]_0\ => \gen_demux.i_aw_spill_reg_n_169\,
      \mem_q_reg[9]_32\(1 downto 0) => \mem_q_reg[9]_32\(1 downto 0),
      o_lsu_wready => o_lsu_wready,
      o_lsu_wready_0 => o_lsu_wready_0,
      o_lsu_wready_1 => o_lsu_wready_1,
      read_pointer_q0 => read_pointer_q0,
      \read_pointer_q_reg[3]_0\ => \read_pointer_q_reg[3]\,
      \slv_resps[1][2][w_ready]\ => \slv_resps[1][2][w_ready]\,
      status_cnt_n => status_cnt_n,
      \status_cnt_q_reg[0]_0\ => \gen_demux.i_w_fifo_n_13\,
      \status_cnt_q_reg[0]_1\ => \^rst_ni_wrapper_0\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_0\,
      \write_pointer_q_reg[0]_0\ => \gen_demux.i_w_fifo_n_7\,
      \write_pointer_q_reg[1]_0\ => \gen_demux.i_w_fifo_n_8\
    );
\gen_demux.lock_ar_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_demux.i_ar_spill_reg_n_39\,
      Q => \gen_demux.lock_ar_valid_q\
    );
\gen_demux.lock_aw_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \^rst_ni_wrapper_0\,
      D => \gen_demux.i_aw_spill_reg_n_25\,
      Q => \gen_demux.lock_aw_valid_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_demux_3 is
  port (
    \slv_reqs[2][2][ar][id]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_wvalid_0 : out STD_LOGIC;
    \mem_q_reg[9][0]\ : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : out STD_LOGIC;
    o_sb_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in2_out : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\ : out STD_LOGIC;
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    \mem_q_reg[9][1]\ : out STD_LOGIC;
    \mem_q_reg[9][1]_0\ : out STD_LOGIC;
    o_sb_awready : out STD_LOGIC;
    o_sb_arready : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_cs_reg[1]\ : out STD_LOGIC;
    io_bready : out STD_LOGIC;
    io_rready : out STD_LOGIC;
    w_fifo_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_fifo_push : out STD_LOGIC;
    write_pointer_q0 : out STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_rready_0 : out STD_LOGIC;
    i_sb_wlast_0 : out STD_LOGIC;
    o_sb_wready : out STD_LOGIC;
    o_sb_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.data_nodes[1][id]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_rvalid : out STD_LOGIC;
    o_sb_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mst_reqs_o[0][ar_valid]1\ : out STD_LOGIC;
    \gen_spill_reg.a_data_q_reg[ar_select][0]\ : out STD_LOGIC;
    \slv_reqs[2][2][aw][id]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[2][1][ar][addr]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ : out STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel0\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][len][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][region][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_mux.mst_aw_chan[lock]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[aw_chan][size][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][burst][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][region][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_mux.mst_ar_chan[lock]\ : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[ar_chan][size][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][burst][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \gen_arbiter.gen_levels[0].gen_level[0].sel0_1\ : out STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ : out STD_LOGIC;
    o_ram_bready : out STD_LOGIC;
    o_ram_rready : out STD_LOGIC;
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    i_sb_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[1][0]\ : in STD_LOGIC;
    i_sb_awlock : in STD_LOGIC;
    i_sb_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_arlock : in STD_LOGIC;
    i_sb_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.w_fifo_pop042_out\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \o_sb_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_sb_bready : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    r_fifo_full : in STD_LOGIC;
    \gen_demux.lock_ar_valid_q_reg_0\ : in STD_LOGIC;
    o_wb_adr : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_pointer_n10_out__0\ : in STD_LOGIC;
    \mem_q_reg[0][0]\ : in STD_LOGIC;
    \status_cnt_q_reg[2]\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_2\ : in STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    err_resp0 : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : in STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_1\ : in STD_LOGIC;
    \slv_resps[2][1][aw_ready]\ : in STD_LOGIC;
    \slv_resps[2][0][aw_ready]\ : in STD_LOGIC;
    w_fifo_full : in STD_LOGIC;
    i_sb_awvalid : in STD_LOGIC;
    \slv_resps[2][2][w_ready]\ : in STD_LOGIC;
    \gen_demux.w_fifo_pop\ : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    o_sb_wready_0 : in STD_LOGIC;
    o_sb_wready_1 : in STD_LOGIC;
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\ : in STD_LOGIC;
    io_bvalid : in STD_LOGIC;
    i_ram_bvalid : in STD_LOGIC;
    i_sb_arvalid : in STD_LOGIC;
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rlast : in STD_LOGIC;
    \slv_resps[2][2][r][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_resps[2][2][r_valid]\ : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel\ : in STD_LOGIC;
    \slv_reqs[1][2][aw][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[1][1][aw][addr]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_6\ : in STD_LOGIC;
    p_0_in6_in : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_8\ : in STD_LOGIC;
    o_ram_bready_0 : in STD_LOGIC;
    o_ram_bready_1 : in STD_LOGIC;
    o_rvalid_reg : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ : in STD_LOGIC;
    \slv_reqs[1][1][aw][len]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \slv_reqs[1][1][aw][region]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][prot]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][lock]\ : in STD_LOGIC;
    \slv_reqs[1][1][aw][size]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \slv_reqs[1][1][aw][burst]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reqs[1][1][aw][cache]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reqs[1][1][aw][qos]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_10\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ : in STD_LOGIC;
    \gen_arbiter.data_nodes[1][region]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][prot]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.data_nodes[1][lock]\ : in STD_LOGIC;
    \gen_arbiter.data_nodes[1][size]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_arbiter.data_nodes[1][burst]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_arbiter.data_nodes[1][cache]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][qos]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_arbiter.data_nodes[1][addr]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_0_in6_in_4 : in STD_LOGIC;
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_12\ : in STD_LOGIC;
    o_ram_rready_0 : in STD_LOGIC;
    \write_pointer_q_reg[0]_3\ : in STD_LOGIC;
    i_sb_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_demux_3 : entity is "axi_demux";
end BD_intcon_wrapper_bd_0_0_axi_demux_3;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_demux_3 is
  signal \gen_counters[0].cnt_en\ : STD_LOGIC;
  signal \gen_counters[0].cnt_en_16\ : STD_LOGIC;
  signal \gen_counters[0].mst_select_q_reg[0]_59\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[0].mst_select_q_reg[0]_71\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[10].cnt_en\ : STD_LOGIC;
  signal \gen_counters[10].cnt_en_8\ : STD_LOGIC;
  signal \gen_counters[11].cnt_en\ : STD_LOGIC;
  signal \gen_counters[11].cnt_en_13\ : STD_LOGIC;
  signal \gen_counters[12].cnt_en\ : STD_LOGIC;
  signal \gen_counters[12].cnt_en_6\ : STD_LOGIC;
  signal \gen_counters[13].cnt_en\ : STD_LOGIC;
  signal \gen_counters[13].cnt_en_0\ : STD_LOGIC;
  signal \gen_counters[14].cnt_en\ : STD_LOGIC;
  signal \gen_counters[14].cnt_en_7\ : STD_LOGIC;
  signal \gen_counters[15].cnt_en\ : STD_LOGIC;
  signal \gen_counters[15].cnt_en_14\ : STD_LOGIC;
  signal \gen_counters[1].cnt_en\ : STD_LOGIC;
  signal \gen_counters[1].cnt_en_15\ : STD_LOGIC;
  signal \gen_counters[1].mst_select_q_reg[1]_58\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[1].mst_select_q_reg[1]_70\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_counters[2].cnt_en\ : STD_LOGIC;
  signal \gen_counters[2].cnt_en_10\ : STD_LOGIC;
  signal \gen_counters[3].cnt_en\ : STD_LOGIC;
  signal \gen_counters[3].cnt_en_11\ : STD_LOGIC;
  signal \gen_counters[4].cnt_en\ : STD_LOGIC;
  signal \gen_counters[4].cnt_en_4\ : STD_LOGIC;
  signal \gen_counters[5].cnt_en\ : STD_LOGIC;
  signal \gen_counters[5].cnt_en_2\ : STD_LOGIC;
  signal \gen_counters[6].cnt_en\ : STD_LOGIC;
  signal \gen_counters[6].cnt_en_9\ : STD_LOGIC;
  signal \gen_counters[7].cnt_en\ : STD_LOGIC;
  signal \gen_counters[7].cnt_en_12\ : STD_LOGIC;
  signal \gen_counters[8].cnt_en\ : STD_LOGIC;
  signal \gen_counters[8].cnt_en_5\ : STD_LOGIC;
  signal \gen_counters[9].cnt_en\ : STD_LOGIC;
  signal \gen_counters[9].cnt_en_1\ : STD_LOGIC;
  signal \gen_demux.ar_id_cnt_full\ : STD_LOGIC;
  signal \gen_demux.ar_valid0\ : STD_LOGIC;
  signal \gen_demux.ar_valid34_in\ : STD_LOGIC;
  signal \gen_demux.aw_valid1\ : STD_LOGIC;
  signal \gen_demux.aw_valid35_in\ : STD_LOGIC;
  signal \gen_demux.i_ar_id_counter_n_6\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_2\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_75\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_76\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_77\ : STD_LOGIC;
  signal \gen_demux.i_ar_spill_reg_n_78\ : STD_LOGIC;
  signal \gen_demux.i_aw_id_counter_n_6\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_0\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_1\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_100\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_101\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_102\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_8\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_88\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_89\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_90\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_91\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_92\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_93\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_94\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_95\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_96\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_97\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_98\ : STD_LOGIC;
  signal \gen_demux.i_aw_spill_reg_n_99\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_10\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_16\ : STD_LOGIC;
  signal \gen_demux.i_b_mux_n_18\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_0\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_1\ : STD_LOGIC;
  signal \gen_demux.i_r_mux_n_85\ : STD_LOGIC;
  signal \gen_demux.i_w_fifo_n_14\ : STD_LOGIC;
  signal \gen_demux.i_w_fifo_n_15\ : STD_LOGIC;
  signal \gen_demux.i_w_fifo_n_16\ : STD_LOGIC;
  signal \gen_demux.i_w_fifo_n_19\ : STD_LOGIC;
  signal \gen_demux.lock_ar_valid_q\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_d0\ : STD_LOGIC;
  signal \gen_demux.lock_aw_valid_q\ : STD_LOGIC;
  signal \gen_demux.slv_ar_ready\ : STD_LOGIC;
  signal \gen_demux.slv_aw_chan_select[aw_select]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_demux.w_fifo_full\ : STD_LOGIC;
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal \^io_rready\ : STD_LOGIC;
  signal mem_q : STD_LOGIC;
  signal \mem_q_reg[4]_65\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[5]_64\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[6]_63\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[8]_61\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_q_reg[9]_60\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reqs[2][2][ar][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reqs[2][2][aw][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  io_rready <= \^io_rready\;
  \slv_reqs[2][2][ar][id]\(0) <= \^slv_reqs[2][2][ar][id]\(0);
  \slv_reqs[2][2][aw][id]\(0) <= \^slv_reqs[2][2][aw][id]\(0);
\gen_demux.i_ar_id_counter\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux_id_counters
     port map (
      E(0) => \gen_counters[0].cnt_en_16\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\(0) => \gen_counters[1].cnt_en_15\,
      \counter_q_reg[0]_0\(0) => \gen_counters[2].cnt_en_10\,
      \counter_q_reg[0]_1\(0) => \gen_counters[3].cnt_en_11\,
      \counter_q_reg[0]_10\(0) => \gen_counters[12].cnt_en_6\,
      \counter_q_reg[0]_11\(0) => \gen_counters[13].cnt_en_0\,
      \counter_q_reg[0]_12\(0) => \gen_counters[14].cnt_en_7\,
      \counter_q_reg[0]_13\(0) => \gen_counters[15].cnt_en_14\,
      \counter_q_reg[0]_2\(0) => \gen_counters[4].cnt_en_4\,
      \counter_q_reg[0]_3\(0) => \gen_counters[5].cnt_en_2\,
      \counter_q_reg[0]_4\(0) => \gen_counters[6].cnt_en_9\,
      \counter_q_reg[0]_5\(0) => \gen_counters[7].cnt_en_12\,
      \counter_q_reg[0]_6\(0) => \gen_counters[8].cnt_en_5\,
      \counter_q_reg[0]_7\(0) => \gen_counters[9].cnt_en_1\,
      \counter_q_reg[0]_8\(0) => \gen_counters[10].cnt_en_8\,
      \counter_q_reg[0]_9\(0) => \gen_counters[11].cnt_en_13\,
      \counter_q_reg[1]\ => \gen_demux.i_ar_id_counter_n_6\,
      \counter_q_reg[1]_0\ => \gen_demux.i_r_mux_n_0\,
      \counter_q_reg[1]_1\ => \gen_demux.i_r_mux_n_1\,
      \counter_q_reg[4]\ => \mem_q_reg[1][0]\,
      \counter_q_reg[4]_0\ => \^slv_reqs[2][2][ar][id]\(0),
      \counter_q_reg[4]_1\ => \gen_demux.i_r_mux_n_85\,
      \gen_counters[0].mst_select_q_reg[0][0]_0\ => \gen_demux.i_ar_spill_reg_n_77\,
      \gen_counters[0].mst_select_q_reg[0][1]_0\ => \gen_demux.i_ar_spill_reg_n_78\,
      \gen_counters[0].mst_select_q_reg[0]_71\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_71\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1][0]_0\ => \gen_demux.i_ar_spill_reg_n_75\,
      \gen_counters[1].mst_select_q_reg[1][1]_0\ => \gen_demux.i_ar_spill_reg_n_76\,
      \gen_counters[1].mst_select_q_reg[1]_70\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_70\(1 downto 0),
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.ar_valid0\ => \gen_demux.ar_valid0\,
      \gen_demux.ar_valid34_in\ => \gen_demux.ar_valid34_in\,
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      p_0_in(0) => p_0_in_3(0)
    );
\gen_demux.i_ar_spill_reg\: entity work.\BD_intcon_wrapper_bd_0_0_spill_register__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.data_nodes[1][addr]\(17 downto 0) => \gen_arbiter.data_nodes[1][addr]\(17 downto 0),
      \gen_arbiter.data_nodes[1][burst]\(1 downto 0) => \gen_arbiter.data_nodes[1][burst]\(1 downto 0),
      \gen_arbiter.data_nodes[1][cache]\(3 downto 0) => \gen_arbiter.data_nodes[1][cache]\(3 downto 0),
      \gen_arbiter.data_nodes[1][lock]\ => \gen_arbiter.data_nodes[1][lock]\,
      \gen_arbiter.data_nodes[1][prot]\(2 downto 0) => \gen_arbiter.data_nodes[1][prot]\(2 downto 0),
      \gen_arbiter.data_nodes[1][qos]\(3 downto 0) => \gen_arbiter.data_nodes[1][qos]\(3 downto 0),
      \gen_arbiter.data_nodes[1][region]\(3 downto 0) => \gen_arbiter.data_nodes[1][region]\(3 downto 0),
      \gen_arbiter.data_nodes[1][size]\(2 downto 0) => \gen_arbiter.data_nodes[1][size]\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_demux.i_ar_id_counter_n_6\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_7\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_8\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_11\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_5\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_12\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0_1\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0_1\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ => \gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      \gen_counters[0].mst_select_q_reg[0]_71\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_71\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1]_70\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_70\(1 downto 0),
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.ar_valid0\ => \gen_demux.ar_valid0\,
      \gen_demux.ar_valid34_in\ => \gen_demux.ar_valid34_in\,
      \gen_demux.lock_ar_valid_q\ => \gen_demux.lock_ar_valid_q\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_demux.i_ar_spill_reg_n_2\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_demux.lock_ar_valid_q_reg_0\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      \gen_mux.mst_ar_chan[lock]\ => \gen_mux.mst_ar_chan[lock]\,
      \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ => \gen_spill_reg.a_data_q_reg[ar_select][0]\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]_0\(17 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(17 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][burst][1]_0\(1 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][burst][1]\(1 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]_0\(3 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0\ => \^slv_reqs[2][2][ar][id]\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]_0\(2 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]\(2 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]_0\(3 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][region][3]_0\(3 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][region][3]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][size][2]_0\(2 downto 0) => \gen_spill_reg.b_data_q_reg[ar_chan][size][2]\(2 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_select][0]_0\ => \gen_demux.i_ar_spill_reg_n_75\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_1\ => \gen_demux.i_ar_spill_reg_n_77\,
      \gen_spill_reg.b_data_q_reg[ar_select][0]_2\ => \mem_q_reg[1][0]\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_0\ => \gen_demux.i_ar_spill_reg_n_76\,
      \gen_spill_reg.b_data_q_reg[ar_select][1]_1\ => \gen_demux.i_ar_spill_reg_n_78\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_spill_reg.b_full_q_reg\,
      \gen_spill_reg.b_full_q_reg_1\ => \gen_spill_reg.b_full_q_reg_0\,
      \gen_spill_reg.b_full_q_reg_2\ => \gen_spill_reg.b_full_q_reg_1\,
      i_sb_araddr(31 downto 0) => i_sb_araddr(31 downto 0),
      i_sb_arburst(1 downto 0) => i_sb_arburst(1 downto 0),
      i_sb_arcache(3 downto 0) => i_sb_arcache(3 downto 0),
      i_sb_arid(0) => i_sb_arid(0),
      i_sb_arlen(7 downto 0) => i_sb_arlen(7 downto 0),
      i_sb_arlock => i_sb_arlock,
      i_sb_arprot(2 downto 0) => i_sb_arprot(2 downto 0),
      i_sb_arqos(3 downto 0) => i_sb_arqos(3 downto 0),
      i_sb_arregion(3 downto 0) => i_sb_arregion(3 downto 0),
      i_sb_arsize(2 downto 0) => i_sb_arsize(2 downto 0),
      i_sb_arvalid => i_sb_arvalid,
      \mst_reqs_o[0][ar_valid]1\ => \mst_reqs_o[0][ar_valid]1\,
      o_sb_arready => o_sb_arready,
      p_0_in6_in => p_0_in6_in,
      p_0_in6_in_4 => p_0_in6_in_4,
      r_fifo_full => r_fifo_full,
      \slv_reqs[2][1][ar][addr]\(13 downto 0) => \slv_reqs[2][1][ar][addr]\(13 downto 0),
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_0\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_1\,
      \write_pointer_q_reg[0]_2\ => \write_pointer_q_reg[0]_2\,
      \write_pointer_q_reg[0]_3\ => \write_pointer_q_reg[0]_3\
    );
\gen_demux.i_aw_id_counter\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux_id_counters_5
     port map (
      E(0) => \gen_counters[0].cnt_en\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\(0) => \gen_counters[1].cnt_en\,
      \counter_q_reg[0]_0\(0) => \gen_counters[2].cnt_en\,
      \counter_q_reg[0]_1\(0) => \gen_counters[3].cnt_en\,
      \counter_q_reg[0]_10\(0) => \gen_counters[12].cnt_en\,
      \counter_q_reg[0]_11\(0) => \gen_counters[13].cnt_en\,
      \counter_q_reg[0]_12\(0) => \gen_counters[14].cnt_en\,
      \counter_q_reg[0]_13\(0) => \gen_counters[15].cnt_en\,
      \counter_q_reg[0]_2\(0) => \gen_counters[4].cnt_en\,
      \counter_q_reg[0]_3\(0) => \gen_counters[5].cnt_en\,
      \counter_q_reg[0]_4\(0) => \gen_counters[6].cnt_en\,
      \counter_q_reg[0]_5\(0) => \gen_counters[7].cnt_en\,
      \counter_q_reg[0]_6\(0) => \gen_counters[8].cnt_en\,
      \counter_q_reg[0]_7\(0) => \gen_counters[9].cnt_en\,
      \counter_q_reg[0]_8\(0) => \gen_counters[10].cnt_en\,
      \counter_q_reg[0]_9\(0) => \gen_counters[11].cnt_en\,
      \counter_q_reg[1]\ => \gen_demux.i_aw_id_counter_n_6\,
      \counter_q_reg[1]_0\ => \gen_demux.i_b_mux_n_10\,
      \counter_q_reg[1]_1\ => \gen_demux.i_b_mux_n_16\,
      \counter_q_reg[4]\ => \mem_q_reg[1][0]\,
      \counter_q_reg[4]_0\ => \gen_demux.i_aw_spill_reg_n_0\,
      \counter_q_reg[4]_1\ => \gen_demux.i_aw_spill_reg_n_8\,
      \counter_q_reg[4]_2\ => \gen_demux.i_b_mux_n_18\,
      \gen_counters[0].mst_select_q_reg[0][0]_0\ => \gen_demux.i_aw_spill_reg_n_91\,
      \gen_counters[0].mst_select_q_reg[0][1]_0\ => \gen_demux.i_aw_spill_reg_n_90\,
      \gen_counters[0].mst_select_q_reg[0]_59\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_59\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1][0]_0\ => \gen_demux.i_aw_spill_reg_n_89\,
      \gen_counters[1].mst_select_q_reg[1][1]_0\ => \gen_demux.i_aw_spill_reg_n_88\,
      \gen_counters[1].mst_select_q_reg[1]_58\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_58\(1 downto 0),
      \gen_demux.ar_id_cnt_full\ => \gen_demux.ar_id_cnt_full\,
      \gen_demux.aw_valid1\ => \gen_demux.aw_valid1\,
      \gen_demux.aw_valid35_in\ => \gen_demux.aw_valid35_in\,
      \gen_demux.lock_aw_valid_d0\ => \gen_demux.lock_aw_valid_d0\,
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.w_fifo_full\ => \gen_demux.w_fifo_full\,
      p_0_in(0) => p_0_in(0),
      \slv_reqs[2][2][aw][id]\(0) => \^slv_reqs[2][2][aw][id]\(0)
    );
\gen_demux.i_aw_spill_reg\: entity work.BD_intcon_wrapper_bd_0_0_spill_register
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_5\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_6\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\(0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_9\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_10\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel_2\,
      \gen_counters[0].mst_select_q_reg[0]_59\(1 downto 0) => \gen_counters[0].mst_select_q_reg[0]_59\(1 downto 0),
      \gen_counters[1].mst_select_q_reg[1]_58\(1 downto 0) => \gen_counters[1].mst_select_q_reg[1]_58\(1 downto 0),
      \gen_demux.aw_valid1\ => \gen_demux.aw_valid1\,
      \gen_demux.aw_valid35_in\ => \gen_demux.aw_valid35_in\,
      \gen_demux.lock_aw_valid_d0\ => \gen_demux.lock_aw_valid_d0\,
      \gen_demux.lock_aw_valid_q\ => \gen_demux.lock_aw_valid_q\,
      \gen_demux.lock_aw_valid_q_reg\ => \gen_demux.i_aw_spill_reg_n_1\,
      \gen_demux.lock_aw_valid_q_reg_0\ => \gen_demux.i_aw_spill_reg_n_102\,
      \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) => \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0),
      \gen_mux.mst_aw_chan[lock]\ => \gen_mux.mst_aw_chan[lock]\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][0]_0\ => \gen_demux.i_aw_spill_reg_n_0\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][0]_1\ => \gen_demux.i_aw_spill_reg_n_8\,
      \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]\(0),
      \gen_spill_reg.a_full_q_reg_0\ => \mem_q_reg[1][0]\,
      \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]_0\(12 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]\(12 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]_0\(31 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]\(31 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][burst][1]_0\(1 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][burst][1]\(1 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]_0\(3 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\(0) => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]\(0),
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_1\(0) => \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\(0),
      \gen_spill_reg.b_data_q_reg[aw_chan][len][7]_0\(7 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][len][7]\(7 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]_0\(2 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]\(2 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]_0\(3 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][region][3]_0\(3 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][region][3]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][size][2]_0\(2 downto 0) => \gen_spill_reg.b_data_q_reg[aw_chan][size][2]\(2 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_select][0]_0\ => \gen_demux.i_aw_spill_reg_n_89\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_1\ => \gen_demux.i_aw_spill_reg_n_91\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_2\ => \gen_demux.i_aw_spill_reg_n_93\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_3\ => \gen_demux.i_aw_spill_reg_n_95\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_4\ => \gen_demux.i_aw_spill_reg_n_97\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_5\ => \gen_demux.i_aw_spill_reg_n_99\,
      \gen_spill_reg.b_data_q_reg[aw_select][0]_6\ => \gen_demux.i_aw_spill_reg_n_101\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_0\ => \gen_demux.i_aw_spill_reg_n_88\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_1\ => \gen_demux.i_aw_spill_reg_n_90\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_2\ => \gen_demux.i_aw_spill_reg_n_92\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_3\ => \gen_demux.i_aw_spill_reg_n_94\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_4\ => \gen_demux.i_aw_spill_reg_n_96\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_5\ => \gen_demux.i_aw_spill_reg_n_98\,
      \gen_spill_reg.b_data_q_reg[aw_select][1]_6\ => \gen_demux.i_aw_spill_reg_n_100\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_demux.i_aw_id_counter_n_6\,
      i_sb_awaddr(31 downto 0) => i_sb_awaddr(31 downto 0),
      i_sb_awburst(1 downto 0) => i_sb_awburst(1 downto 0),
      i_sb_awcache(3 downto 0) => i_sb_awcache(3 downto 0),
      i_sb_awid(0) => i_sb_awid(0),
      i_sb_awlen(7 downto 0) => i_sb_awlen(7 downto 0),
      i_sb_awlock => i_sb_awlock,
      i_sb_awprot(2 downto 0) => i_sb_awprot(2 downto 0),
      i_sb_awqos(3 downto 0) => i_sb_awqos(3 downto 0),
      i_sb_awregion(3 downto 0) => i_sb_awregion(3 downto 0),
      i_sb_awsize(2 downto 0) => i_sb_awsize(2 downto 0),
      i_sb_awvalid => i_sb_awvalid,
      mem_q => mem_q,
      \mem_q_reg[0][0]\ => \mem_q_reg[0][0]\,
      \mem_q_reg[4][1]\ => \gen_demux.i_w_fifo_n_14\,
      \mem_q_reg[4]_65\(1 downto 0) => \mem_q_reg[4]_65\(1 downto 0),
      \mem_q_reg[5][1]\ => \gen_demux.i_w_fifo_n_19\,
      \mem_q_reg[5]_64\(1 downto 0) => \mem_q_reg[5]_64\(1 downto 0),
      \mem_q_reg[6][1]\ => \gen_demux.i_w_fifo_n_15\,
      \mem_q_reg[6]_63\(1 downto 0) => \mem_q_reg[6]_63\(1 downto 0),
      \mem_q_reg[8][1]\ => \gen_demux.i_w_fifo_n_16\,
      \mem_q_reg[8]_61\(1 downto 0) => \mem_q_reg[8]_61\(1 downto 0),
      \mem_q_reg[9]_60\(1 downto 0) => \mem_q_reg[9]_60\(1 downto 0),
      o_sb_awready => o_sb_awready,
      \read_pointer_n10_out__0\ => \read_pointer_n10_out__0\,
      \slv_reqs[1][1][aw][addr]\(31 downto 0) => \slv_reqs[1][1][aw][addr]\(31 downto 0),
      \slv_reqs[1][1][aw][burst]\(1 downto 0) => \slv_reqs[1][1][aw][burst]\(1 downto 0),
      \slv_reqs[1][1][aw][cache]\(3 downto 0) => \slv_reqs[1][1][aw][cache]\(3 downto 0),
      \slv_reqs[1][1][aw][len]\(7 downto 0) => \slv_reqs[1][1][aw][len]\(7 downto 0),
      \slv_reqs[1][1][aw][lock]\ => \slv_reqs[1][1][aw][lock]\,
      \slv_reqs[1][1][aw][prot]\(2 downto 0) => \slv_reqs[1][1][aw][prot]\(2 downto 0),
      \slv_reqs[1][1][aw][qos]\(3 downto 0) => \slv_reqs[1][1][aw][qos]\(3 downto 0),
      \slv_reqs[1][1][aw][region]\(3 downto 0) => \slv_reqs[1][1][aw][region]\(3 downto 0),
      \slv_reqs[1][1][aw][size]\(2 downto 0) => \slv_reqs[1][1][aw][size]\(2 downto 0),
      \slv_reqs[1][2][aw][id]\(0) => \slv_reqs[1][2][aw][id]\(0),
      \slv_reqs[2][2][aw][id]\(0) => \^slv_reqs[2][2][aw][id]\(0),
      \slv_resps[2][0][aw_ready]\ => \slv_resps[2][0][aw_ready]\,
      \slv_resps[2][1][aw_ready]\ => \slv_resps[2][1][aw_ready]\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_1\,
      w_fifo_data(0) => w_fifo_data(0),
      w_fifo_full => w_fifo_full,
      w_fifo_push => w_fifo_push
    );
\gen_demux.i_b_mux\: entity work.BD_intcon_wrapper_bd_0_0_rr_arb_tree
     port map (
      E(0) => \gen_counters[0].cnt_en\,
      \FSM_sequential_cs_reg[1]\ => \FSM_sequential_cs_reg[1]\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      \counter_q_reg[0]_0\ => \gen_demux.i_aw_spill_reg_n_0\,
      \counter_q_reg[0]_1\ => \gen_demux.i_aw_spill_reg_n_8\,
      cs(2 downto 0) => cs(2 downto 0),
      \gen_arbiter.data_nodes[1][id]\(0) => \gen_arbiter.data_nodes[1][id]\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\(5 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\,
      \gen_arbiter.rr_q_reg[0]_0\ => \mem_q_reg[1][0]\,
      \gen_arbiter.rr_q_reg[1]_0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      i_sb_bready => i_sb_bready,
      i_sb_bready_0(0) => \gen_counters[15].cnt_en\,
      i_sb_bready_1(0) => \gen_counters[11].cnt_en\,
      i_sb_bready_10(0) => \gen_counters[8].cnt_en\,
      i_sb_bready_11(0) => \gen_counters[4].cnt_en\,
      i_sb_bready_12 => \gen_demux.i_b_mux_n_16\,
      i_sb_bready_13(0) => \gen_counters[1].cnt_en\,
      i_sb_bready_14 => \gen_demux.i_b_mux_n_18\,
      i_sb_bready_15(0) => \gen_counters[5].cnt_en\,
      i_sb_bready_16(0) => \gen_counters[9].cnt_en\,
      i_sb_bready_17(0) => \gen_counters[13].cnt_en\,
      i_sb_bready_2(0) => \gen_counters[7].cnt_en\,
      i_sb_bready_3(0) => \gen_counters[3].cnt_en\,
      i_sb_bready_4(0) => \gen_counters[2].cnt_en\,
      i_sb_bready_5(0) => \gen_counters[6].cnt_en\,
      i_sb_bready_6(0) => \gen_counters[10].cnt_en\,
      i_sb_bready_7(0) => \gen_counters[14].cnt_en\,
      i_sb_bready_8 => \gen_demux.i_b_mux_n_10\,
      i_sb_bready_9(0) => \gen_counters[12].cnt_en\,
      io_bready => io_bready,
      io_bvalid => io_bvalid,
      io_rready => \^io_rready\,
      o_ram_bready => o_ram_bready,
      o_ram_bready_0 => o_ram_bready_0,
      o_ram_bready_1 => o_ram_bready_1,
      o_sb_bresp(1 downto 0) => o_sb_bresp(1 downto 0),
      o_wb_adr(0) => o_wb_adr(0),
      p_0_in(0) => p_0_in(0),
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\
    );
\gen_demux.i_r_mux\: entity work.\BD_intcon_wrapper_bd_0_0_rr_arb_tree__parameterized0\
     port map (
      E(0) => \gen_counters[0].cnt_en_16\,
      Q(5 downto 0) => Q(5 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \^slv_reqs[2][2][ar][id]\(0),
      err_resp0 => err_resp0,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \mem_q_reg[1][0]\,
      \gen_arbiter.rr_q_reg[0]_0\ => p_0_in2_out,
      \gen_arbiter.rr_q_reg[1]_0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\,
      \gen_demux.slv_ar_ready\ => \gen_demux.slv_ar_ready\,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      \i_ram_rid[3]_0\ => \gen_demux.i_r_mux_n_1\,
      \i_ram_rid[3]_1\(0) => \gen_counters[1].cnt_en_15\,
      i_ram_rid_0_sp_1 => i_ram_rid_0_sn_1,
      i_ram_rid_3_sp_1 => \gen_demux.i_r_mux_n_0\,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      i_sb_rready => i_sb_rready,
      i_sb_rready_0 => i_sb_rready_0,
      i_sb_rready_1(0) => \gen_counters[15].cnt_en_14\,
      i_sb_rready_10(0) => \gen_counters[8].cnt_en_5\,
      i_sb_rready_11(0) => \gen_counters[4].cnt_en_4\,
      i_sb_rready_12 => \gen_demux.i_r_mux_n_85\,
      i_sb_rready_13(0) => \gen_counters[5].cnt_en_2\,
      i_sb_rready_14(0) => \gen_counters[9].cnt_en_1\,
      i_sb_rready_15(0) => \gen_counters[13].cnt_en_0\,
      i_sb_rready_2(0) => \gen_counters[11].cnt_en_13\,
      i_sb_rready_3(0) => \gen_counters[7].cnt_en_12\,
      i_sb_rready_4(0) => \gen_counters[3].cnt_en_11\,
      i_sb_rready_5(0) => \gen_counters[2].cnt_en_10\,
      i_sb_rready_6(0) => \gen_counters[6].cnt_en_9\,
      i_sb_rready_7(0) => \gen_counters[10].cnt_en_8\,
      i_sb_rready_8(0) => \gen_counters[14].cnt_en_7\,
      i_sb_rready_9(0) => \gen_counters[12].cnt_en_6\,
      io_rready => \^io_rready\,
      io_rvalid => io_rvalid,
      o_ram_rready => o_ram_rready,
      o_ram_rready_0 => o_ram_rready_0,
      o_rvalid_reg => o_rvalid_reg,
      o_sb_rdata(63 downto 0) => o_sb_rdata(63 downto 0),
      \o_sb_rdata[63]\(63 downto 0) => \o_sb_rdata[63]\(63 downto 0),
      o_sb_rlast => o_sb_rlast,
      o_sb_rresp(1 downto 0) => o_sb_rresp(1 downto 0),
      o_sb_rvalid => o_sb_rvalid,
      p_0_in(0) => p_0_in_3(0),
      \slv_resps[2][2][r][id]\(0) => \slv_resps[2][2][r][id]\(0),
      \slv_resps[2][2][r_valid]\ => \slv_resps[2][2][r_valid]\
    );
\gen_demux.i_w_fifo\: entity work.BD_intcon_wrapper_bd_0_0_fifo_v3
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) => \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0),
      \gen_demux.w_fifo_full\ => \gen_demux.w_fifo_full\,
      \gen_demux.w_fifo_pop\ => \gen_demux.w_fifo_pop\,
      \gen_demux.w_fifo_pop042_out\ => \gen_demux.w_fifo_pop042_out\,
      i_sb_wlast => i_sb_wlast,
      i_sb_wlast_0 => i_sb_wlast_0,
      i_sb_wvalid => i_sb_wvalid,
      i_sb_wvalid_0 => i_sb_wvalid_0,
      mem_q => mem_q,
      \mem_q_reg[1][0]_0\ => \mem_q_reg[1][0]\,
      \mem_q_reg[4][0]_0\ => \gen_demux.i_aw_spill_reg_n_101\,
      \mem_q_reg[4][1]_0\ => \gen_demux.i_aw_spill_reg_n_100\,
      \mem_q_reg[4]_65\(1 downto 0) => \mem_q_reg[4]_65\(1 downto 0),
      \mem_q_reg[5][0]_0\ => \gen_demux.i_aw_spill_reg_n_99\,
      \mem_q_reg[5][1]_0\ => \gen_demux.i_aw_spill_reg_n_98\,
      \mem_q_reg[5]_64\(1 downto 0) => \mem_q_reg[5]_64\(1 downto 0),
      \mem_q_reg[6][0]_0\ => \gen_demux.i_aw_spill_reg_n_97\,
      \mem_q_reg[6][1]_0\ => \gen_demux.i_aw_spill_reg_n_96\,
      \mem_q_reg[6]_63\(1 downto 0) => \mem_q_reg[6]_63\(1 downto 0),
      \mem_q_reg[8][0]_0\ => \gen_demux.i_aw_spill_reg_n_95\,
      \mem_q_reg[8][1]_0\ => \gen_demux.i_aw_spill_reg_n_94\,
      \mem_q_reg[8]_61\(1 downto 0) => \mem_q_reg[8]_61\(1 downto 0),
      \mem_q_reg[9][0]_0\ => \mem_q_reg[9][0]\,
      \mem_q_reg[9][0]_1\ => \gen_demux.i_aw_spill_reg_n_93\,
      \mem_q_reg[9][1]_0\ => \mem_q_reg[9][1]\,
      \mem_q_reg[9][1]_1\ => \mem_q_reg[9][1]_0\,
      \mem_q_reg[9][1]_2\ => \gen_demux.i_aw_spill_reg_n_92\,
      \mem_q_reg[9]_60\(1 downto 0) => \mem_q_reg[9]_60\(1 downto 0),
      o_sb_wready => o_sb_wready,
      o_sb_wready_0 => o_sb_wready_0,
      o_sb_wready_1 => o_sb_wready_1,
      \slv_resps[2][2][w_ready]\ => \slv_resps[2][2][w_ready]\,
      \write_pointer_q_reg[0]_0\ => \gen_demux.i_aw_spill_reg_n_1\,
      \write_pointer_q_reg[2]_0\ => \gen_demux.i_w_fifo_n_16\,
      \write_pointer_q_reg[3]_0\ => \gen_demux.i_w_fifo_n_14\,
      \write_pointer_q_reg[3]_1\ => \gen_demux.i_w_fifo_n_15\,
      \write_pointer_q_reg[3]_2\ => \gen_demux.i_w_fifo_n_19\
    );
\gen_demux.lock_ar_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]\,
      D => \gen_demux.i_ar_spill_reg_n_2\,
      Q => \gen_demux.lock_ar_valid_q\
    );
\gen_demux.lock_aw_valid_q_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[1][0]\,
      D => \gen_demux.i_aw_spill_reg_n_102\,
      Q => \gen_demux.lock_aw_valid_q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_err_slv is
  port (
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \slv_resps[0][2][r_valid]\ : out STD_LOGIC;
    r_busy_q_reg_0 : out STD_LOGIC;
    err_resp0 : out STD_LOGIC;
    \slv_resps[0][2][r][id]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_i_wrapper : in STD_LOGIC;
    \mem_q_reg[2][len][0]\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_q0 : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_ram_rlast : in STD_LOGIC;
    p_0_in2_out : in STD_LOGIC;
    i_ifu_rready : in STD_LOGIC;
    r_busy_q_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_q_reg[3][len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_err_slv : entity is "axi_err_slv";
end BD_intcon_wrapper_bd_0_0_axi_err_slv;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_err_slv is
  signal counter_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d_i : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal i_r_fifo_n_18 : STD_LOGIC;
  signal i_r_fifo_n_5 : STD_LOGIC;
  signal i_r_fifo_n_6 : STD_LOGIC;
  signal r_cnt_clear : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_resps[0][2][r_valid]\ : STD_LOGIC;
begin
  \slv_resps[0][2][r_valid]\ <= \^slv_resps[0][2][r_valid]\;
i_r_counter: entity work.BD_intcon_wrapper_bd_0_0_counter_81
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_6,
      Q(0) => r_current_beat(0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[1]\ => i_r_fifo_n_5,
      \counter_q_reg[1]_0\ => r_busy_q_reg_1,
      \counter_q_reg[7]\ => \mem_q_reg[2][len][0]\,
      d_i(6 downto 0) => d_i(7 downto 1),
      err_resp0 => err_resp0,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      i_ram_rlast => i_ram_rlast,
      o_ifu_rlast => \^slv_resps[0][2][r_valid]\,
      p_0_in2_out => p_0_in2_out,
      r_busy_q_reg => r_busy_q_reg_0,
      r_cnt_clear => r_cnt_clear
    );
i_r_fifo: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_82\
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_6,
      Q(0) => r_current_beat(0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      i_ifu_rready => i_ifu_rready,
      \mem_q_reg[2][len][0]_0\ => \mem_q_reg[2][len][0]\,
      \mem_q_reg[2][len][7]_0\(6 downto 0) => d_i(7 downto 1),
      \mem_q_reg[3][id][2]_0\(2 downto 0) => D(2 downto 0),
      \mem_q_reg[3][len][7]_0\(7 downto 0) => \mem_q_reg[3][len][7]\(7 downto 0),
      r_busy_q_reg => i_r_fifo_n_5,
      r_busy_q_reg_0 => \^slv_resps[0][2][r_valid]\,
      r_busy_q_reg_1 => r_busy_q_reg_1,
      r_cnt_clear => r_cnt_clear,
      \slv_resps[0][2][r][id]\(2 downto 0) => \slv_resps[0][2][r][id]\(2 downto 0),
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_0\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => i_r_fifo_n_18,
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_0\
    );
r_busy_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \mem_q_reg[2][len][0]\,
      D => i_r_fifo_n_18,
      Q => \^slv_resps[0][2][r_valid]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_err_slv_2 is
  port (
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \slv_resps[1][2][r_valid]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC;
    \slv_resps[1][2][w_ready]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    \mem_q_reg[1][1]\ : out STD_LOGIC;
    \mem_q_reg[1][2]\ : out STD_LOGIC;
    \mem_q_reg[1][3]\ : out STD_LOGIC;
    \slv_resps[1][2][r][id]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    err_resp0 : out STD_LOGIC;
    \mem_q_reg[1][2]_0\ : out STD_LOGIC;
    \slv_resps[1][2][b][id]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_i_wrapper : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_q0 : in STD_LOGIC;
    \slv_reqs[1][2][aw_valid]\ : in STD_LOGIC;
    \status_cnt_q_reg[1]_3\ : in STD_LOGIC;
    \gen_demux.slv_aw_chan_select[aw_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_wready : in STD_LOGIC;
    \counter_q_reg[0]\ : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    r_busy_q_reg_0 : in STD_LOGIC;
    \o_lsu_bid[2]\ : in STD_LOGIC;
    \o_lsu_bid[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_bready : in STD_LOGIC;
    \mem_q_reg[1][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_q_reg[3][id][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_q_reg[3][len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_err_slv_2 : entity is "axi_err_slv";
end BD_intcon_wrapper_bd_0_0_axi_err_slv_2;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_err_slv_2 is
  signal counter_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d_i : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal i_r_fifo_n_19 : STD_LOGIC;
  signal i_r_fifo_n_5 : STD_LOGIC;
  signal i_r_fifo_n_6 : STD_LOGIC;
  signal i_w_fifo_n_0 : STD_LOGIC;
  signal i_w_fifo_n_4 : STD_LOGIC;
  signal r_cnt_clear : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_resps[1][2][r_valid]\ : STD_LOGIC;
  signal \^status_cnt_q_reg[0]_0\ : STD_LOGIC;
  signal \^status_cnt_q_reg[1]_1\ : STD_LOGIC;
  signal write_pointer_q : STD_LOGIC;
  signal write_pointer_q0_0 : STD_LOGIC;
begin
  \slv_resps[1][2][r_valid]\ <= \^slv_resps[1][2][r_valid]\;
  \status_cnt_q_reg[0]_0\ <= \^status_cnt_q_reg[0]_0\;
  \status_cnt_q_reg[1]_1\ <= \^status_cnt_q_reg[1]_1\;
i_b_fifo: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1_37\
     port map (
      E(0) => i_w_fifo_n_0,
      clk_i_wrapper => clk_i_wrapper,
      \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) => \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0),
      i_lsu_bready => i_lsu_bready,
      \mem_q_reg[1][0]_0\ => \status_cnt_q_reg[2]_1\,
      \mem_q_reg[1][2]_0\ => \mem_q_reg[1][2]_0\,
      \mem_q_reg[1][3]_0\(3 downto 0) => \mem_q_reg[1][3]_0\(3 downto 0),
      \o_lsu_bid[2]\ => \o_lsu_bid[2]\,
      \o_lsu_bid[2]_0\ => \o_lsu_bid[2]_0\,
      o_lsu_wready => i_w_fifo_n_4,
      o_lsu_wready_0 => o_lsu_wready,
      \slv_resps[1][2][b][id]\(2 downto 0) => \slv_resps[1][2][b][id]\(2 downto 0),
      \slv_resps[1][2][w_ready]\ => \slv_resps[1][2][w_ready]\,
      \status_cnt_q_reg[0]_0\ => \^status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[1]_0\ => \^status_cnt_q_reg[1]_1\,
      write_pointer_q => write_pointer_q,
      write_pointer_q0 => write_pointer_q0_0
    );
i_r_counter: entity work.BD_intcon_wrapper_bd_0_0_counter_38
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_6,
      Q(0) => r_current_beat(0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[1]\ => i_r_fifo_n_5,
      \counter_q_reg[1]_0\ => \^slv_resps[1][2][r_valid]\,
      \counter_q_reg[1]_1\ => r_busy_q_reg_0,
      \counter_q_reg[7]\ => \status_cnt_q_reg[2]_1\,
      d_i(6 downto 0) => d_i(7 downto 1),
      err_resp0 => err_resp0,
      r_cnt_clear => r_cnt_clear
    );
i_r_fifo: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2_39\
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_6,
      Q(0) => r_current_beat(0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \counter_q_reg[0]\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      i_lsu_rready => i_lsu_rready,
      \mem_q_reg[2][len][0]_0\ => \status_cnt_q_reg[2]_1\,
      \mem_q_reg[2][len][7]_0\(6 downto 0) => d_i(7 downto 1),
      \mem_q_reg[3][id][3]_0\(3 downto 0) => \mem_q_reg[3][id][3]\(3 downto 0),
      \mem_q_reg[3][len][7]_0\(7 downto 0) => \mem_q_reg[3][len][7]\(7 downto 0),
      r_busy_q_reg => i_r_fifo_n_5,
      r_busy_q_reg_0 => \^slv_resps[1][2][r_valid]\,
      r_busy_q_reg_1 => r_busy_q_reg_0,
      r_cnt_clear => r_cnt_clear,
      \slv_resps[1][2][r][id]\(3 downto 0) => \slv_resps[1][2][r][id]\(3 downto 0),
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_0\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => i_r_fifo_n_19,
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_0\
    );
i_w_fifo: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0_40\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => i_w_fifo_n_0,
      clk_i_wrapper => clk_i_wrapper,
      \mem_q_reg[1][0]_0\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][1]_0\ => \mem_q_reg[1][1]\,
      \mem_q_reg[1][2]_0\ => \mem_q_reg[1][2]\,
      \mem_q_reg[1][3]_0\ => \mem_q_reg[1][3]\,
      \slv_reqs[1][2][aw_valid]\ => \slv_reqs[1][2][aw_valid]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]_2\,
      \status_cnt_q_reg[1]_1\ => \^status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[1]_2\ => \^status_cnt_q_reg[1]_1\,
      \status_cnt_q_reg[1]_3\ => \status_cnt_q_reg[1]_3\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_1\ => i_w_fifo_n_4,
      \status_cnt_q_reg[2]_2\ => \status_cnt_q_reg[2]_1\,
      write_pointer_q => write_pointer_q,
      write_pointer_q0 => write_pointer_q0_0
    );
r_busy_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => i_r_fifo_n_19,
      Q => \^slv_resps[1][2][r_valid]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_err_slv_4 is
  port (
    \write_pointer_q_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    \slv_resps[2][2][r_valid]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_1\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[2]_0\ : out STD_LOGIC;
    \read_pointer_n10_out__0\ : out STD_LOGIC;
    \slv_resps[2][2][w_ready]\ : out STD_LOGIC;
    \status_cnt_q_reg[0]_1\ : out STD_LOGIC;
    \status_cnt_q_reg[1]_2\ : out STD_LOGIC;
    w_fifo_full : out STD_LOGIC;
    \mem_q_reg[2][0]\ : out STD_LOGIC;
    \slv_resps[2][2][r][id]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_resp0 : out STD_LOGIC;
    r_fifo_full : out STD_LOGIC;
    \gen_demux.w_fifo_pop\ : out STD_LOGIC;
    \gen_demux.w_fifo_pop042_out\ : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    o_sb_rlast : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    \status_cnt_q_reg[2]_1\ : in STD_LOGIC;
    \write_pointer_q_reg[0]_0\ : in STD_LOGIC;
    \slv_reqs[2][2][ar][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_demux.slv_ar_chan_select[ar_select]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pointer_q0 : in STD_LOGIC;
    w_fifo_push : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    \write_pointer_q_reg[0]_1\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : in STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    r_busy_q_reg_0 : in STD_LOGIC;
    w_fifo_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reqs[2][2][aw][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \status_cnt_q_reg[2]_2\ : in STD_LOGIC;
    \status_cnt_q_reg[2]_3\ : in STD_LOGIC;
    \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\ : in STD_LOGIC;
    \gen_arbiter.data_nodes[1][id]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_rlast : in STD_LOGIC;
    p_0_in2_out : in STD_LOGIC;
    i_sb_bready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_err_slv_4 : entity is "axi_err_slv";
end BD_intcon_wrapper_bd_0_0_axi_err_slv_4;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_err_slv_4 is
  signal counter_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d_i : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal i_r_fifo_n_17 : STD_LOGIC;
  signal i_r_fifo_n_5 : STD_LOGIC;
  signal i_r_fifo_n_6 : STD_LOGIC;
  signal r_cnt_clear : STD_LOGIC;
  signal r_current_beat : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_resps[2][2][r_valid]\ : STD_LOGIC;
  signal w_fifo_empty : STD_LOGIC;
  signal w_fifo_pop : STD_LOGIC;
begin
  \slv_resps[2][2][r_valid]\ <= \^slv_resps[2][2][r_valid]\;
i_b_fifo: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized1\
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.data_nodes[1][id]\(0) => \gen_arbiter.data_nodes[1][id]\(0),
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\,
      \gen_demux.w_fifo_pop\ => \gen_demux.w_fifo_pop\,
      \gen_demux.w_fifo_pop042_out\ => \gen_demux.w_fifo_pop042_out\,
      i_sb_bready => i_sb_bready,
      i_sb_wlast => i_sb_wlast,
      i_sb_wvalid => i_sb_wvalid,
      \mem_q_reg[1][0]_0\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][0]_1\ => \status_cnt_q_reg[2]_1\,
      \slv_resps[2][2][w_ready]\ => \slv_resps[2][2][w_ready]\,
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_1\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]_2\,
      \status_cnt_q_reg[2]\ => \status_cnt_q_reg[2]_2\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_3\,
      w_fifo_data(0) => w_fifo_data(0),
      w_fifo_empty => w_fifo_empty,
      w_fifo_pop => w_fifo_pop,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]_1\
    );
i_r_counter: entity work.BD_intcon_wrapper_bd_0_0_counter
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_6,
      Q(0) => r_current_beat(0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[1]\ => i_r_fifo_n_5,
      \counter_q_reg[1]_0\ => r_busy_q_reg_0,
      \counter_q_reg[7]\ => \status_cnt_q_reg[2]_1\,
      d_i(6 downto 0) => d_i(7 downto 1),
      err_resp0 => err_resp0,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      i_ram_rlast => i_ram_rlast,
      o_sb_rlast => o_sb_rlast,
      o_sb_rlast_0 => \^slv_resps[2][2][r_valid]\,
      p_0_in2_out => p_0_in2_out,
      r_cnt_clear => r_cnt_clear
    );
i_r_fifo: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized2\
     port map (
      D(0) => counter_d(0),
      E(0) => i_r_fifo_n_6,
      Q(0) => r_current_beat(0),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      i_sb_rready => i_sb_rready,
      \mem_q_reg[2][len][0]_0\ => \status_cnt_q_reg[2]_1\,
      \mem_q_reg[2][len][7]_0\(6 downto 0) => d_i(7 downto 1),
      \mem_q_reg[3][len][7]_0\(7 downto 0) => D(7 downto 0),
      r_busy_q_reg => i_r_fifo_n_5,
      r_busy_q_reg_0 => \^slv_resps[2][2][r_valid]\,
      r_busy_q_reg_1 => r_busy_q_reg_0,
      r_cnt_clear => r_cnt_clear,
      r_fifo_full => r_fifo_full,
      \slv_reqs[2][2][ar][id]\(0) => \slv_reqs[2][2][ar][id]\(0),
      \slv_resps[2][2][r][id]\(0) => \slv_resps[2][2][r][id]\(0),
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[1]_1\ => \status_cnt_q_reg[1]_0\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]\,
      \status_cnt_q_reg[2]_1\ => i_r_fifo_n_17,
      write_pointer_q0 => write_pointer_q0,
      \write_pointer_q_reg[0]_0\ => \write_pointer_q_reg[0]\,
      \write_pointer_q_reg[0]_1\ => \write_pointer_q_reg[0]_0\
    );
i_w_fifo: entity work.\BD_intcon_wrapper_bd_0_0_fifo_v3__parameterized0\
     port map (
      clk_i_wrapper => clk_i_wrapper,
      \mem_q_reg[2][0]_0\ => \mem_q_reg[2][0]\,
      \read_pointer_n10_out__0\ => \read_pointer_n10_out__0\,
      \slv_reqs[2][2][aw][id]\(0) => \slv_reqs[2][2][aw][id]\(0),
      \status_cnt_q_reg[0]_0\ => \status_cnt_q_reg[0]_0\,
      \status_cnt_q_reg[1]_0\ => \status_cnt_q_reg[1]_1\,
      \status_cnt_q_reg[2]_0\ => \status_cnt_q_reg[2]_0\,
      \status_cnt_q_reg[2]_1\ => \status_cnt_q_reg[2]_1\,
      w_fifo_empty => w_fifo_empty,
      w_fifo_full => w_fifo_full,
      w_fifo_pop => w_fifo_pop,
      w_fifo_push => w_fifo_push
    );
r_busy_q_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_i_wrapper,
      CE => '1',
      CLR => \status_cnt_q_reg[2]_1\,
      D => i_r_fifo_n_17,
      Q => \^slv_resps[2][2][r_valid]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_xbar is
  port (
    o_ifu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_2_sp_1 : out STD_LOGIC;
    o_lsu_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    o_ram_wvalid : out STD_LOGIC;
    o_lsu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_sb_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    o_ifu_arready : out STD_LOGIC;
    o_sb_awready : out STD_LOGIC;
    o_sb_arready : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg\ : out STD_LOGIC;
    i_ram_rid_1_sp_1 : out STD_LOGIC;
    \i_ram_rid[0]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    r_busy_q_reg_0 : out STD_LOGIC;
    \bid_reg[0]\ : out STD_LOGIC;
    \bid_reg[1]\ : out STD_LOGIC;
    \bid_reg[3]\ : out STD_LOGIC;
    \mem_q_reg[1][2]\ : out STD_LOGIC;
    \rid_reg[3]\ : out STD_LOGIC;
    \rid_reg[2]\ : out STD_LOGIC;
    \rid_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    \o_wb_adr_reg[2]\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : out STD_LOGIC;
    \FSM_sequential_cs_reg[1]\ : out STD_LOGIC;
    o_wb_adr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_bready : out STD_LOGIC;
    io_rready : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_full_q_reg_2\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_sb_wdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.b_full_q_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_ni_wrapper_0 : out STD_LOGIC;
    o_ifu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_wready : out STD_LOGIC;
    o_lsu_awready : out STD_LOGIC;
    o_lsu_bvalid : out STD_LOGIC;
    o_lsu_arready : out STD_LOGIC;
    o_lsu_rlast : out STD_LOGIC;
    o_lsu_rvalid : out STD_LOGIC;
    o_lsu_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_wready : out STD_LOGIC;
    o_sb_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rvalid : out STD_LOGIC;
    o_sb_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rlast : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[id][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.b_data_q_reg[id][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_wlast : out STD_LOGIC;
    o_ram_awvalid : out STD_LOGIC;
    o_ram_awlock : out STD_LOGIC;
    o_ram_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ram_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_arvalid : out STD_LOGIC;
    o_ram_arlock : out STD_LOGIC;
    o_ram_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_bready : out STD_LOGIC;
    o_ram_rready : out STD_LOGIC;
    i_ifu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sb_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    io_wready : in STD_LOGIC;
    i_ram_wready : in STD_LOGIC;
    i_ifu_rready : in STD_LOGIC;
    i_sb_bready : in STD_LOGIC;
    o_wb_cyc_reg : in STD_LOGIC;
    wb_uart_adr_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_wb_adr_reg[2]_0\ : in STD_LOGIC;
    \o_wb_adr_reg[3]\ : in STD_LOGIC;
    \o_wb_adr_reg[3]_0\ : in STD_LOGIC;
    o_arready_reg : in STD_LOGIC;
    io_awready : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_arready : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    i_ifu_arvalid : in STD_LOGIC;
    i_ifu_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_ifu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ifu_arlock : in STD_LOGIC;
    i_ifu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_rlast : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    i_lsu_awvalid : in STD_LOGIC;
    i_lsu_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awlock : in STD_LOGIC;
    i_lsu_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arvalid : in STD_LOGIC;
    i_lsu_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arlock : in STD_LOGIC;
    i_lsu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_bvalid : in STD_LOGIC;
    i_ram_bvalid : in STD_LOGIC;
    i_sb_awvalid : in STD_LOGIC;
    i_sb_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awlock : in STD_LOGIC;
    i_sb_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arvalid : in STD_LOGIC;
    i_sb_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_arlock : in STD_LOGIC;
    i_sb_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_awready : in STD_LOGIC;
    i_ram_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_xbar : entity is "axi_xbar";
end BD_intcon_wrapper_bd_0_0_axi_xbar;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_xbar is
  signal \data_i[addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_i[addr]_10\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \data_i[len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal err_resp0 : STD_LOGIC;
  signal err_resp0_17 : STD_LOGIC;
  signal err_resp0_8 : STD_LOGIC;
  signal \gen_arbiter.data_nodes[1][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_arbiter.data_nodes[1][burst]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_arbiter.data_nodes[1][cache]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_arbiter.data_nodes[1][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_arbiter.data_nodes[1][lock]\ : STD_LOGIC;
  signal \gen_arbiter.data_nodes[1][prot]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.data_nodes[1][qos]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_arbiter.data_nodes[1][region]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_arbiter.data_nodes[1][size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_arbiter.gen_levels[0].gen_level[0].sel0\ : STD_LOGIC;
  signal \gen_arbiter.gen_levels[0].gen_level[0].sel0_9\ : STD_LOGIC;
  signal \gen_demux.i_b_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : STD_LOGIC;
  signal \gen_demux.i_r_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2\ : STD_LOGIC;
  signal \gen_demux.i_r_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2_15\ : STD_LOGIC;
  signal \gen_demux.i_r_mux/p_0_in2_out\ : STD_LOGIC;
  signal \gen_demux.i_r_mux/p_0_in2_out_16\ : STD_LOGIC;
  signal \gen_demux.i_r_mux/p_9_in\ : STD_LOGIC;
  signal \gen_demux.slv_ar_chan_select[ar_select]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_demux.slv_ar_chan_select[ar_select]_12\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_demux.slv_ar_chan_select[ar_select]_6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_demux.slv_aw_chan_select[aw_select]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_demux.w_fifo_pop\ : STD_LOGIC;
  signal \gen_demux.w_fifo_pop042_out\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_0\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_2\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_6\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_68\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_69\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_7\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_70\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_71\ : STD_LOGIC;
  signal \gen_mst_port_mux[0].i_axi_mux_n_9\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_0\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_1\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_11\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_12\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_5\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_6\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_7\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_8\ : STD_LOGIC;
  signal \gen_mst_port_mux[1].i_axi_mux_n_9\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_4\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter/p_0_in2_out\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter/p_0_in2_out_5\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter/p_0_in6_in\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter/p_0_in6_in_2\ : STD_LOGIC;
  signal \gen_mux.i_ar_arbiter/p_9_in\ : STD_LOGIC;
  signal \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_1\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\ : STD_LOGIC;
  signal \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_3\ : STD_LOGIC;
  signal \gen_mux.mst_ar_chan[burst]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_mux.mst_ar_chan[cache]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_mux.mst_ar_chan[lock]\ : STD_LOGIC;
  signal \gen_mux.mst_ar_chan[prot]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_mux.mst_ar_chan[qos]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_mux.mst_ar_chan[region]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_mux.mst_ar_chan[size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_mux.mst_aw_chan[burst]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_mux.mst_aw_chan[cache]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_mux.mst_aw_chan[id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_mux.mst_aw_chan[id]_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_mux.mst_aw_chan[lock]\ : STD_LOGIC;
  signal \gen_mux.mst_aw_chan[prot]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_mux.mst_aw_chan[qos]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_mux.mst_aw_chan[region]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_mux.mst_aw_chan[size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_slv_port_demux[0].i_axi_demux_n_0\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_demux_n_145\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_demux_n_146\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_demux_n_147\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_demux_n_148\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_demux_n_4\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_demux_n_76\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_demux_n_83\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_err_slv_n_0\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_err_slv_n_1\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_err_slv_n_2\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_err_slv_n_3\ : STD_LOGIC;
  signal \gen_slv_port_demux[0].i_axi_err_slv_n_4\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_1\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_100\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_104\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_105\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_108\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_110\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_115\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_116\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_117\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_118\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_119\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_120\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_13\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_14\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_15\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_16\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_17\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_18\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_2\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_207\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_208\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_209\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_21\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_210\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_22\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_25\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_250\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_251\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_252\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_7\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_demux_n_8\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_0\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_1\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_10\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_11\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_12\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_13\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_14\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_2\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_3\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_4\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_6\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_7\ : STD_LOGIC;
  signal \gen_slv_port_demux[1].i_axi_err_slv_n_9\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_1\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_132\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_134\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_197\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_2\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_219\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_220\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_221\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_222\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_223\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_224\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_225\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_226\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_227\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_228\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_229\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_230\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_231\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_232\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_233\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_234\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_235\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_236\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_238\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_241\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_71\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_72\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_84\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_85\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_demux_n_94\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_0\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_1\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_11\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_12\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_14\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_2\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_3\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_4\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_6\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_7\ : STD_LOGIC;
  signal \gen_slv_port_demux[2].i_axi_err_slv_n_8\ : STD_LOGIC;
  signal \i_r_fifo/write_pointer_q0\ : STD_LOGIC;
  signal \i_r_fifo/write_pointer_q0_13\ : STD_LOGIC;
  signal \i_r_fifo/write_pointer_q0_7\ : STD_LOGIC;
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal i_ram_rid_1_sn_1 : STD_LOGIC;
  signal i_ram_rid_2_sn_1 : STD_LOGIC;
  signal \i_w_fifo/read_pointer_n10_out__0\ : STD_LOGIC;
  signal \^mem_q_reg[1][0]\ : STD_LOGIC;
  signal \^mem_q_reg[1][2]\ : STD_LOGIC;
  signal \mst_reqs_o[0][ar_valid]1\ : STD_LOGIC;
  signal \^o_sb_rlast\ : STD_LOGIC;
  signal \^o_wb_adr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^r_busy_q_reg_0\ : STD_LOGIC;
  signal r_fifo_full : STD_LOGIC;
  signal \^rst_ni_wrapper_0\ : STD_LOGIC;
  signal \slv_reqs[0][2][ar][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reqs[0][2][ar][burst]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \slv_reqs[0][2][ar][cache]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[0][2][ar][id]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reqs[0][2][ar][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reqs[0][2][ar][lock]\ : STD_LOGIC;
  signal \slv_reqs[0][2][ar][prot]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reqs[0][2][ar][qos]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[0][2][ar][region]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[0][2][ar][size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reqs[1][1][ar][addr]\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \slv_reqs[1][1][aw][addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reqs[1][1][aw][burst]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \slv_reqs[1][1][aw][cache]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[1][1][aw][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reqs[1][1][aw][lock]\ : STD_LOGIC;
  signal \slv_reqs[1][1][aw][prot]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reqs[1][1][aw][qos]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[1][1][aw][region]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[1][1][aw][size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reqs[1][2][ar][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[1][2][ar][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reqs[1][2][aw][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reqs[1][2][aw_valid]\ : STD_LOGIC;
  signal \slv_reqs[2][1][ar][addr]\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \slv_reqs[2][2][ar][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reqs[2][2][ar][len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reqs[2][2][aw][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_resps[0][2][r][id]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_resps[0][2][r_valid]\ : STD_LOGIC;
  signal \slv_resps[1][0][aw_ready]\ : STD_LOGIC;
  signal \slv_resps[1][1][aw_ready]\ : STD_LOGIC;
  signal \slv_resps[1][2][b][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_resps[1][2][r][id]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_resps[1][2][r_valid]\ : STD_LOGIC;
  signal \slv_resps[1][2][w_ready]\ : STD_LOGIC;
  signal \slv_resps[2][0][aw_ready]\ : STD_LOGIC;
  signal \slv_resps[2][1][aw_ready]\ : STD_LOGIC;
  signal \slv_resps[2][2][r][id]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_resps[2][2][r_valid]\ : STD_LOGIC;
  signal \slv_resps[2][2][w_ready]\ : STD_LOGIC;
  signal w_fifo_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_fifo_data_14 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal w_fifo_full : STD_LOGIC;
  signal w_fifo_push : STD_LOGIC;
begin
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  i_ram_rid_1_sp_1 <= i_ram_rid_1_sn_1;
  i_ram_rid_2_sp_1 <= i_ram_rid_2_sn_1;
  \mem_q_reg[1][0]\ <= \^mem_q_reg[1][0]\;
  \mem_q_reg[1][2]\ <= \^mem_q_reg[1][2]\;
  o_sb_rlast <= \^o_sb_rlast\;
  o_wb_adr(1 downto 0) <= \^o_wb_adr\(1 downto 0);
  r_busy_q_reg_0 <= \^r_busy_q_reg_0\;
  rst_ni_wrapper_0 <= \^rst_ni_wrapper_0\;
\gen_mst_port_mux[0].i_axi_mux\: entity work.BD_intcon_wrapper_bd_0_0_axi_mux
     port map (
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\(2 downto 1),
      clk_i_wrapper => clk_i_wrapper,
      cs(2 downto 0) => cs(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => \gen_mst_port_mux[0].i_axi_mux_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_mst_port_mux[0].i_axi_mux_n_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_slv_port_demux[0].i_axi_demux_n_146\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_slv_port_demux[1].i_axi_demux_n_207\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_208\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\(2 downto 0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_slv_port_demux[2].i_axi_demux_n_132\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_slv_port_demux[2].i_axi_demux_n_134\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0_9\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_0\ => \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.rr_q_reg[0]\ => \gen_mst_port_mux[0].i_axi_mux_n_68\,
      \gen_arbiter.rr_q_reg[0]_0\ => \gen_mst_port_mux[0].i_axi_mux_n_69\,
      \gen_arbiter.rr_q_reg[1]\ => \gen_mst_port_mux[0].i_axi_mux_n_71\,
      \gen_demux.lock_ar_valid_q_i_4\ => \gen_slv_port_demux[0].i_axi_demux_n_83\,
      \gen_demux.lock_ar_valid_q_i_4__0\ => \gen_slv_port_demux[1].i_axi_demux_n_120\,
      \gen_spill_reg.a_data_q_reg[addr][15]\(12 downto 0) => \data_i[addr]_10\(15 downto 3),
      \gen_spill_reg.a_data_q_reg[id][3]\(3) => \gen_slv_port_demux[1].i_axi_demux_n_13\,
      \gen_spill_reg.a_data_q_reg[id][3]\(2) => \gen_slv_port_demux[1].i_axi_demux_n_14\,
      \gen_spill_reg.a_data_q_reg[id][3]\(1) => \gen_slv_port_demux[1].i_axi_demux_n_15\,
      \gen_spill_reg.a_data_q_reg[id][3]\(0) => \gen_mux.mst_aw_chan[id]_11\(0),
      \gen_spill_reg.a_data_q_reg[id][3]_0\(2) => \gen_slv_port_demux[1].i_axi_demux_n_1\,
      \gen_spill_reg.a_data_q_reg[id][3]_0\(1) => \gen_slv_port_demux[1].i_axi_demux_n_2\,
      \gen_spill_reg.a_data_q_reg[id][3]_0\(0) => \gen_slv_port_demux[0].i_axi_demux_n_0\,
      \gen_spill_reg.a_full_q_reg\ => \gen_spill_reg.a_full_q_reg\,
      \gen_spill_reg.a_full_q_reg_0\ => \gen_mst_port_mux[0].i_axi_mux_n_9\,
      \gen_spill_reg.a_full_q_reg_1\ => \gen_spill_reg.a_full_q_reg_0\,
      \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0),
      \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0),
      \gen_spill_reg.b_full_q_reg\ => \gen_spill_reg.b_full_q_reg\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_spill_reg.b_full_q_reg_0\,
      \gen_spill_reg.b_full_q_reg_1\(3 downto 0) => \gen_spill_reg.b_full_q_reg_1\(3 downto 0),
      \gen_spill_reg.b_full_q_reg_2\ => \gen_spill_reg.b_full_q_reg_2\,
      \gen_spill_reg.b_full_q_reg_3\(0) => \gen_spill_reg.b_full_q_reg_3\(0),
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wvalid => i_lsu_wvalid,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      \i_sb_wdata[31]\(31 downto 0) => \i_sb_wdata[31]\(31 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      io_arready => io_arready,
      io_awready => io_awready,
      io_wready => io_wready,
      \mst_reqs_o[0][ar_valid]1\ => \mst_reqs_o[0][ar_valid]1\,
      o_arready_reg => o_arready_reg,
      o_wb_adr(1 downto 0) => \^o_wb_adr\(1 downto 0),
      \o_wb_adr[2]_i_2\ => \gen_slv_port_demux[2].i_axi_demux_n_72\,
      \o_wb_adr[2]_i_2_0\ => \gen_slv_port_demux[1].i_axi_demux_n_117\,
      \o_wb_adr_reg[2]\ => \o_wb_adr_reg[2]\,
      \o_wb_adr_reg[2]_0\ => \o_wb_adr_reg[2]_0\,
      \o_wb_adr_reg[3]\ => \o_wb_adr_reg[3]\,
      \o_wb_adr_reg[3]_0\ => \o_wb_adr_reg[3]_0\,
      o_wb_cyc_reg => o_wb_cyc_reg,
      o_wready_reg => \gen_mst_port_mux[0].i_axi_mux_n_6\,
      o_wready_reg_0 => \gen_mst_port_mux[0].i_axi_mux_n_7\,
      o_wready_reg_1 => \gen_mst_port_mux[0].i_axi_mux_n_70\,
      p_0_in2_out => \gen_mux.i_ar_arbiter/p_0_in2_out\,
      p_0_in6_in => \gen_mux.i_ar_arbiter/p_0_in6_in\,
      \read_pointer_q_reg[3]\ => \gen_slv_port_demux[1].i_axi_demux_n_110\,
      \read_pointer_q_reg[3]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_118\,
      \read_pointer_q_reg[3]_1\ => \gen_mst_port_mux[1].i_axi_mux_n_5\,
      \slv_reqs[0][2][ar][addr]\(13 downto 0) => \slv_reqs[0][2][ar][addr]\(15 downto 2),
      \slv_reqs[0][2][ar][id]\(0) => \slv_reqs[0][2][ar][id]\(0),
      \slv_reqs[1][1][ar][addr]\(13 downto 0) => \slv_reqs[1][1][ar][addr]\(15 downto 2),
      \slv_reqs[1][2][ar][id]\(0) => \slv_reqs[1][2][ar][id]\(0),
      \slv_reqs[2][1][ar][addr]\(13 downto 0) => \slv_reqs[2][1][ar][addr]\(15 downto 2),
      \slv_reqs[2][2][ar][id]\(0) => \slv_reqs[2][2][ar][id]\(0),
      \slv_resps[1][0][aw_ready]\ => \slv_resps[1][0][aw_ready]\,
      \slv_resps[2][0][aw_ready]\ => \slv_resps[2][0][aw_ready]\,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[0]_0\ => \^rst_ni_wrapper_0\,
      wb_uart_adr_o(0) => wb_uart_adr_o(0)
    );
\gen_mst_port_mux[1].i_axi_mux\: entity work.BD_intcon_wrapper_bd_0_0_axi_mux_0
     port map (
      D(3) => \gen_slv_port_demux[1].i_axi_demux_n_16\,
      D(2) => \gen_slv_port_demux[1].i_axi_demux_n_17\,
      D(1) => \gen_slv_port_demux[1].i_axi_demux_n_18\,
      D(0) => \gen_mux.mst_aw_chan[id]\(0),
      Q(1 downto 0) => \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_1\(2 downto 1),
      clk_i_wrapper => clk_i_wrapper,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg\ => \gen_mst_port_mux[1].i_axi_mux_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0\ => \gen_mst_port_mux[1].i_axi_mux_n_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_slv_port_demux[0].i_axi_demux_n_147\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_slv_port_demux[1].i_axi_demux_n_210\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_250\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\(2 downto 0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_0\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_slv_port_demux[2].i_axi_demux_n_197\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_slv_port_demux[2].i_axi_demux_n_238\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_4\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_0\ => \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.rr_q_reg[0]\ => \gen_mst_port_mux[1].i_axi_mux_n_7\,
      \gen_arbiter.rr_q_reg[1]\ => \gen_mst_port_mux[1].i_axi_mux_n_12\,
      \gen_demux.lock_ar_valid_q_reg\ => \gen_slv_port_demux[1].i_axi_err_slv_n_1\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_mst_port_mux[0].i_axi_mux_n_69\,
      \gen_demux.lock_ar_valid_q_reg_1\ => \gen_slv_port_demux[1].i_axi_demux_n_105\,
      \gen_demux.lock_ar_valid_q_reg_2\ => \gen_mst_port_mux[0].i_axi_mux_n_9\,
      \gen_demux.lock_aw_valid_q_reg\ => \gen_slv_port_demux[1].i_axi_err_slv_n_10\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]_12\(1 downto 0),
      \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) => \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0),
      \gen_mux.lock_aw_valid_q_reg_0\ => \gen_mst_port_mux[1].i_axi_mux_n_9\,
      \gen_mux.mst_ar_chan[lock]\ => \gen_mux.mst_ar_chan[lock]\,
      \gen_mux.mst_aw_chan[lock]\ => \gen_mux.mst_aw_chan[lock]\,
      \gen_spill_reg.a_data_q_reg[addr][31]\(31 downto 0) => \data_i[addr]\(31 downto 0),
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(17) => \gen_slv_port_demux[2].i_axi_demux_n_219\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(16) => \gen_slv_port_demux[2].i_axi_demux_n_220\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(15) => \gen_slv_port_demux[2].i_axi_demux_n_221\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(14) => \gen_slv_port_demux[2].i_axi_demux_n_222\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(13) => \gen_slv_port_demux[2].i_axi_demux_n_223\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(12) => \gen_slv_port_demux[2].i_axi_demux_n_224\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(11) => \gen_slv_port_demux[2].i_axi_demux_n_225\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(10) => \gen_slv_port_demux[2].i_axi_demux_n_226\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(9) => \gen_slv_port_demux[2].i_axi_demux_n_227\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(8) => \gen_slv_port_demux[2].i_axi_demux_n_228\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(7) => \gen_slv_port_demux[2].i_axi_demux_n_229\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(6) => \gen_slv_port_demux[2].i_axi_demux_n_230\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(5) => \gen_slv_port_demux[2].i_axi_demux_n_231\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(4) => \gen_slv_port_demux[2].i_axi_demux_n_232\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(3) => \gen_slv_port_demux[2].i_axi_demux_n_233\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(2) => \gen_slv_port_demux[2].i_axi_demux_n_234\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(1) => \gen_slv_port_demux[2].i_axi_demux_n_235\,
      \gen_spill_reg.a_data_q_reg[addr][31]_0\(0) => \gen_slv_port_demux[2].i_axi_demux_n_236\,
      \gen_spill_reg.a_data_q_reg[burst][1]\(1 downto 0) => \gen_mux.mst_aw_chan[burst]\(1 downto 0),
      \gen_spill_reg.a_data_q_reg[burst][1]_0\(1 downto 0) => \gen_mux.mst_ar_chan[burst]\(1 downto 0),
      \gen_spill_reg.a_data_q_reg[cache][3]\(3 downto 0) => \gen_mux.mst_aw_chan[cache]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[cache][3]_0\(3 downto 0) => \gen_mux.mst_ar_chan[cache]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[id][3]\(2) => \gen_slv_port_demux[1].i_axi_demux_n_7\,
      \gen_spill_reg.a_data_q_reg[id][3]\(1) => \gen_slv_port_demux[1].i_axi_demux_n_8\,
      \gen_spill_reg.a_data_q_reg[id][3]\(0) => \gen_slv_port_demux[0].i_axi_demux_n_4\,
      \gen_spill_reg.a_data_q_reg[len][7]\(7 downto 0) => \slv_reqs[2][2][ar][len]\(7 downto 0),
      \gen_spill_reg.a_data_q_reg[len][7]_0\(7 downto 0) => \slv_reqs[1][2][ar][len]\(7 downto 0),
      \gen_spill_reg.a_data_q_reg[len][7]_1\(7 downto 0) => \slv_reqs[0][2][ar][len]\(7 downto 0),
      \gen_spill_reg.a_data_q_reg[len][7]_2\(7 downto 0) => \data_i[len]\(7 downto 0),
      \gen_spill_reg.a_data_q_reg[prot][2]\(2 downto 0) => \gen_mux.mst_aw_chan[prot]\(2 downto 0),
      \gen_spill_reg.a_data_q_reg[prot][2]_0\(2 downto 0) => \gen_mux.mst_ar_chan[prot]\(2 downto 0),
      \gen_spill_reg.a_data_q_reg[qos][3]\(3 downto 0) => \gen_mux.mst_aw_chan[qos]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[qos][3]_0\(3 downto 0) => \gen_mux.mst_ar_chan[qos]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[region][3]\(3 downto 0) => \gen_mux.mst_aw_chan[region]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[region][3]_0\(3 downto 0) => \gen_mux.mst_ar_chan[region]\(3 downto 0),
      \gen_spill_reg.a_data_q_reg[size][2]\(2 downto 0) => \gen_mux.mst_aw_chan[size]\(2 downto 0),
      \gen_spill_reg.a_data_q_reg[size][2]_0\(2 downto 0) => \gen_mux.mst_ar_chan[size]\(2 downto 0),
      \gen_spill_reg.a_full_q_reg\ => \gen_mst_port_mux[1].i_axi_mux_n_11\,
      \gen_spill_reg.b_full_q_i_2\ => \gen_slv_port_demux[0].i_axi_demux_n_76\,
      \gen_spill_reg.b_full_q_i_2__2\ => \gen_slv_port_demux[2].i_axi_demux_n_94\,
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wvalid => i_lsu_wvalid,
      i_ram_arready => i_ram_arready,
      i_ram_awready => i_ram_awready,
      i_ram_wready => i_ram_wready,
      i_ram_wready_0 => \gen_mst_port_mux[1].i_axi_mux_n_5\,
      i_ram_wready_1 => \gen_mst_port_mux[1].i_axi_mux_n_6\,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      \mem_q_reg[0][0]\ => \^rst_ni_wrapper_0\,
      o_ram_araddr(31 downto 0) => o_ram_araddr(31 downto 0),
      o_ram_arburst(1 downto 0) => o_ram_arburst(1 downto 0),
      o_ram_arcache(3 downto 0) => o_ram_arcache(3 downto 0),
      o_ram_arid(5 downto 0) => o_ram_arid(5 downto 0),
      o_ram_arlen(7 downto 0) => o_ram_arlen(7 downto 0),
      o_ram_arlock => o_ram_arlock,
      o_ram_arprot(2 downto 0) => o_ram_arprot(2 downto 0),
      o_ram_arqos(3 downto 0) => o_ram_arqos(3 downto 0),
      o_ram_arregion(3 downto 0) => o_ram_arregion(3 downto 0),
      o_ram_arsize(2 downto 0) => o_ram_arsize(2 downto 0),
      o_ram_arvalid => o_ram_arvalid,
      o_ram_awaddr(31 downto 0) => o_ram_awaddr(31 downto 0),
      o_ram_awburst(1 downto 0) => o_ram_awburst(1 downto 0),
      o_ram_awcache(3 downto 0) => o_ram_awcache(3 downto 0),
      o_ram_awid(5 downto 0) => o_ram_awid(5 downto 0),
      o_ram_awlen(7 downto 0) => o_ram_awlen(7 downto 0),
      o_ram_awlock => o_ram_awlock,
      o_ram_awprot(2 downto 0) => o_ram_awprot(2 downto 0),
      o_ram_awqos(3 downto 0) => o_ram_awqos(3 downto 0),
      o_ram_awregion(3 downto 0) => o_ram_awregion(3 downto 0),
      o_ram_awsize(2 downto 0) => o_ram_awsize(2 downto 0),
      o_ram_awvalid => o_ram_awvalid,
      o_ram_wdata(63 downto 0) => o_ram_wdata(63 downto 0),
      o_ram_wlast => o_ram_wlast,
      o_ram_wstrb(7 downto 0) => o_ram_wstrb(7 downto 0),
      o_ram_wvalid => o_ram_wvalid,
      o_ram_wvalid_0 => \gen_slv_port_demux[2].i_axi_demux_n_71\,
      o_ram_wvalid_1 => \gen_slv_port_demux[1].i_axi_demux_n_119\,
      p_0_in2_out => \gen_mux.i_ar_arbiter/p_0_in2_out_5\,
      p_0_in6_in => \gen_mux.i_ar_arbiter/p_0_in6_in_2\,
      p_9_in => \gen_mux.i_ar_arbiter/p_9_in\,
      \slv_reqs[0][2][ar][addr]\(13 downto 0) => \slv_reqs[0][2][ar][addr]\(15 downto 2),
      \slv_reqs[0][2][ar][id]\(0) => \slv_reqs[0][2][ar][id]\(0),
      \slv_reqs[1][1][ar][addr]\(13 downto 0) => \slv_reqs[1][1][ar][addr]\(15 downto 2),
      \slv_reqs[1][2][ar][id]\(0) => \slv_reqs[1][2][ar][id]\(0),
      \slv_reqs[2][1][ar][addr]\(13 downto 0) => \slv_reqs[2][1][ar][addr]\(15 downto 2),
      \slv_reqs[2][2][ar][id]\(0) => \slv_reqs[2][2][ar][id]\(0),
      \slv_resps[1][0][aw_ready]\ => \slv_resps[1][0][aw_ready]\,
      \slv_resps[1][1][aw_ready]\ => \slv_resps[1][1][aw_ready]\,
      \slv_resps[2][1][aw_ready]\ => \slv_resps[2][1][aw_ready]\,
      \status_cnt_q_reg[1]\ => \gen_mst_port_mux[1].i_axi_mux_n_8\
    );
\gen_slv_port_demux[0].i_axi_demux\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => \slv_reqs[0][2][ar][len]\(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \^r_busy_q_reg_0\,
      err_resp0 => err_resp0,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ => \gen_slv_port_demux[0].i_axi_demux_n_146\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0\ => \gen_slv_port_demux[0].i_axi_demux_n_147\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1\(0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2\ => \gen_mst_port_mux[0].i_axi_mux_n_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_3\(0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_0\(0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_4\ => \gen_mst_port_mux[1].i_axi_mux_n_1\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_4\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_demux.i_r_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      \gen_arbiter.rr_q_reg[1]\ => \^rst_ni_wrapper_0\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      \gen_spill_reg.a_data_q_reg[ar_chan][id][1]\(0) => \gen_slv_port_demux[0].i_axi_demux_n_0\,
      \gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0\(0) => \gen_slv_port_demux[0].i_axi_demux_n_4\,
      \gen_spill_reg.a_data_q_reg[ar_select][0]\ => \gen_slv_port_demux[0].i_axi_demux_n_76\,
      \gen_spill_reg.a_data_q_reg[ar_select][0]_0\ => \gen_slv_port_demux[0].i_axi_demux_n_83\,
      \gen_spill_reg.b_full_q_reg\ => \gen_mst_port_mux[1].i_axi_mux_n_7\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_mst_port_mux[0].i_axi_mux_n_68\,
      \gen_spill_reg.b_full_q_reg_1\ => \gen_slv_port_demux[0].i_axi_err_slv_n_1\,
      i_ifu_araddr(31 downto 0) => i_ifu_araddr(31 downto 0),
      i_ifu_arburst(1 downto 0) => i_ifu_arburst(1 downto 0),
      i_ifu_arcache(3 downto 0) => i_ifu_arcache(3 downto 0),
      i_ifu_arid(2 downto 0) => i_ifu_arid(2 downto 0),
      i_ifu_arlen(7 downto 0) => i_ifu_arlen(7 downto 0),
      i_ifu_arlock => i_ifu_arlock,
      i_ifu_arprot(2 downto 0) => i_ifu_arprot(2 downto 0),
      i_ifu_arqos(3 downto 0) => i_ifu_arqos(3 downto 0),
      i_ifu_arregion(3 downto 0) => i_ifu_arregion(3 downto 0),
      i_ifu_arsize(2 downto 0) => i_ifu_arsize(2 downto 0),
      i_ifu_arvalid => i_ifu_arvalid,
      i_ifu_rready => i_ifu_rready,
      i_ifu_rready_0 => \gen_slv_port_demux[0].i_axi_demux_n_145\,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      i_ram_rid_0_sp_1 => \i_ram_rid[0]_0\,
      i_ram_rid_1_sp_1 => i_ram_rid_1_sn_1,
      i_ram_rid_2_sp_1 => i_ram_rid_2_sn_1,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      io_rvalid => io_rvalid,
      o_ifu_arready => o_ifu_arready,
      o_ifu_rdata(63 downto 0) => o_ifu_rdata(63 downto 0),
      \o_ifu_rdata[63]\(63 downto 0) => \o_sb_rdata[63]\(63 downto 0),
      o_ifu_rresp(1 downto 0) => o_ifu_rresp(1 downto 0),
      p_0_in2_out => \gen_demux.i_r_mux/p_0_in2_out\,
      p_0_in2_out_0 => \gen_mux.i_ar_arbiter/p_0_in2_out\,
      p_0_in2_out_1 => \gen_mux.i_ar_arbiter/p_0_in2_out_5\,
      p_9_in => \gen_demux.i_r_mux/p_9_in\,
      p_9_in_3 => \gen_mux.i_ar_arbiter/p_9_in\,
      r_busy_q_reg => r_busy_q_reg,
      \slv_reqs[0][2][ar][addr]\(31 downto 0) => \slv_reqs[0][2][ar][addr]\(31 downto 0),
      \slv_reqs[0][2][ar][burst]\(1 downto 0) => \slv_reqs[0][2][ar][burst]\(1 downto 0),
      \slv_reqs[0][2][ar][cache]\(3 downto 0) => \slv_reqs[0][2][ar][cache]\(3 downto 0),
      \slv_reqs[0][2][ar][id]\(2 downto 0) => \slv_reqs[0][2][ar][id]\(2 downto 0),
      \slv_reqs[0][2][ar][lock]\ => \slv_reqs[0][2][ar][lock]\,
      \slv_reqs[0][2][ar][prot]\(2 downto 0) => \slv_reqs[0][2][ar][prot]\(2 downto 0),
      \slv_reqs[0][2][ar][qos]\(3 downto 0) => \slv_reqs[0][2][ar][qos]\(3 downto 0),
      \slv_reqs[0][2][ar][region]\(3 downto 0) => \slv_reqs[0][2][ar][region]\(3 downto 0),
      \slv_reqs[0][2][ar][size]\(2 downto 0) => \slv_reqs[0][2][ar][size]\(2 downto 0),
      \slv_reqs[1][2][ar][id]\(0) => \slv_reqs[1][2][ar][id]\(1),
      \slv_resps[0][2][r][id]\(2 downto 0) => \slv_resps[0][2][r][id]\(2 downto 0),
      \slv_resps[0][2][r_valid]\ => \slv_resps[0][2][r_valid]\,
      write_pointer_q0 => \i_r_fifo/write_pointer_q0\,
      \write_pointer_q_reg[0]\ => \gen_slv_port_demux[0].i_axi_demux_n_148\,
      \write_pointer_q_reg[0]_0\ => \gen_slv_port_demux[0].i_axi_err_slv_n_2\,
      \write_pointer_q_reg[0]_1\ => \gen_slv_port_demux[0].i_axi_err_slv_n_3\,
      \write_pointer_q_reg[0]_2\ => \gen_slv_port_demux[0].i_axi_err_slv_n_4\,
      \write_pointer_q_reg[0]_3\ => \gen_slv_port_demux[0].i_axi_err_slv_n_0\
    );
\gen_slv_port_demux[0].i_axi_err_slv\: entity work.BD_intcon_wrapper_bd_0_0_axi_err_slv
     port map (
      D(2 downto 0) => \slv_reqs[0][2][ar][id]\(2 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      err_resp0 => err_resp0,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_demux.i_r_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0),
      i_ifu_rready => i_ifu_rready,
      i_ram_rlast => i_ram_rlast,
      \mem_q_reg[2][len][0]\ => \^rst_ni_wrapper_0\,
      \mem_q_reg[3][len][7]\(7 downto 0) => \slv_reqs[0][2][ar][len]\(7 downto 0),
      p_0_in2_out => \gen_demux.i_r_mux/p_0_in2_out\,
      r_busy_q_reg_0 => \^r_busy_q_reg_0\,
      r_busy_q_reg_1 => \gen_slv_port_demux[0].i_axi_demux_n_145\,
      \slv_resps[0][2][r][id]\(2 downto 0) => \slv_resps[0][2][r][id]\(2 downto 0),
      \slv_resps[0][2][r_valid]\ => \slv_resps[0][2][r_valid]\,
      \status_cnt_q_reg[0]\ => \gen_slv_port_demux[0].i_axi_err_slv_n_4\,
      \status_cnt_q_reg[1]\ => \gen_slv_port_demux[0].i_axi_err_slv_n_1\,
      \status_cnt_q_reg[1]_0\ => \gen_slv_port_demux[0].i_axi_err_slv_n_2\,
      \status_cnt_q_reg[2]\ => \gen_slv_port_demux[0].i_axi_err_slv_n_3\,
      write_pointer_q0 => \i_r_fifo/write_pointer_q0\,
      \write_pointer_q_reg[0]\ => \gen_slv_port_demux[0].i_axi_err_slv_n_0\,
      \write_pointer_q_reg[0]_0\ => \gen_slv_port_demux[0].i_axi_demux_n_148\
    );
\gen_slv_port_demux[1].i_axi_demux\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux_1
     port map (
      D(2) => \gen_slv_port_demux[1].i_axi_demux_n_16\,
      D(1) => \gen_slv_port_demux[1].i_axi_demux_n_17\,
      D(0) => \gen_slv_port_demux[1].i_axi_demux_n_18\,
      Q(5 downto 0) => Q(5 downto 0),
      \bid_reg[0]\ => \bid_reg[0]\,
      \bid_reg[1]\ => \bid_reg[1]\,
      \bid_reg[2]\ => \gen_slv_port_demux[1].i_axi_demux_n_116\,
      \bid_reg[3]\ => \bid_reg[3]\,
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \^mem_q_reg[1][2]\,
      \counter_q_reg[0]_0\ => \gen_mst_port_mux[0].i_axi_mux_n_69\,
      \counter_q_reg[0]_1\ => \gen_slv_port_demux[1].i_axi_err_slv_n_1\,
      err_resp0 => err_resp0_8,
      \gen_arbiter.data_nodes[1][addr]\(17 downto 2) => \gen_arbiter.data_nodes[1][addr]\(31 downto 16),
      \gen_arbiter.data_nodes[1][addr]\(1 downto 0) => \gen_arbiter.data_nodes[1][addr]\(1 downto 0),
      \gen_arbiter.data_nodes[1][burst]\(1 downto 0) => \gen_arbiter.data_nodes[1][burst]\(1 downto 0),
      \gen_arbiter.data_nodes[1][cache]\(3 downto 0) => \gen_arbiter.data_nodes[1][cache]\(3 downto 0),
      \gen_arbiter.data_nodes[1][lock]\ => \gen_arbiter.data_nodes[1][lock]\,
      \gen_arbiter.data_nodes[1][prot]\(2 downto 0) => \gen_arbiter.data_nodes[1][prot]\(2 downto 0),
      \gen_arbiter.data_nodes[1][qos]\(3 downto 0) => \gen_arbiter.data_nodes[1][qos]\(3 downto 0),
      \gen_arbiter.data_nodes[1][region]\(3 downto 0) => \gen_arbiter.data_nodes[1][region]\(3 downto 0),
      \gen_arbiter.data_nodes[1][size]\(2 downto 0) => \gen_arbiter.data_nodes[1][size]\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]\ => \gen_slv_port_demux[1].i_axi_demux_n_207\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_208\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1\ => \gen_slv_port_demux[1].i_axi_demux_n_210\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_10\ => \gen_mst_port_mux[1].i_axi_mux_n_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_2\ => \gen_slv_port_demux[1].i_axi_demux_n_250\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_3\(0) => \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_4\ => \gen_mst_port_mux[0].i_axi_mux_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_5\(0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\(1),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_6\ => \gen_mst_port_mux[0].i_axi_mux_n_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_7\(0) => \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_1\(1),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_8\ => \gen_mst_port_mux[1].i_axi_mux_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_9\(0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_0\(1),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ => \gen_slv_port_demux[1].i_axi_demux_n_22\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_25\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_slv_port_demux[1].i_axi_err_slv_n_7\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ => \gen_slv_port_demux[1].i_axi_err_slv_n_6\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_1\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_4\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ => \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ => \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      \gen_arbiter.rr_q_reg[0]\ => \gen_slv_port_demux[1].i_axi_demux_n_21\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_mst_port_mux[1].i_axi_mux_n_8\,
      \gen_demux.lock_aw_valid_q_reg_0\ => \gen_slv_port_demux[1].i_axi_demux_n_108\,
      \gen_demux.lock_aw_valid_q_reg_1\ => \gen_mst_port_mux[1].i_axi_mux_n_9\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]_6\(1 downto 0),
      \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) => \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0),
      \gen_spill_reg.a_data_q_reg[ar_select][0]\ => \gen_slv_port_demux[1].i_axi_demux_n_105\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]\ => \gen_slv_port_demux[1].i_axi_demux_n_120\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]\(0),
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]\(2) => \gen_slv_port_demux[1].i_axi_demux_n_13\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]\(1) => \gen_slv_port_demux[1].i_axi_demux_n_14\,
      \gen_spill_reg.a_data_q_reg[aw_chan][id][3]\(0) => \gen_slv_port_demux[1].i_axi_demux_n_15\,
      \gen_spill_reg.a_data_q_reg[aw_select][1]\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\(1) => \gen_slv_port_demux[1].i_axi_demux_n_1\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]\(0) => \gen_slv_port_demux[1].i_axi_demux_n_2\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\(1) => \gen_slv_port_demux[1].i_axi_demux_n_7\,
      \gen_spill_reg.b_data_q_reg[ar_chan][id][3]_0\(0) => \gen_slv_port_demux[1].i_axi_demux_n_8\,
      \gen_spill_reg.b_data_q_reg[ar_chan][len][7]\(7 downto 0) => \slv_reqs[1][2][ar][len]\(7 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][id][3]\(3 downto 0) => w_fifo_data(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_select][0]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_10\,
      i_lsu_araddr(31 downto 0) => i_lsu_araddr(31 downto 0),
      i_lsu_arburst(1 downto 0) => i_lsu_arburst(1 downto 0),
      i_lsu_arcache(3 downto 0) => i_lsu_arcache(3 downto 0),
      i_lsu_arid(3 downto 0) => i_lsu_arid(3 downto 0),
      i_lsu_arlen(7 downto 0) => i_lsu_arlen(7 downto 0),
      i_lsu_arlock => i_lsu_arlock,
      i_lsu_arprot(2 downto 0) => i_lsu_arprot(2 downto 0),
      i_lsu_arqos(3 downto 0) => i_lsu_arqos(3 downto 0),
      i_lsu_arregion(3 downto 0) => i_lsu_arregion(3 downto 0),
      i_lsu_arsize(2 downto 0) => i_lsu_arsize(2 downto 0),
      i_lsu_arvalid => i_lsu_arvalid,
      i_lsu_awaddr(31 downto 0) => i_lsu_awaddr(31 downto 0),
      i_lsu_awburst(1 downto 0) => i_lsu_awburst(1 downto 0),
      i_lsu_awcache(3 downto 0) => i_lsu_awcache(3 downto 0),
      i_lsu_awid(3 downto 0) => i_lsu_awid(3 downto 0),
      i_lsu_awlen(7 downto 0) => i_lsu_awlen(7 downto 0),
      i_lsu_awlock => i_lsu_awlock,
      i_lsu_awprot(2 downto 0) => i_lsu_awprot(2 downto 0),
      i_lsu_awqos(3 downto 0) => i_lsu_awqos(3 downto 0),
      i_lsu_awregion(3 downto 0) => i_lsu_awregion(3 downto 0),
      i_lsu_awsize(2 downto 0) => i_lsu_awsize(2 downto 0),
      i_lsu_awvalid => i_lsu_awvalid,
      i_lsu_bready => i_lsu_bready,
      i_lsu_bready_0 => \gen_slv_port_demux[1].i_axi_demux_n_115\,
      i_lsu_rready => i_lsu_rready,
      i_lsu_rready_0 => \gen_slv_port_demux[1].i_axi_demux_n_104\,
      i_lsu_rready_1 => \gen_slv_port_demux[1].i_axi_demux_n_209\,
      i_lsu_rready_2 => \gen_slv_port_demux[1].i_axi_demux_n_251\,
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wlast_0 => \gen_slv_port_demux[1].i_axi_demux_n_100\,
      i_lsu_wvalid => i_lsu_wvalid,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      i_ram_rlast => i_ram_rlast,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      io_bvalid => io_bvalid,
      io_rvalid => io_rvalid,
      \mem_q_reg[1][0]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_11\,
      \mem_q_reg[1][1]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_12\,
      \mem_q_reg[1][2]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_13\,
      \mem_q_reg[1][3]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_9\,
      \mem_q_reg[1][3]_0\ => \gen_slv_port_demux[1].i_axi_err_slv_n_14\,
      \mem_q_reg[9][0]\ => \gen_slv_port_demux[1].i_axi_demux_n_110\,
      \mem_q_reg[9][0]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_119\,
      o_lsu_arready => o_lsu_arready,
      o_lsu_awready => o_lsu_awready,
      o_lsu_bresp(1 downto 0) => o_lsu_bresp(1 downto 0),
      o_lsu_bvalid => o_lsu_bvalid,
      o_lsu_rdata(63 downto 0) => o_lsu_rdata(63 downto 0),
      \o_lsu_rdata[63]\(63 downto 0) => \o_sb_rdata[63]\(63 downto 0),
      o_lsu_rid(0) => o_lsu_rid(0),
      o_lsu_rlast => o_lsu_rlast,
      o_lsu_rresp(1 downto 0) => o_lsu_rresp(1 downto 0),
      o_lsu_rvalid => o_lsu_rvalid,
      o_lsu_wready => o_lsu_wready,
      o_lsu_wready_0 => \gen_mst_port_mux[1].i_axi_mux_n_5\,
      o_lsu_wready_1 => \gen_mst_port_mux[0].i_axi_mux_n_6\,
      p_0_in2_out => \gen_mux.i_ar_arbiter/p_0_in2_out\,
      p_0_in2_out_0 => \gen_mux.i_ar_arbiter/p_0_in2_out_5\,
      p_0_in2_out_5 => \gen_demux.i_r_mux/p_0_in2_out\,
      p_9_in => \gen_mux.i_ar_arbiter/p_9_in\,
      p_9_in_4 => \gen_demux.i_r_mux/p_9_in\,
      \read_pointer_q_reg[3]\ => \gen_mst_port_mux[0].i_axi_mux_n_70\,
      \rid_reg[0]\ => \rid_reg[0]\,
      \rid_reg[2]\ => \rid_reg[2]\,
      \rid_reg[3]\ => \rid_reg[3]\,
      rst_ni_wrapper => rst_ni_wrapper,
      rst_ni_wrapper_0 => \^rst_ni_wrapper_0\,
      \slv_reqs[0][2][ar][addr]\(17 downto 2) => \slv_reqs[0][2][ar][addr]\(31 downto 16),
      \slv_reqs[0][2][ar][addr]\(1 downto 0) => \slv_reqs[0][2][ar][addr]\(1 downto 0),
      \slv_reqs[0][2][ar][burst]\(1 downto 0) => \slv_reqs[0][2][ar][burst]\(1 downto 0),
      \slv_reqs[0][2][ar][cache]\(3 downto 0) => \slv_reqs[0][2][ar][cache]\(3 downto 0),
      \slv_reqs[0][2][ar][id]\(0) => \slv_reqs[0][2][ar][id]\(2),
      \slv_reqs[0][2][ar][lock]\ => \slv_reqs[0][2][ar][lock]\,
      \slv_reqs[0][2][ar][prot]\(2 downto 0) => \slv_reqs[0][2][ar][prot]\(2 downto 0),
      \slv_reqs[0][2][ar][qos]\(3 downto 0) => \slv_reqs[0][2][ar][qos]\(3 downto 0),
      \slv_reqs[0][2][ar][region]\(3 downto 0) => \slv_reqs[0][2][ar][region]\(3 downto 0),
      \slv_reqs[0][2][ar][size]\(2 downto 0) => \slv_reqs[0][2][ar][size]\(2 downto 0),
      \slv_reqs[1][1][ar][addr]\(13 downto 0) => \slv_reqs[1][1][ar][addr]\(15 downto 2),
      \slv_reqs[1][1][aw][addr]\(31 downto 0) => \slv_reqs[1][1][aw][addr]\(31 downto 0),
      \slv_reqs[1][1][aw][burst]\(1 downto 0) => \slv_reqs[1][1][aw][burst]\(1 downto 0),
      \slv_reqs[1][1][aw][cache]\(3 downto 0) => \slv_reqs[1][1][aw][cache]\(3 downto 0),
      \slv_reqs[1][1][aw][len]\(7 downto 0) => \slv_reqs[1][1][aw][len]\(7 downto 0),
      \slv_reqs[1][1][aw][lock]\ => \slv_reqs[1][1][aw][lock]\,
      \slv_reqs[1][1][aw][prot]\(2 downto 0) => \slv_reqs[1][1][aw][prot]\(2 downto 0),
      \slv_reqs[1][1][aw][qos]\(3 downto 0) => \slv_reqs[1][1][aw][qos]\(3 downto 0),
      \slv_reqs[1][1][aw][region]\(3 downto 0) => \slv_reqs[1][1][aw][region]\(3 downto 0),
      \slv_reqs[1][1][aw][size]\(2 downto 0) => \slv_reqs[1][1][aw][size]\(2 downto 0),
      \slv_reqs[1][2][ar][id]\(3 downto 0) => \slv_reqs[1][2][ar][id]\(3 downto 0),
      \slv_reqs[1][2][aw][id]\(3 downto 0) => \slv_reqs[1][2][aw][id]\(3 downto 0),
      \slv_reqs[1][2][aw_valid]\ => \slv_reqs[1][2][aw_valid]\,
      \slv_resps[1][0][aw_ready]\ => \slv_resps[1][0][aw_ready]\,
      \slv_resps[1][1][aw_ready]\ => \slv_resps[1][1][aw_ready]\,
      \slv_resps[1][2][b][id]\(2) => \slv_resps[1][2][b][id]\(3),
      \slv_resps[1][2][b][id]\(1 downto 0) => \slv_resps[1][2][b][id]\(1 downto 0),
      \slv_resps[1][2][r][id]\(3 downto 0) => \slv_resps[1][2][r][id]\(3 downto 0),
      \slv_resps[1][2][r_valid]\ => \slv_resps[1][2][r_valid]\,
      \slv_resps[1][2][w_ready]\ => \slv_resps[1][2][w_ready]\,
      \status_cnt_q_reg[2]\ => \gen_slv_port_demux[1].i_axi_demux_n_117\,
      \status_cnt_q_reg[2]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_118\,
      write_pointer_q0 => \i_r_fifo/write_pointer_q0_7\,
      \write_pointer_q_reg[0]\ => \gen_slv_port_demux[1].i_axi_demux_n_252\,
      \write_pointer_q_reg[0]_0\ => \gen_slv_port_demux[1].i_axi_err_slv_n_2\,
      \write_pointer_q_reg[0]_1\ => \gen_slv_port_demux[1].i_axi_err_slv_n_3\,
      \write_pointer_q_reg[0]_2\ => \gen_slv_port_demux[1].i_axi_err_slv_n_4\,
      \write_pointer_q_reg[0]_3\ => \gen_slv_port_demux[1].i_axi_err_slv_n_0\
    );
\gen_slv_port_demux[1].i_axi_err_slv\: entity work.BD_intcon_wrapper_bd_0_0_axi_err_slv_2
     port map (
      D(3 downto 0) => \slv_reqs[1][2][aw][id]\(3 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \gen_slv_port_demux[1].i_axi_demux_n_25\,
      err_resp0 => err_resp0_8,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]_6\(1 downto 0),
      \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0) => \gen_demux.slv_aw_chan_select[aw_select]\(1 downto 0),
      i_lsu_bready => i_lsu_bready,
      i_lsu_rready => i_lsu_rready,
      \mem_q_reg[1][0]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_11\,
      \mem_q_reg[1][1]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_12\,
      \mem_q_reg[1][2]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_13\,
      \mem_q_reg[1][2]_0\ => \^mem_q_reg[1][2]\,
      \mem_q_reg[1][3]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_14\,
      \mem_q_reg[1][3]_0\(3 downto 0) => w_fifo_data(3 downto 0),
      \mem_q_reg[3][id][3]\(3 downto 0) => \slv_reqs[1][2][ar][id]\(3 downto 0),
      \mem_q_reg[3][len][7]\(7 downto 0) => \slv_reqs[1][2][ar][len]\(7 downto 0),
      \o_lsu_bid[2]\ => \gen_slv_port_demux[1].i_axi_demux_n_116\,
      \o_lsu_bid[2]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_22\,
      o_lsu_wready => \gen_slv_port_demux[1].i_axi_demux_n_108\,
      r_busy_q_reg_0 => \gen_slv_port_demux[1].i_axi_demux_n_104\,
      \slv_reqs[1][2][aw_valid]\ => \slv_reqs[1][2][aw_valid]\,
      \slv_resps[1][2][b][id]\(2) => \slv_resps[1][2][b][id]\(3),
      \slv_resps[1][2][b][id]\(1 downto 0) => \slv_resps[1][2][b][id]\(1 downto 0),
      \slv_resps[1][2][r][id]\(3 downto 0) => \slv_resps[1][2][r][id]\(3 downto 0),
      \slv_resps[1][2][r_valid]\ => \slv_resps[1][2][r_valid]\,
      \slv_resps[1][2][w_ready]\ => \slv_resps[1][2][w_ready]\,
      \status_cnt_q_reg[0]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_4\,
      \status_cnt_q_reg[0]_0\ => \gen_slv_port_demux[1].i_axi_err_slv_n_6\,
      \status_cnt_q_reg[1]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_1\,
      \status_cnt_q_reg[1]_0\ => \gen_slv_port_demux[1].i_axi_err_slv_n_2\,
      \status_cnt_q_reg[1]_1\ => \gen_slv_port_demux[1].i_axi_err_slv_n_7\,
      \status_cnt_q_reg[1]_2\ => \gen_slv_port_demux[1].i_axi_err_slv_n_9\,
      \status_cnt_q_reg[1]_3\ => \gen_slv_port_demux[1].i_axi_demux_n_100\,
      \status_cnt_q_reg[2]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_3\,
      \status_cnt_q_reg[2]_0\ => \gen_slv_port_demux[1].i_axi_err_slv_n_10\,
      \status_cnt_q_reg[2]_1\ => \^rst_ni_wrapper_0\,
      write_pointer_q0 => \i_r_fifo/write_pointer_q0_7\,
      \write_pointer_q_reg[0]\ => \gen_slv_port_demux[1].i_axi_err_slv_n_0\,
      \write_pointer_q_reg[0]_0\ => \gen_slv_port_demux[1].i_axi_demux_n_252\
    );
\gen_slv_port_demux[2].i_axi_demux\: entity work.BD_intcon_wrapper_bd_0_0_axi_demux_3
     port map (
      D(7 downto 0) => \slv_reqs[2][2][ar][len]\(7 downto 0),
      \FSM_sequential_cs_reg[1]\ => \FSM_sequential_cs_reg[1]\,
      Q(5 downto 0) => Q(5 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      \counter_q_reg[0]\ => \^mem_q_reg[1][0]\,
      cs(2 downto 0) => cs(2 downto 0),
      err_resp0 => err_resp0_17,
      \gen_arbiter.data_nodes[1][addr]\(17 downto 2) => \gen_arbiter.data_nodes[1][addr]\(31 downto 16),
      \gen_arbiter.data_nodes[1][addr]\(1 downto 0) => \gen_arbiter.data_nodes[1][addr]\(1 downto 0),
      \gen_arbiter.data_nodes[1][burst]\(1 downto 0) => \gen_arbiter.data_nodes[1][burst]\(1 downto 0),
      \gen_arbiter.data_nodes[1][cache]\(3 downto 0) => \gen_arbiter.data_nodes[1][cache]\(3 downto 0),
      \gen_arbiter.data_nodes[1][id]\(0) => \gen_arbiter.data_nodes[1][id]\(0),
      \gen_arbiter.data_nodes[1][lock]\ => \gen_arbiter.data_nodes[1][lock]\,
      \gen_arbiter.data_nodes[1][prot]\(2 downto 0) => \gen_arbiter.data_nodes[1][prot]\(2 downto 0),
      \gen_arbiter.data_nodes[1][qos]\(3 downto 0) => \gen_arbiter.data_nodes[1][qos]\(3 downto 0),
      \gen_arbiter.data_nodes[1][region]\(3 downto 0) => \gen_arbiter.data_nodes[1][region]\(3 downto 0),
      \gen_arbiter.data_nodes[1][size]\(2 downto 0) => \gen_arbiter.data_nodes[1][size]\(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]\ => \gen_slv_port_demux[2].i_axi_demux_n_132\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0\ => \gen_slv_port_demux[2].i_axi_demux_n_134\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1\ => \gen_slv_port_demux[2].i_axi_demux_n_197\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_10\ => \gen_mst_port_mux[1].i_axi_mux_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_11\(0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_0\(2),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_12\ => \gen_mst_port_mux[1].i_axi_mux_n_1\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_2\ => \gen_slv_port_demux[2].i_axi_demux_n_238\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_3\ => \gen_slv_port_demux[2].i_axi_err_slv_n_11\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_4\ => \gen_slv_port_demux[2].i_axi_err_slv_n_12\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_5\(0) => \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_6\ => \gen_mst_port_mux[0].i_axi_mux_n_0\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_7\(0) => \gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q\(2),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_8\ => \gen_mst_port_mux[0].i_axi_mux_n_2\,
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_9\(0) => \gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q_1\(2),
      \gen_arbiter.gen_levels[0].gen_level[0].sel\ => \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0_9\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel0_1\ => \gen_arbiter.gen_levels[0].gen_level[0].sel0\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_2\ => \gen_mux.i_aw_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_3\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel_3\ => \gen_mux.i_ar_arbiter/gen_arbiter.gen_levels[0].gen_level[0].sel_4\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_demux.i_b_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\ => \gen_demux.i_r_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2_15\,
      \gen_demux.lock_ar_valid_q_reg_0\ => \gen_mst_port_mux[1].i_axi_mux_n_11\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]_12\(1 downto 0),
      \gen_demux.w_fifo_pop\ => \gen_demux.w_fifo_pop\,
      \gen_demux.w_fifo_pop042_out\ => \gen_demux.w_fifo_pop042_out\,
      \gen_mux.mst_ar_chan[lock]\ => \gen_mux.mst_ar_chan[lock]\,
      \gen_mux.mst_aw_chan[lock]\ => \gen_mux.mst_aw_chan[lock]\,
      \gen_spill_reg.a_data_q_reg[ar_select][0]\ => \gen_slv_port_demux[2].i_axi_demux_n_94\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0),
      \gen_spill_reg.a_data_q_reg[aw_select][1]\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(17) => \gen_slv_port_demux[2].i_axi_demux_n_219\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(16) => \gen_slv_port_demux[2].i_axi_demux_n_220\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(15) => \gen_slv_port_demux[2].i_axi_demux_n_221\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(14) => \gen_slv_port_demux[2].i_axi_demux_n_222\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(13) => \gen_slv_port_demux[2].i_axi_demux_n_223\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(12) => \gen_slv_port_demux[2].i_axi_demux_n_224\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(11) => \gen_slv_port_demux[2].i_axi_demux_n_225\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(10) => \gen_slv_port_demux[2].i_axi_demux_n_226\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(9) => \gen_slv_port_demux[2].i_axi_demux_n_227\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(8) => \gen_slv_port_demux[2].i_axi_demux_n_228\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(7) => \gen_slv_port_demux[2].i_axi_demux_n_229\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(6) => \gen_slv_port_demux[2].i_axi_demux_n_230\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(5) => \gen_slv_port_demux[2].i_axi_demux_n_231\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(4) => \gen_slv_port_demux[2].i_axi_demux_n_232\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(3) => \gen_slv_port_demux[2].i_axi_demux_n_233\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(2) => \gen_slv_port_demux[2].i_axi_demux_n_234\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(1) => \gen_slv_port_demux[2].i_axi_demux_n_235\,
      \gen_spill_reg.b_data_q_reg[ar_chan][addr][31]\(0) => \gen_slv_port_demux[2].i_axi_demux_n_236\,
      \gen_spill_reg.b_data_q_reg[ar_chan][burst][1]\(1 downto 0) => \gen_mux.mst_ar_chan[burst]\(1 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][cache][3]\(3 downto 0) => \gen_mux.mst_ar_chan[cache]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][prot][2]\(2 downto 0) => \gen_mux.mst_ar_chan[prot]\(2 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][qos][3]\(3 downto 0) => \gen_mux.mst_ar_chan[qos]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][region][3]\(3 downto 0) => \gen_mux.mst_ar_chan[region]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[ar_chan][size][2]\(2 downto 0) => \gen_mux.mst_ar_chan[size]\(2 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][addr][15]\(12 downto 0) => \data_i[addr]_10\(15 downto 3),
      \gen_spill_reg.b_data_q_reg[aw_chan][addr][31]\(31 downto 0) => \data_i[addr]\(31 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][burst][1]\(1 downto 0) => \gen_mux.mst_aw_chan[burst]\(1 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][cache][3]\(3 downto 0) => \gen_mux.mst_aw_chan[cache]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]\(0) => \gen_mux.mst_aw_chan[id]_11\(0),
      \gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0\(0) => \gen_mux.mst_aw_chan[id]\(0),
      \gen_spill_reg.b_data_q_reg[aw_chan][len][7]\(7 downto 0) => \data_i[len]\(7 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][prot][2]\(2 downto 0) => \gen_mux.mst_aw_chan[prot]\(2 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][qos][3]\(3 downto 0) => \gen_mux.mst_aw_chan[qos]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][region][3]\(3 downto 0) => \gen_mux.mst_aw_chan[region]\(3 downto 0),
      \gen_spill_reg.b_data_q_reg[aw_chan][size][2]\(2 downto 0) => \gen_mux.mst_aw_chan[size]\(2 downto 0),
      \gen_spill_reg.b_full_q_reg\ => \gen_mst_port_mux[1].i_axi_mux_n_12\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_mst_port_mux[0].i_axi_mux_n_71\,
      \gen_spill_reg.b_full_q_reg_1\ => \gen_slv_port_demux[2].i_axi_err_slv_n_1\,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      i_ram_rid_0_sp_1 => i_ram_rid_0_sn_1,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      i_sb_araddr(31 downto 0) => i_sb_araddr(31 downto 0),
      i_sb_arburst(1 downto 0) => i_sb_arburst(1 downto 0),
      i_sb_arcache(3 downto 0) => i_sb_arcache(3 downto 0),
      i_sb_arid(0) => i_sb_arid(0),
      i_sb_arlen(7 downto 0) => i_sb_arlen(7 downto 0),
      i_sb_arlock => i_sb_arlock,
      i_sb_arprot(2 downto 0) => i_sb_arprot(2 downto 0),
      i_sb_arqos(3 downto 0) => i_sb_arqos(3 downto 0),
      i_sb_arregion(3 downto 0) => i_sb_arregion(3 downto 0),
      i_sb_arsize(2 downto 0) => i_sb_arsize(2 downto 0),
      i_sb_arvalid => i_sb_arvalid,
      i_sb_awaddr(31 downto 0) => i_sb_awaddr(31 downto 0),
      i_sb_awburst(1 downto 0) => i_sb_awburst(1 downto 0),
      i_sb_awcache(3 downto 0) => i_sb_awcache(3 downto 0),
      i_sb_awid(0) => i_sb_awid(0),
      i_sb_awlen(7 downto 0) => i_sb_awlen(7 downto 0),
      i_sb_awlock => i_sb_awlock,
      i_sb_awprot(2 downto 0) => i_sb_awprot(2 downto 0),
      i_sb_awqos(3 downto 0) => i_sb_awqos(3 downto 0),
      i_sb_awregion(3 downto 0) => i_sb_awregion(3 downto 0),
      i_sb_awsize(2 downto 0) => i_sb_awsize(2 downto 0),
      i_sb_awvalid => i_sb_awvalid,
      i_sb_bready => i_sb_bready,
      i_sb_rready => i_sb_rready,
      i_sb_rready_0 => \gen_slv_port_demux[2].i_axi_demux_n_84\,
      i_sb_wlast => i_sb_wlast,
      i_sb_wlast_0 => \gen_slv_port_demux[2].i_axi_demux_n_85\,
      i_sb_wvalid => i_sb_wvalid,
      i_sb_wvalid_0 => \gen_slv_port_demux[2].i_axi_demux_n_1\,
      io_bready => io_bready,
      io_bvalid => io_bvalid,
      io_rready => io_rready,
      io_rvalid => io_rvalid,
      \mem_q_reg[0][0]\ => \gen_slv_port_demux[2].i_axi_err_slv_n_14\,
      \mem_q_reg[1][0]\ => \^rst_ni_wrapper_0\,
      \mem_q_reg[9][0]\ => \gen_slv_port_demux[2].i_axi_demux_n_2\,
      \mem_q_reg[9][1]\ => \gen_slv_port_demux[2].i_axi_demux_n_71\,
      \mem_q_reg[9][1]_0\ => \gen_slv_port_demux[2].i_axi_demux_n_72\,
      \mst_reqs_o[0][ar_valid]1\ => \mst_reqs_o[0][ar_valid]1\,
      o_ram_bready => o_ram_bready,
      o_ram_bready_0 => \gen_slv_port_demux[1].i_axi_demux_n_115\,
      o_ram_bready_1 => \gen_slv_port_demux[1].i_axi_demux_n_21\,
      o_ram_rready => o_ram_rready,
      o_ram_rready_0 => \gen_slv_port_demux[1].i_axi_demux_n_251\,
      o_rvalid_reg => \gen_slv_port_demux[1].i_axi_demux_n_209\,
      o_sb_arready => o_sb_arready,
      o_sb_awready => o_sb_awready,
      o_sb_bresp(1 downto 0) => o_sb_bresp(1 downto 0),
      o_sb_rdata(63 downto 0) => o_sb_rdata(63 downto 0),
      \o_sb_rdata[63]\(63 downto 0) => \o_sb_rdata[63]\(63 downto 0),
      o_sb_rlast => \^o_sb_rlast\,
      o_sb_rresp(1 downto 0) => o_sb_rresp(1 downto 0),
      o_sb_rvalid => o_sb_rvalid,
      o_sb_wready => o_sb_wready,
      o_sb_wready_0 => \gen_mst_port_mux[1].i_axi_mux_n_6\,
      o_sb_wready_1 => \gen_mst_port_mux[0].i_axi_mux_n_7\,
      o_wb_adr(0) => \^o_wb_adr\(1),
      p_0_in2_out => \gen_demux.i_r_mux/p_0_in2_out_16\,
      p_0_in6_in => \gen_mux.i_ar_arbiter/p_0_in6_in\,
      p_0_in6_in_4 => \gen_mux.i_ar_arbiter/p_0_in6_in_2\,
      r_fifo_full => r_fifo_full,
      \read_pointer_n10_out__0\ => \i_w_fifo/read_pointer_n10_out__0\,
      \slv_reqs[1][1][aw][addr]\(31 downto 0) => \slv_reqs[1][1][aw][addr]\(31 downto 0),
      \slv_reqs[1][1][aw][burst]\(1 downto 0) => \slv_reqs[1][1][aw][burst]\(1 downto 0),
      \slv_reqs[1][1][aw][cache]\(3 downto 0) => \slv_reqs[1][1][aw][cache]\(3 downto 0),
      \slv_reqs[1][1][aw][len]\(7 downto 0) => \slv_reqs[1][1][aw][len]\(7 downto 0),
      \slv_reqs[1][1][aw][lock]\ => \slv_reqs[1][1][aw][lock]\,
      \slv_reqs[1][1][aw][prot]\(2 downto 0) => \slv_reqs[1][1][aw][prot]\(2 downto 0),
      \slv_reqs[1][1][aw][qos]\(3 downto 0) => \slv_reqs[1][1][aw][qos]\(3 downto 0),
      \slv_reqs[1][1][aw][region]\(3 downto 0) => \slv_reqs[1][1][aw][region]\(3 downto 0),
      \slv_reqs[1][1][aw][size]\(2 downto 0) => \slv_reqs[1][1][aw][size]\(2 downto 0),
      \slv_reqs[1][2][aw][id]\(0) => \slv_reqs[1][2][aw][id]\(0),
      \slv_reqs[2][1][ar][addr]\(13 downto 0) => \slv_reqs[2][1][ar][addr]\(15 downto 2),
      \slv_reqs[2][2][ar][id]\(0) => \slv_reqs[2][2][ar][id]\(0),
      \slv_reqs[2][2][aw][id]\(0) => \slv_reqs[2][2][aw][id]\(0),
      \slv_resps[2][0][aw_ready]\ => \slv_resps[2][0][aw_ready]\,
      \slv_resps[2][1][aw_ready]\ => \slv_resps[2][1][aw_ready]\,
      \slv_resps[2][2][r][id]\(0) => \slv_resps[2][2][r][id]\(0),
      \slv_resps[2][2][r_valid]\ => \slv_resps[2][2][r_valid]\,
      \slv_resps[2][2][w_ready]\ => \slv_resps[2][2][w_ready]\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      \status_cnt_q_reg[2]\ => \gen_slv_port_demux[2].i_axi_err_slv_n_6\,
      \status_cnt_q_reg[2]_0\ => \gen_slv_port_demux[2].i_axi_err_slv_n_7\,
      \status_cnt_q_reg[2]_1\ => \gen_slv_port_demux[2].i_axi_err_slv_n_8\,
      w_fifo_data(0) => w_fifo_data_14(0),
      w_fifo_full => w_fifo_full,
      w_fifo_push => w_fifo_push,
      write_pointer_q0 => \i_r_fifo/write_pointer_q0_13\,
      \write_pointer_q_reg[0]\ => \gen_slv_port_demux[2].i_axi_demux_n_241\,
      \write_pointer_q_reg[0]_0\ => \gen_slv_port_demux[2].i_axi_err_slv_n_2\,
      \write_pointer_q_reg[0]_1\ => \gen_slv_port_demux[2].i_axi_err_slv_n_3\,
      \write_pointer_q_reg[0]_2\ => \gen_slv_port_demux[2].i_axi_err_slv_n_4\,
      \write_pointer_q_reg[0]_3\ => \gen_slv_port_demux[2].i_axi_err_slv_n_0\
    );
\gen_slv_port_demux[2].i_axi_err_slv\: entity work.BD_intcon_wrapper_bd_0_0_axi_err_slv_4
     port map (
      D(7 downto 0) => \slv_reqs[2][2][ar][len]\(7 downto 0),
      clk_i_wrapper => clk_i_wrapper,
      err_resp0 => err_resp0_17,
      \gen_arbiter.data_nodes[1][id]\(0) => \gen_arbiter.data_nodes[1][id]\(0),
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2\ => \gen_demux.i_r_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2_15\,
      \gen_arbiter.gen_levels[0].gen_level[0].sel__2_0\ => \gen_demux.i_b_mux/gen_arbiter.gen_levels[0].gen_level[0].sel__2\,
      \gen_demux.slv_ar_chan_select[ar_select]\(1 downto 0) => \gen_demux.slv_ar_chan_select[ar_select]_12\(1 downto 0),
      \gen_demux.w_fifo_pop\ => \gen_demux.w_fifo_pop\,
      \gen_demux.w_fifo_pop042_out\ => \gen_demux.w_fifo_pop042_out\,
      i_ram_rlast => i_ram_rlast,
      i_sb_bready => i_sb_bready,
      i_sb_rready => i_sb_rready,
      i_sb_wlast => i_sb_wlast,
      i_sb_wvalid => i_sb_wvalid,
      \mem_q_reg[1][0]\ => \^mem_q_reg[1][0]\,
      \mem_q_reg[2][0]\ => \gen_slv_port_demux[2].i_axi_err_slv_n_14\,
      o_sb_rlast => \^o_sb_rlast\,
      p_0_in2_out => \gen_demux.i_r_mux/p_0_in2_out_16\,
      r_busy_q_reg_0 => \gen_slv_port_demux[2].i_axi_demux_n_84\,
      r_fifo_full => r_fifo_full,
      \read_pointer_n10_out__0\ => \i_w_fifo/read_pointer_n10_out__0\,
      \slv_reqs[2][2][ar][id]\(0) => \slv_reqs[2][2][ar][id]\(0),
      \slv_reqs[2][2][aw][id]\(0) => \slv_reqs[2][2][aw][id]\(0),
      \slv_resps[2][2][r][id]\(0) => \slv_resps[2][2][r][id]\(0),
      \slv_resps[2][2][r_valid]\ => \slv_resps[2][2][r_valid]\,
      \slv_resps[2][2][w_ready]\ => \slv_resps[2][2][w_ready]\,
      \status_cnt_q_reg[0]\ => \gen_slv_port_demux[2].i_axi_err_slv_n_4\,
      \status_cnt_q_reg[0]_0\ => \gen_slv_port_demux[2].i_axi_err_slv_n_7\,
      \status_cnt_q_reg[0]_1\ => \gen_slv_port_demux[2].i_axi_err_slv_n_11\,
      \status_cnt_q_reg[1]\ => \gen_slv_port_demux[2].i_axi_err_slv_n_1\,
      \status_cnt_q_reg[1]_0\ => \gen_slv_port_demux[2].i_axi_err_slv_n_2\,
      \status_cnt_q_reg[1]_1\ => \gen_slv_port_demux[2].i_axi_err_slv_n_6\,
      \status_cnt_q_reg[1]_2\ => \gen_slv_port_demux[2].i_axi_err_slv_n_12\,
      \status_cnt_q_reg[2]\ => \gen_slv_port_demux[2].i_axi_err_slv_n_3\,
      \status_cnt_q_reg[2]_0\ => \gen_slv_port_demux[2].i_axi_err_slv_n_8\,
      \status_cnt_q_reg[2]_1\ => \^rst_ni_wrapper_0\,
      \status_cnt_q_reg[2]_2\ => \gen_slv_port_demux[2].i_axi_demux_n_85\,
      \status_cnt_q_reg[2]_3\ => \gen_slv_port_demux[2].i_axi_demux_n_1\,
      w_fifo_data(0) => w_fifo_data_14(0),
      w_fifo_full => w_fifo_full,
      w_fifo_push => w_fifo_push,
      write_pointer_q0 => \i_r_fifo/write_pointer_q0_13\,
      \write_pointer_q_reg[0]\ => \gen_slv_port_demux[2].i_axi_err_slv_n_0\,
      \write_pointer_q_reg[0]_0\ => \gen_slv_port_demux[2].i_axi_demux_n_241\,
      \write_pointer_q_reg[0]_1\ => \gen_slv_port_demux[2].i_axi_demux_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_intercon is
  port (
    o_ifu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_2_sp_1 : out STD_LOGIC;
    o_lsu_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    o_ram_wvalid : out STD_LOGIC;
    o_lsu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_sb_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    o_ifu_arready : out STD_LOGIC;
    o_sb_awready : out STD_LOGIC;
    o_sb_arready : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg\ : out STD_LOGIC;
    i_ram_rid_1_sp_1 : out STD_LOGIC;
    \i_ram_rid[0]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    r_busy_q_reg_0 : out STD_LOGIC;
    \bid_reg[0]\ : out STD_LOGIC;
    \bid_reg[1]\ : out STD_LOGIC;
    \bid_reg[3]\ : out STD_LOGIC;
    \mem_q_reg[1][2]\ : out STD_LOGIC;
    \rid_reg[3]\ : out STD_LOGIC;
    \rid_reg[2]\ : out STD_LOGIC;
    \rid_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    \o_wb_adr_reg[2]\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : out STD_LOGIC;
    \FSM_sequential_cs_reg[1]\ : out STD_LOGIC;
    o_wb_adr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_bready : out STD_LOGIC;
    io_rready : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_spill_reg.b_full_q_reg_2\ : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_sb_wdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.b_full_q_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_ni_wrapper_0 : out STD_LOGIC;
    o_ifu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_wready : out STD_LOGIC;
    o_lsu_awready : out STD_LOGIC;
    o_lsu_bvalid : out STD_LOGIC;
    o_lsu_arready : out STD_LOGIC;
    o_lsu_rlast : out STD_LOGIC;
    o_lsu_rvalid : out STD_LOGIC;
    o_lsu_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_wready : out STD_LOGIC;
    o_sb_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rvalid : out STD_LOGIC;
    o_sb_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rlast : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[id][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.b_data_q_reg[id][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_wlast : out STD_LOGIC;
    o_ram_awvalid : out STD_LOGIC;
    o_ram_awlock : out STD_LOGIC;
    o_ram_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ram_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_arvalid : out STD_LOGIC;
    o_ram_arlock : out STD_LOGIC;
    o_ram_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_bready : out STD_LOGIC;
    o_ram_rready : out STD_LOGIC;
    i_ifu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sb_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    io_wready : in STD_LOGIC;
    i_ram_wready : in STD_LOGIC;
    i_ifu_rready : in STD_LOGIC;
    i_sb_bready : in STD_LOGIC;
    o_wb_cyc_reg : in STD_LOGIC;
    wb_uart_adr_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_wb_adr_reg[2]_0\ : in STD_LOGIC;
    \o_wb_adr_reg[3]\ : in STD_LOGIC;
    \o_wb_adr_reg[3]_0\ : in STD_LOGIC;
    o_arready_reg : in STD_LOGIC;
    io_awready : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_arready : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    i_ifu_arvalid : in STD_LOGIC;
    i_ifu_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_ifu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ifu_arlock : in STD_LOGIC;
    i_ifu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_rlast : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    i_lsu_awvalid : in STD_LOGIC;
    i_lsu_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awlock : in STD_LOGIC;
    i_lsu_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arvalid : in STD_LOGIC;
    i_lsu_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arlock : in STD_LOGIC;
    i_lsu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_bvalid : in STD_LOGIC;
    i_ram_bvalid : in STD_LOGIC;
    i_sb_awvalid : in STD_LOGIC;
    i_sb_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awlock : in STD_LOGIC;
    i_sb_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arvalid : in STD_LOGIC;
    i_sb_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_arlock : in STD_LOGIC;
    i_sb_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_awready : in STD_LOGIC;
    i_ram_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_intercon : entity is "axi_intercon";
end BD_intcon_wrapper_bd_0_0_axi_intercon;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_intercon is
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal i_ram_rid_1_sn_1 : STD_LOGIC;
  signal i_ram_rid_2_sn_1 : STD_LOGIC;
begin
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  i_ram_rid_1_sp_1 <= i_ram_rid_1_sn_1;
  i_ram_rid_2_sp_1 <= i_ram_rid_2_sn_1;
axi_xbar: entity work.BD_intcon_wrapper_bd_0_0_axi_xbar
     port map (
      CO(0) => CO(0),
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      \FSM_sequential_cs_reg[1]\ => \FSM_sequential_cs_reg[1]\,
      Q(5 downto 0) => Q(5 downto 0),
      \bid_reg[0]\ => \bid_reg[0]\,
      \bid_reg[1]\ => \bid_reg[1]\,
      \bid_reg[3]\ => \bid_reg[3]\,
      clk_i_wrapper => clk_i_wrapper,
      cs(2 downto 0) => cs(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0),
      \gen_spill_reg.a_data_q_reg[ar_select][1]\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]\(0),
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0),
      \gen_spill_reg.a_data_q_reg[aw_select][1]\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]\(0),
      \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      \gen_spill_reg.a_full_q_reg\ => \gen_spill_reg.a_full_q_reg\,
      \gen_spill_reg.a_full_q_reg_0\ => \gen_spill_reg.a_full_q_reg_0\,
      \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0),
      \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0),
      \gen_spill_reg.b_full_q_reg\ => \gen_spill_reg.b_full_q_reg\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_spill_reg.b_full_q_reg_0\,
      \gen_spill_reg.b_full_q_reg_1\(3 downto 0) => \gen_spill_reg.b_full_q_reg_1\(3 downto 0),
      \gen_spill_reg.b_full_q_reg_2\ => \gen_spill_reg.b_full_q_reg_2\,
      \gen_spill_reg.b_full_q_reg_3\(0) => \gen_spill_reg.b_full_q_reg_3\(0),
      i_ifu_araddr(31 downto 0) => i_ifu_araddr(31 downto 0),
      i_ifu_arburst(1 downto 0) => i_ifu_arburst(1 downto 0),
      i_ifu_arcache(3 downto 0) => i_ifu_arcache(3 downto 0),
      i_ifu_arid(2 downto 0) => i_ifu_arid(2 downto 0),
      i_ifu_arlen(7 downto 0) => i_ifu_arlen(7 downto 0),
      i_ifu_arlock => i_ifu_arlock,
      i_ifu_arprot(2 downto 0) => i_ifu_arprot(2 downto 0),
      i_ifu_arqos(3 downto 0) => i_ifu_arqos(3 downto 0),
      i_ifu_arregion(3 downto 0) => i_ifu_arregion(3 downto 0),
      i_ifu_arsize(2 downto 0) => i_ifu_arsize(2 downto 0),
      i_ifu_arvalid => i_ifu_arvalid,
      i_ifu_rready => i_ifu_rready,
      i_lsu_araddr(31 downto 0) => i_lsu_araddr(31 downto 0),
      i_lsu_arburst(1 downto 0) => i_lsu_arburst(1 downto 0),
      i_lsu_arcache(3 downto 0) => i_lsu_arcache(3 downto 0),
      i_lsu_arid(3 downto 0) => i_lsu_arid(3 downto 0),
      i_lsu_arlen(7 downto 0) => i_lsu_arlen(7 downto 0),
      i_lsu_arlock => i_lsu_arlock,
      i_lsu_arprot(2 downto 0) => i_lsu_arprot(2 downto 0),
      i_lsu_arqos(3 downto 0) => i_lsu_arqos(3 downto 0),
      i_lsu_arregion(3 downto 0) => i_lsu_arregion(3 downto 0),
      i_lsu_arsize(2 downto 0) => i_lsu_arsize(2 downto 0),
      i_lsu_arvalid => i_lsu_arvalid,
      i_lsu_awaddr(31 downto 0) => i_lsu_awaddr(31 downto 0),
      i_lsu_awburst(1 downto 0) => i_lsu_awburst(1 downto 0),
      i_lsu_awcache(3 downto 0) => i_lsu_awcache(3 downto 0),
      i_lsu_awid(3 downto 0) => i_lsu_awid(3 downto 0),
      i_lsu_awlen(7 downto 0) => i_lsu_awlen(7 downto 0),
      i_lsu_awlock => i_lsu_awlock,
      i_lsu_awprot(2 downto 0) => i_lsu_awprot(2 downto 0),
      i_lsu_awqos(3 downto 0) => i_lsu_awqos(3 downto 0),
      i_lsu_awregion(3 downto 0) => i_lsu_awregion(3 downto 0),
      i_lsu_awsize(2 downto 0) => i_lsu_awsize(2 downto 0),
      i_lsu_awvalid => i_lsu_awvalid,
      i_lsu_bready => i_lsu_bready,
      i_lsu_rready => i_lsu_rready,
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wvalid => i_lsu_wvalid,
      i_ram_arready => i_ram_arready,
      i_ram_awready => i_ram_awready,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      \i_ram_rid[0]_0\ => \i_ram_rid[0]_0\,
      i_ram_rid_0_sp_1 => i_ram_rid_0_sn_1,
      i_ram_rid_1_sp_1 => i_ram_rid_1_sn_1,
      i_ram_rid_2_sp_1 => i_ram_rid_2_sn_1,
      i_ram_rlast => i_ram_rlast,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      i_ram_wready => i_ram_wready,
      i_sb_araddr(31 downto 0) => i_sb_araddr(31 downto 0),
      i_sb_arburst(1 downto 0) => i_sb_arburst(1 downto 0),
      i_sb_arcache(3 downto 0) => i_sb_arcache(3 downto 0),
      i_sb_arid(0) => i_sb_arid(0),
      i_sb_arlen(7 downto 0) => i_sb_arlen(7 downto 0),
      i_sb_arlock => i_sb_arlock,
      i_sb_arprot(2 downto 0) => i_sb_arprot(2 downto 0),
      i_sb_arqos(3 downto 0) => i_sb_arqos(3 downto 0),
      i_sb_arregion(3 downto 0) => i_sb_arregion(3 downto 0),
      i_sb_arsize(2 downto 0) => i_sb_arsize(2 downto 0),
      i_sb_arvalid => i_sb_arvalid,
      i_sb_awaddr(31 downto 0) => i_sb_awaddr(31 downto 0),
      i_sb_awburst(1 downto 0) => i_sb_awburst(1 downto 0),
      i_sb_awcache(3 downto 0) => i_sb_awcache(3 downto 0),
      i_sb_awid(0) => i_sb_awid(0),
      i_sb_awlen(7 downto 0) => i_sb_awlen(7 downto 0),
      i_sb_awlock => i_sb_awlock,
      i_sb_awprot(2 downto 0) => i_sb_awprot(2 downto 0),
      i_sb_awqos(3 downto 0) => i_sb_awqos(3 downto 0),
      i_sb_awregion(3 downto 0) => i_sb_awregion(3 downto 0),
      i_sb_awsize(2 downto 0) => i_sb_awsize(2 downto 0),
      i_sb_awvalid => i_sb_awvalid,
      i_sb_bready => i_sb_bready,
      i_sb_rready => i_sb_rready,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      \i_sb_wdata[31]\(31 downto 0) => \i_sb_wdata[31]\(31 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      io_arready => io_arready,
      io_awready => io_awready,
      io_bready => io_bready,
      io_bvalid => io_bvalid,
      io_rready => io_rready,
      io_rvalid => io_rvalid,
      io_wready => io_wready,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][2]\ => \mem_q_reg[1][2]\,
      o_arready_reg => o_arready_reg,
      o_ifu_arready => o_ifu_arready,
      o_ifu_rdata(63 downto 0) => o_ifu_rdata(63 downto 0),
      o_ifu_rresp(1 downto 0) => o_ifu_rresp(1 downto 0),
      o_lsu_arready => o_lsu_arready,
      o_lsu_awready => o_lsu_awready,
      o_lsu_bresp(1 downto 0) => o_lsu_bresp(1 downto 0),
      o_lsu_bvalid => o_lsu_bvalid,
      o_lsu_rdata(63 downto 0) => o_lsu_rdata(63 downto 0),
      o_lsu_rid(0) => o_lsu_rid(0),
      o_lsu_rlast => o_lsu_rlast,
      o_lsu_rresp(1 downto 0) => o_lsu_rresp(1 downto 0),
      o_lsu_rvalid => o_lsu_rvalid,
      o_lsu_wready => o_lsu_wready,
      o_ram_araddr(31 downto 0) => o_ram_araddr(31 downto 0),
      o_ram_arburst(1 downto 0) => o_ram_arburst(1 downto 0),
      o_ram_arcache(3 downto 0) => o_ram_arcache(3 downto 0),
      o_ram_arid(5 downto 0) => o_ram_arid(5 downto 0),
      o_ram_arlen(7 downto 0) => o_ram_arlen(7 downto 0),
      o_ram_arlock => o_ram_arlock,
      o_ram_arprot(2 downto 0) => o_ram_arprot(2 downto 0),
      o_ram_arqos(3 downto 0) => o_ram_arqos(3 downto 0),
      o_ram_arregion(3 downto 0) => o_ram_arregion(3 downto 0),
      o_ram_arsize(2 downto 0) => o_ram_arsize(2 downto 0),
      o_ram_arvalid => o_ram_arvalid,
      o_ram_awaddr(31 downto 0) => o_ram_awaddr(31 downto 0),
      o_ram_awburst(1 downto 0) => o_ram_awburst(1 downto 0),
      o_ram_awcache(3 downto 0) => o_ram_awcache(3 downto 0),
      o_ram_awid(5 downto 0) => o_ram_awid(5 downto 0),
      o_ram_awlen(7 downto 0) => o_ram_awlen(7 downto 0),
      o_ram_awlock => o_ram_awlock,
      o_ram_awprot(2 downto 0) => o_ram_awprot(2 downto 0),
      o_ram_awqos(3 downto 0) => o_ram_awqos(3 downto 0),
      o_ram_awregion(3 downto 0) => o_ram_awregion(3 downto 0),
      o_ram_awsize(2 downto 0) => o_ram_awsize(2 downto 0),
      o_ram_awvalid => o_ram_awvalid,
      o_ram_bready => o_ram_bready,
      o_ram_rready => o_ram_rready,
      o_ram_wdata(63 downto 0) => o_ram_wdata(63 downto 0),
      o_ram_wlast => o_ram_wlast,
      o_ram_wstrb(7 downto 0) => o_ram_wstrb(7 downto 0),
      o_ram_wvalid => o_ram_wvalid,
      o_sb_arready => o_sb_arready,
      o_sb_awready => o_sb_awready,
      o_sb_bresp(1 downto 0) => o_sb_bresp(1 downto 0),
      o_sb_rdata(63 downto 0) => o_sb_rdata(63 downto 0),
      \o_sb_rdata[63]\(63 downto 0) => \o_sb_rdata[63]\(63 downto 0),
      o_sb_rlast => o_sb_rlast,
      o_sb_rresp(1 downto 0) => o_sb_rresp(1 downto 0),
      o_sb_rvalid => o_sb_rvalid,
      o_sb_wready => o_sb_wready,
      o_wb_adr(1 downto 0) => o_wb_adr(1 downto 0),
      \o_wb_adr_reg[2]\ => \o_wb_adr_reg[2]\,
      \o_wb_adr_reg[2]_0\ => \o_wb_adr_reg[2]_0\,
      \o_wb_adr_reg[3]\ => \o_wb_adr_reg[3]\,
      \o_wb_adr_reg[3]_0\ => \o_wb_adr_reg[3]_0\,
      o_wb_cyc_reg => o_wb_cyc_reg,
      r_busy_q_reg => r_busy_q_reg,
      r_busy_q_reg_0 => r_busy_q_reg_0,
      \rid_reg[0]\ => \rid_reg[0]\,
      \rid_reg[2]\ => \rid_reg[2]\,
      \rid_reg[3]\ => \rid_reg[3]\,
      rst_ni_wrapper => rst_ni_wrapper,
      rst_ni_wrapper_0 => rst_ni_wrapper_0,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      wb_uart_adr_o(0) => wb_uart_adr_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_axi_intercon_wr is
  port (
    o_ifu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_2_sp_1 : out STD_LOGIC;
    o_lsu_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_cnt_q_reg[0]\ : out STD_LOGIC;
    o_ram_wvalid : out STD_LOGIC;
    o_lsu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_sb_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    o_ifu_arready : out STD_LOGIC;
    o_sb_awready : out STD_LOGIC;
    o_sb_arready : out STD_LOGIC;
    \gen_spill_reg.a_full_q\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q\ : out STD_LOGIC;
    i_ram_rid_1_sp_1 : out STD_LOGIC;
    \i_ram_rid[0]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    r_busy_q_reg_0 : out STD_LOGIC;
    \bid_reg[0]\ : out STD_LOGIC;
    \bid_reg[1]\ : out STD_LOGIC;
    \bid_reg[3]\ : out STD_LOGIC;
    \mem_q_reg[1][2]\ : out STD_LOGIC;
    \rid_reg[3]\ : out STD_LOGIC;
    \rid_reg[2]\ : out STD_LOGIC;
    \rid_reg[0]\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    \o_wb_adr_reg[2]\ : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \FSM_sequential_cs_reg[1]\ : out STD_LOGIC;
    o_wb_adr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    io_bready : out STD_LOGIC;
    io_rready : out STD_LOGIC;
    \gen_spill_reg.b_full_q_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    arbiter : out STD_LOGIC;
    \gen_spill_reg.a_full_q_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_sb_wdata[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_spill_reg.b_full_q_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi2wb_rst : out STD_LOGIC;
    o_ifu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_wready : out STD_LOGIC;
    o_lsu_awready : out STD_LOGIC;
    o_lsu_bvalid : out STD_LOGIC;
    o_lsu_arready : out STD_LOGIC;
    o_lsu_rlast : out STD_LOGIC;
    o_lsu_rvalid : out STD_LOGIC;
    o_lsu_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_wready : out STD_LOGIC;
    o_sb_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rvalid : out STD_LOGIC;
    o_sb_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rlast : out STD_LOGIC;
    \gen_spill_reg.b_data_q_reg[id][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.b_data_q_reg[id][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_wlast : out STD_LOGIC;
    o_ram_awvalid : out STD_LOGIC;
    o_ram_awlock : out STD_LOGIC;
    o_ram_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ram_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_arvalid : out STD_LOGIC;
    o_ram_arlock : out STD_LOGIC;
    o_ram_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_bready : out STD_LOGIC;
    o_ram_rready : out STD_LOGIC;
    i_ifu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sb_rdata[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    io_wready : in STD_LOGIC;
    i_ram_wready : in STD_LOGIC;
    i_ifu_rready : in STD_LOGIC;
    i_sb_bready : in STD_LOGIC;
    o_wb_cyc_reg : in STD_LOGIC;
    wb_uart_adr_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_wb_adr_reg[2]_0\ : in STD_LOGIC;
    \o_wb_adr_reg[3]\ : in STD_LOGIC;
    \o_wb_adr_reg[3]_0\ : in STD_LOGIC;
    o_arready_reg : in STD_LOGIC;
    io_awready : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    io_arready : in STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    i_ifu_arvalid : in STD_LOGIC;
    i_ifu_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_ifu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ifu_arlock : in STD_LOGIC;
    i_ifu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_rlast : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    io_rvalid : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    i_lsu_awvalid : in STD_LOGIC;
    i_lsu_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awlock : in STD_LOGIC;
    i_lsu_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arvalid : in STD_LOGIC;
    i_lsu_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arlock : in STD_LOGIC;
    i_lsu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    io_bvalid : in STD_LOGIC;
    i_ram_bvalid : in STD_LOGIC;
    i_sb_awvalid : in STD_LOGIC;
    i_sb_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awlock : in STD_LOGIC;
    i_sb_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arvalid : in STD_LOGIC;
    i_sb_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_arlock : in STD_LOGIC;
    i_sb_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_awready : in STD_LOGIC;
    i_ram_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_axi_intercon_wr : entity is "axi_intercon_wr";
end BD_intcon_wrapper_bd_0_0_axi_intercon_wr;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_axi_intercon_wr is
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal i_ram_rid_1_sn_1 : STD_LOGIC;
  signal i_ram_rid_2_sn_1 : STD_LOGIC;
begin
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  i_ram_rid_1_sp_1 <= i_ram_rid_1_sn_1;
  i_ram_rid_2_sp_1 <= i_ram_rid_2_sn_1;
axi_intercon2: entity work.BD_intcon_wrapper_bd_0_0_axi_intercon
     port map (
      CO(0) => CO(0),
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      \FSM_sequential_cs_reg[1]\ => \FSM_sequential_cs_reg[1]\,
      Q(5 downto 0) => Q(5 downto 0),
      \bid_reg[0]\ => \bid_reg[0]\,
      \bid_reg[1]\ => \bid_reg[1]\,
      \bid_reg[3]\ => \bid_reg[3]\,
      clk_i_wrapper => clk_i_wrapper,
      cs(2 downto 0) => cs(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0) => \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0),
      \gen_spill_reg.a_data_q_reg[ar_select][1]\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]\(0),
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0),
      \gen_spill_reg.a_data_q_reg[aw_select][1]\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]\(0),
      \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      \gen_spill_reg.a_full_q_reg\ => \gen_spill_reg.a_full_q\,
      \gen_spill_reg.a_full_q_reg_0\ => \gen_spill_reg.a_full_q_reg\,
      \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0),
      \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0) => \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0),
      \gen_spill_reg.b_full_q_reg\ => \gen_spill_reg.b_full_q\,
      \gen_spill_reg.b_full_q_reg_0\ => \gen_spill_reg.b_full_q_reg\,
      \gen_spill_reg.b_full_q_reg_1\(3 downto 0) => \gen_spill_reg.b_full_q_reg_0\(3 downto 0),
      \gen_spill_reg.b_full_q_reg_2\ => arbiter,
      \gen_spill_reg.b_full_q_reg_3\(0) => \gen_spill_reg.b_full_q_reg_1\(0),
      i_ifu_araddr(31 downto 0) => i_ifu_araddr(31 downto 0),
      i_ifu_arburst(1 downto 0) => i_ifu_arburst(1 downto 0),
      i_ifu_arcache(3 downto 0) => i_ifu_arcache(3 downto 0),
      i_ifu_arid(2 downto 0) => i_ifu_arid(2 downto 0),
      i_ifu_arlen(7 downto 0) => i_ifu_arlen(7 downto 0),
      i_ifu_arlock => i_ifu_arlock,
      i_ifu_arprot(2 downto 0) => i_ifu_arprot(2 downto 0),
      i_ifu_arqos(3 downto 0) => i_ifu_arqos(3 downto 0),
      i_ifu_arregion(3 downto 0) => i_ifu_arregion(3 downto 0),
      i_ifu_arsize(2 downto 0) => i_ifu_arsize(2 downto 0),
      i_ifu_arvalid => i_ifu_arvalid,
      i_ifu_rready => i_ifu_rready,
      i_lsu_araddr(31 downto 0) => i_lsu_araddr(31 downto 0),
      i_lsu_arburst(1 downto 0) => i_lsu_arburst(1 downto 0),
      i_lsu_arcache(3 downto 0) => i_lsu_arcache(3 downto 0),
      i_lsu_arid(3 downto 0) => i_lsu_arid(3 downto 0),
      i_lsu_arlen(7 downto 0) => i_lsu_arlen(7 downto 0),
      i_lsu_arlock => i_lsu_arlock,
      i_lsu_arprot(2 downto 0) => i_lsu_arprot(2 downto 0),
      i_lsu_arqos(3 downto 0) => i_lsu_arqos(3 downto 0),
      i_lsu_arregion(3 downto 0) => i_lsu_arregion(3 downto 0),
      i_lsu_arsize(2 downto 0) => i_lsu_arsize(2 downto 0),
      i_lsu_arvalid => i_lsu_arvalid,
      i_lsu_awaddr(31 downto 0) => i_lsu_awaddr(31 downto 0),
      i_lsu_awburst(1 downto 0) => i_lsu_awburst(1 downto 0),
      i_lsu_awcache(3 downto 0) => i_lsu_awcache(3 downto 0),
      i_lsu_awid(3 downto 0) => i_lsu_awid(3 downto 0),
      i_lsu_awlen(7 downto 0) => i_lsu_awlen(7 downto 0),
      i_lsu_awlock => i_lsu_awlock,
      i_lsu_awprot(2 downto 0) => i_lsu_awprot(2 downto 0),
      i_lsu_awqos(3 downto 0) => i_lsu_awqos(3 downto 0),
      i_lsu_awregion(3 downto 0) => i_lsu_awregion(3 downto 0),
      i_lsu_awsize(2 downto 0) => i_lsu_awsize(2 downto 0),
      i_lsu_awvalid => i_lsu_awvalid,
      i_lsu_bready => i_lsu_bready,
      i_lsu_rready => i_lsu_rready,
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wvalid => i_lsu_wvalid,
      i_ram_arready => i_ram_arready,
      i_ram_awready => i_ram_awready,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      \i_ram_rid[0]_0\ => \i_ram_rid[0]_0\,
      i_ram_rid_0_sp_1 => i_ram_rid_0_sn_1,
      i_ram_rid_1_sp_1 => i_ram_rid_1_sn_1,
      i_ram_rid_2_sp_1 => i_ram_rid_2_sn_1,
      i_ram_rlast => i_ram_rlast,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      i_ram_wready => i_ram_wready,
      i_sb_araddr(31 downto 0) => i_sb_araddr(31 downto 0),
      i_sb_arburst(1 downto 0) => i_sb_arburst(1 downto 0),
      i_sb_arcache(3 downto 0) => i_sb_arcache(3 downto 0),
      i_sb_arid(0) => i_sb_arid(0),
      i_sb_arlen(7 downto 0) => i_sb_arlen(7 downto 0),
      i_sb_arlock => i_sb_arlock,
      i_sb_arprot(2 downto 0) => i_sb_arprot(2 downto 0),
      i_sb_arqos(3 downto 0) => i_sb_arqos(3 downto 0),
      i_sb_arregion(3 downto 0) => i_sb_arregion(3 downto 0),
      i_sb_arsize(2 downto 0) => i_sb_arsize(2 downto 0),
      i_sb_arvalid => i_sb_arvalid,
      i_sb_awaddr(31 downto 0) => i_sb_awaddr(31 downto 0),
      i_sb_awburst(1 downto 0) => i_sb_awburst(1 downto 0),
      i_sb_awcache(3 downto 0) => i_sb_awcache(3 downto 0),
      i_sb_awid(0) => i_sb_awid(0),
      i_sb_awlen(7 downto 0) => i_sb_awlen(7 downto 0),
      i_sb_awlock => i_sb_awlock,
      i_sb_awprot(2 downto 0) => i_sb_awprot(2 downto 0),
      i_sb_awqos(3 downto 0) => i_sb_awqos(3 downto 0),
      i_sb_awregion(3 downto 0) => i_sb_awregion(3 downto 0),
      i_sb_awsize(2 downto 0) => i_sb_awsize(2 downto 0),
      i_sb_awvalid => i_sb_awvalid,
      i_sb_bready => i_sb_bready,
      i_sb_rready => i_sb_rready,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      \i_sb_wdata[31]\(31 downto 0) => \i_sb_wdata[31]\(31 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      io_arready => io_arready,
      io_awready => io_awready,
      io_bready => io_bready,
      io_bvalid => io_bvalid,
      io_rready => io_rready,
      io_rvalid => io_rvalid,
      io_wready => io_wready,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][2]\ => \mem_q_reg[1][2]\,
      o_arready_reg => o_arready_reg,
      o_ifu_arready => o_ifu_arready,
      o_ifu_rdata(63 downto 0) => o_ifu_rdata(63 downto 0),
      o_ifu_rresp(1 downto 0) => o_ifu_rresp(1 downto 0),
      o_lsu_arready => o_lsu_arready,
      o_lsu_awready => o_lsu_awready,
      o_lsu_bresp(1 downto 0) => o_lsu_bresp(1 downto 0),
      o_lsu_bvalid => o_lsu_bvalid,
      o_lsu_rdata(63 downto 0) => o_lsu_rdata(63 downto 0),
      o_lsu_rid(0) => o_lsu_rid(0),
      o_lsu_rlast => o_lsu_rlast,
      o_lsu_rresp(1 downto 0) => o_lsu_rresp(1 downto 0),
      o_lsu_rvalid => o_lsu_rvalid,
      o_lsu_wready => o_lsu_wready,
      o_ram_araddr(31 downto 0) => o_ram_araddr(31 downto 0),
      o_ram_arburst(1 downto 0) => o_ram_arburst(1 downto 0),
      o_ram_arcache(3 downto 0) => o_ram_arcache(3 downto 0),
      o_ram_arid(5 downto 0) => o_ram_arid(5 downto 0),
      o_ram_arlen(7 downto 0) => o_ram_arlen(7 downto 0),
      o_ram_arlock => o_ram_arlock,
      o_ram_arprot(2 downto 0) => o_ram_arprot(2 downto 0),
      o_ram_arqos(3 downto 0) => o_ram_arqos(3 downto 0),
      o_ram_arregion(3 downto 0) => o_ram_arregion(3 downto 0),
      o_ram_arsize(2 downto 0) => o_ram_arsize(2 downto 0),
      o_ram_arvalid => o_ram_arvalid,
      o_ram_awaddr(31 downto 0) => o_ram_awaddr(31 downto 0),
      o_ram_awburst(1 downto 0) => o_ram_awburst(1 downto 0),
      o_ram_awcache(3 downto 0) => o_ram_awcache(3 downto 0),
      o_ram_awid(5 downto 0) => o_ram_awid(5 downto 0),
      o_ram_awlen(7 downto 0) => o_ram_awlen(7 downto 0),
      o_ram_awlock => o_ram_awlock,
      o_ram_awprot(2 downto 0) => o_ram_awprot(2 downto 0),
      o_ram_awqos(3 downto 0) => o_ram_awqos(3 downto 0),
      o_ram_awregion(3 downto 0) => o_ram_awregion(3 downto 0),
      o_ram_awsize(2 downto 0) => o_ram_awsize(2 downto 0),
      o_ram_awvalid => o_ram_awvalid,
      o_ram_bready => o_ram_bready,
      o_ram_rready => o_ram_rready,
      o_ram_wdata(63 downto 0) => o_ram_wdata(63 downto 0),
      o_ram_wlast => o_ram_wlast,
      o_ram_wstrb(7 downto 0) => o_ram_wstrb(7 downto 0),
      o_ram_wvalid => o_ram_wvalid,
      o_sb_arready => o_sb_arready,
      o_sb_awready => o_sb_awready,
      o_sb_bresp(1 downto 0) => o_sb_bresp(1 downto 0),
      o_sb_rdata(63 downto 0) => o_sb_rdata(63 downto 0),
      \o_sb_rdata[63]\(63 downto 0) => \o_sb_rdata[63]\(63 downto 0),
      o_sb_rlast => o_sb_rlast,
      o_sb_rresp(1 downto 0) => o_sb_rresp(1 downto 0),
      o_sb_rvalid => o_sb_rvalid,
      o_sb_wready => o_sb_wready,
      o_wb_adr(1 downto 0) => o_wb_adr(1 downto 0),
      \o_wb_adr_reg[2]\ => \o_wb_adr_reg[2]\,
      \o_wb_adr_reg[2]_0\ => \o_wb_adr_reg[2]_0\,
      \o_wb_adr_reg[3]\ => \o_wb_adr_reg[3]\,
      \o_wb_adr_reg[3]_0\ => \o_wb_adr_reg[3]_0\,
      o_wb_cyc_reg => o_wb_cyc_reg,
      r_busy_q_reg => r_busy_q_reg,
      r_busy_q_reg_0 => r_busy_q_reg_0,
      \rid_reg[0]\ => \rid_reg[0]\,
      \rid_reg[2]\ => \rid_reg[2]\,
      \rid_reg[3]\ => \rid_reg[3]\,
      rst_ni_wrapper => rst_ni_wrapper,
      rst_ni_wrapper_0 => axi2wb_rst,
      \status_cnt_q_reg[0]\ => \status_cnt_q_reg[0]\,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      wb_uart_adr_o(0) => wb_uart_adr_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0_intcon_wrapper_bd is
  port (
    o_wb_cyc_reg : out STD_LOGIC;
    wb_uart_we_o : out STD_LOGIC;
    o_ifu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_2_sp_1 : out STD_LOGIC;
    o_lsu_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_wvalid : out STD_LOGIC;
    o_lsu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_sb_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid_0_sp_1 : out STD_LOGIC;
    o_ifu_arready : out STD_LOGIC;
    o_sb_awready : out STD_LOGIC;
    o_sb_arready : out STD_LOGIC;
    i_ram_rid_1_sp_1 : out STD_LOGIC;
    \i_ram_rid[0]_0\ : out STD_LOGIC;
    r_busy_q_reg : out STD_LOGIC;
    r_busy_q_reg_0 : out STD_LOGIC;
    \bid_reg[0]_0\ : out STD_LOGIC;
    \bid_reg[1]_0\ : out STD_LOGIC;
    \bid_reg[3]_0\ : out STD_LOGIC;
    \mem_q_reg[1][2]\ : out STD_LOGIC;
    \rid_reg[3]_0\ : out STD_LOGIC;
    \rid_reg[2]_0\ : out STD_LOGIC;
    \rid_reg[0]_0\ : out STD_LOGIC;
    \status_cnt_q_reg[1]\ : out STD_LOGIC;
    \mem_q_reg[1][0]\ : out STD_LOGIC;
    wb_uart_adr_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    wb_uart_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_uart_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_spi_accel_cyc_o : out STD_LOGIC;
    wb_spi_flash_cyc_o : out STD_LOGIC;
    wb_sys_cyc_o : out STD_LOGIC;
    wb_gpio_cyc_o : out STD_LOGIC;
    wb_ptc_cyc_o : out STD_LOGIC;
    wb_uart_cyc_o : out STD_LOGIC;
    wb_rom_cyc_o : out STD_LOGIC;
    o_ifu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_wready : out STD_LOGIC;
    o_lsu_awready : out STD_LOGIC;
    o_lsu_bvalid : out STD_LOGIC;
    o_lsu_arready : out STD_LOGIC;
    o_lsu_rlast : out STD_LOGIC;
    o_lsu_rvalid : out STD_LOGIC;
    o_lsu_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_wready : out STD_LOGIC;
    o_sb_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rvalid : out STD_LOGIC;
    o_sb_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rlast : out STD_LOGIC;
    o_ram_wlast : out STD_LOGIC;
    o_ram_awvalid : out STD_LOGIC;
    o_ram_awlock : out STD_LOGIC;
    o_ram_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ram_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_arvalid : out STD_LOGIC;
    o_ram_arlock : out STD_LOGIC;
    o_ram_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_bready : out STD_LOGIC;
    o_ram_rready : out STD_LOGIC;
    clk_i_wrapper : in STD_LOGIC;
    i_ifu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_spill_reg.a_data_q_reg[aw_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_spill_reg.a_data_q_reg[ar_select][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_wready : in STD_LOGIC;
    i_ifu_rready : in STD_LOGIC;
    i_sb_bready : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wb_uart_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_gpio_err_i : in STD_LOGIC;
    wb_gpio_ack_i : in STD_LOGIC;
    wb_uart_err_i : in STD_LOGIC;
    wb_uart_ack_i : in STD_LOGIC;
    wb_sys_ack_i : in STD_LOGIC;
    wb_spi_accel_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_ptc_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_gpio_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_sys_err_i : in STD_LOGIC;
    wb_spi_flash_ack_i : in STD_LOGIC;
    wb_spi_flash_err_i : in STD_LOGIC;
    wb_ptc_err_i : in STD_LOGIC;
    wb_ptc_ack_i : in STD_LOGIC;
    wb_spi_accel_err_i : in STD_LOGIC;
    wb_spi_accel_ack_i : in STD_LOGIC;
    wb_rom_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_sys_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_flash_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_rom_ack_i : in STD_LOGIC;
    i_ifu_arvalid : in STD_LOGIC;
    i_ifu_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_ifu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ifu_arlock : in STD_LOGIC;
    i_ifu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_rlast : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    i_lsu_wlast : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    i_lsu_awvalid : in STD_LOGIC;
    i_lsu_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awlock : in STD_LOGIC;
    i_lsu_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arvalid : in STD_LOGIC;
    i_lsu_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arlock : in STD_LOGIC;
    i_lsu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_bvalid : in STD_LOGIC;
    i_sb_awvalid : in STD_LOGIC;
    i_sb_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awlock : in STD_LOGIC;
    i_sb_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arvalid : in STD_LOGIC;
    i_sb_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_arlock : in STD_LOGIC;
    i_sb_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ram_awready : in STD_LOGIC;
    i_ram_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BD_intcon_wrapper_bd_0_0_intcon_wrapper_bd : entity is "intcon_wrapper_bd";
end BD_intcon_wrapper_bd_0_0_intcon_wrapper_bd;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0_intcon_wrapper_bd is
  signal arbiter : STD_LOGIC;
  signal axi2wb_n_11 : STD_LOGIC;
  signal axi2wb_n_12 : STD_LOGIC;
  signal axi2wb_n_13 : STD_LOGIC;
  signal axi2wb_n_14 : STD_LOGIC;
  signal axi2wb_n_15 : STD_LOGIC;
  signal axi2wb_n_4 : STD_LOGIC;
  signal axi2wb_rst : STD_LOGIC;
  signal \axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_full_q\ : STD_LOGIC;
  signal \axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q\ : STD_LOGIC;
  signal axi_intercon3_n_218 : STD_LOGIC;
  signal axi_intercon3_n_219 : STD_LOGIC;
  signal axi_intercon3_n_233 : STD_LOGIC;
  signal axi_intercon3_n_238 : STD_LOGIC;
  signal axi_intercon3_n_239 : STD_LOGIC;
  signal axi_intercon3_n_240 : STD_LOGIC;
  signal axi_intercon3_n_241 : STD_LOGIC;
  signal axi_intercon3_n_243 : STD_LOGIC;
  signal axi_intercon3_n_67 : STD_LOGIC;
  signal bid : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal bid0 : STD_LOGIC;
  signal cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_ram_rid_0_sn_1 : STD_LOGIC;
  signal i_ram_rid_1_sn_1 : STD_LOGIC;
  signal i_ram_rid_2_sn_1 : STD_LOGIC;
  signal io_arid : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal io_arready : STD_LOGIC;
  signal io_awid : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal io_awready : STD_LOGIC;
  signal io_bready : STD_LOGIC;
  signal io_bvalid : STD_LOGIC;
  signal io_rdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal io_rready : STD_LOGIC;
  signal io_rvalid : STD_LOGIC;
  signal io_wready : STD_LOGIC;
  signal o_wb_adr : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal o_wb_adr0_in : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rid : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rid0 : STD_LOGIC;
  signal \wb_mux_io/wbm_err\ : STD_LOGIC;
  signal \^wb_uart_adr_o\ : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  i_ram_rid_0_sp_1 <= i_ram_rid_0_sn_1;
  i_ram_rid_1_sp_1 <= i_ram_rid_1_sn_1;
  i_ram_rid_2_sp_1 <= i_ram_rid_2_sn_1;
  wb_uart_adr_o(13 downto 0) <= \^wb_uart_adr_o\(13 downto 0);
axi2wb: entity work.BD_intcon_wrapper_bd_0_0_axi2wb
     port map (
      D(12 downto 0) => o_wb_adr0_in(15 downto 3),
      \FSM_sequential_cs_reg[0]_0\ => axi2wb_n_11,
      \FSM_sequential_cs_reg[0]_1\ => axi_intercon3_n_67,
      \FSM_sequential_cs_reg[2]_0\ => axi2wb_n_12,
      \FSM_sequential_cs_reg[2]_1\ => axi2wb_n_13,
      \FSM_sequential_cs_reg[2]_2\ => axi2wb_n_14,
      \FSM_sequential_cs_reg[2]_3\ => axi_intercon3_n_233,
      Q(12 downto 0) => \^wb_uart_adr_o\(13 downto 1),
      arbiter => arbiter,
      arbiter_reg_0 => axi2wb_n_4,
      axi2wb_rst => axi2wb_rst,
      clk_i_wrapper => clk_i_wrapper,
      cs(2 downto 0) => cs(2 downto 0),
      \gen_spill_reg.a_full_q\ => \axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_full_q\,
      \gen_spill_reg.b_full_q\ => \axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q\,
      io_arready => io_arready,
      io_awready => io_awready,
      io_bready => io_bready,
      io_bvalid => io_bvalid,
      io_rready => io_rready,
      io_rvalid => io_rvalid,
      io_wready => io_wready,
      o_arready_reg_0 => axi_intercon3_n_243,
      \o_rdata_reg[63]_0\(63 downto 0) => io_rdata(63 downto 0),
      o_wb_adr(1) => o_wb_adr(15),
      o_wb_adr(0) => o_wb_adr(2),
      \o_wb_adr_reg[13]_0\ => axi2wb_n_15,
      \o_wb_adr_reg[2]_0\ => axi_intercon3_n_218,
      o_wb_cyc_reg_0 => o_wb_cyc_reg,
      o_wb_cyc_reg_1 => axi_intercon3_n_219,
      \o_wb_dat_reg[31]_0\(31 downto 0) => p_0_in(31 downto 0),
      \o_wb_sel_reg[3]_0\(3) => axi_intercon3_n_238,
      \o_wb_sel_reg[3]_0\(2) => axi_intercon3_n_239,
      \o_wb_sel_reg[3]_0\(1) => axi_intercon3_n_240,
      \o_wb_sel_reg[3]_0\(0) => axi_intercon3_n_241,
      rst_ni_wrapper => rst_ni_wrapper,
      wb_gpio_ack_i => wb_gpio_ack_i,
      wb_gpio_cyc_o => wb_gpio_cyc_o,
      wb_gpio_dat_i(31 downto 0) => wb_gpio_dat_i(31 downto 0),
      wb_gpio_err_i => wb_gpio_err_i,
      wb_ptc_ack_i => wb_ptc_ack_i,
      wb_ptc_cyc_o => wb_ptc_cyc_o,
      wb_ptc_dat_i(31 downto 0) => wb_ptc_dat_i(31 downto 0),
      wb_ptc_err_i => wb_ptc_err_i,
      wb_rom_ack_i => wb_rom_ack_i,
      wb_rom_cyc_o => wb_rom_cyc_o,
      wb_rom_dat_i(31 downto 0) => wb_rom_dat_i(31 downto 0),
      wb_spi_accel_ack_i => wb_spi_accel_ack_i,
      wb_spi_accel_cyc_o => wb_spi_accel_cyc_o,
      wb_spi_accel_dat_i(31 downto 0) => wb_spi_accel_dat_i(31 downto 0),
      wb_spi_accel_err_i => wb_spi_accel_err_i,
      wb_spi_flash_ack_i => wb_spi_flash_ack_i,
      wb_spi_flash_cyc_o => wb_spi_flash_cyc_o,
      wb_spi_flash_dat_i(31 downto 0) => wb_spi_flash_dat_i(31 downto 0),
      wb_spi_flash_err_i => wb_spi_flash_err_i,
      wb_sys_ack_i => wb_sys_ack_i,
      wb_sys_cyc_o => wb_sys_cyc_o,
      wb_sys_dat_i(31 downto 0) => wb_sys_dat_i(31 downto 0),
      wb_sys_err_i => wb_sys_err_i,
      wb_uart_ack_i => wb_uart_ack_i,
      wb_uart_adr_o(0) => \^wb_uart_adr_o\(0),
      wb_uart_cyc_o => wb_uart_cyc_o,
      wb_uart_dat_i(31 downto 0) => wb_uart_dat_i(31 downto 0),
      wb_uart_dat_o(31 downto 0) => wb_uart_dat_o(31 downto 0),
      wb_uart_err_i => wb_uart_err_i,
      wb_uart_sel_o(3 downto 0) => wb_uart_sel_o(3 downto 0),
      wb_uart_we_o => wb_uart_we_o,
      wbm_err => \wb_mux_io/wbm_err\
    );
axi_intercon3: entity work.BD_intcon_wrapper_bd_0_0_axi_intercon_wr
     port map (
      CO(0) => CO(0),
      D(12 downto 0) => o_wb_adr0_in(15 downto 3),
      E(0) => bid0,
      \FSM_sequential_cs_reg[1]\ => axi_intercon3_n_233,
      Q(5 downto 0) => rid(5 downto 0),
      arbiter => arbiter,
      axi2wb_rst => axi2wb_rst,
      \bid_reg[0]\ => \bid_reg[0]_0\,
      \bid_reg[1]\ => \bid_reg[1]_0\,
      \bid_reg[3]\ => \bid_reg[3]_0\,
      clk_i_wrapper => clk_i_wrapper,
      cs(2 downto 0) => cs(2 downto 0),
      \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]\(5 downto 0) => bid(5 downto 0),
      \gen_spill_reg.a_data_q_reg[ar_select][1]\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]\(0),
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0),
      \gen_spill_reg.a_data_q_reg[aw_select][1]\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]\(0),
      \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0),
      \gen_spill_reg.a_full_q\ => \axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_full_q\,
      \gen_spill_reg.a_full_q_reg\ => axi_intercon3_n_243,
      \gen_spill_reg.b_data_q_reg[id][5]\(5 downto 0) => io_awid(5 downto 0),
      \gen_spill_reg.b_data_q_reg[id][5]_0\(5 downto 0) => io_arid(5 downto 0),
      \gen_spill_reg.b_full_q\ => \axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q\,
      \gen_spill_reg.b_full_q_reg\ => axi_intercon3_n_219,
      \gen_spill_reg.b_full_q_reg_0\(3) => axi_intercon3_n_238,
      \gen_spill_reg.b_full_q_reg_0\(2) => axi_intercon3_n_239,
      \gen_spill_reg.b_full_q_reg_0\(1) => axi_intercon3_n_240,
      \gen_spill_reg.b_full_q_reg_0\(0) => axi_intercon3_n_241,
      \gen_spill_reg.b_full_q_reg_1\(0) => rid0,
      i_ifu_araddr(31 downto 0) => i_ifu_araddr(31 downto 0),
      i_ifu_arburst(1 downto 0) => i_ifu_arburst(1 downto 0),
      i_ifu_arcache(3 downto 0) => i_ifu_arcache(3 downto 0),
      i_ifu_arid(2 downto 0) => i_ifu_arid(2 downto 0),
      i_ifu_arlen(7 downto 0) => i_ifu_arlen(7 downto 0),
      i_ifu_arlock => i_ifu_arlock,
      i_ifu_arprot(2 downto 0) => i_ifu_arprot(2 downto 0),
      i_ifu_arqos(3 downto 0) => i_ifu_arqos(3 downto 0),
      i_ifu_arregion(3 downto 0) => i_ifu_arregion(3 downto 0),
      i_ifu_arsize(2 downto 0) => i_ifu_arsize(2 downto 0),
      i_ifu_arvalid => i_ifu_arvalid,
      i_ifu_rready => i_ifu_rready,
      i_lsu_araddr(31 downto 0) => i_lsu_araddr(31 downto 0),
      i_lsu_arburst(1 downto 0) => i_lsu_arburst(1 downto 0),
      i_lsu_arcache(3 downto 0) => i_lsu_arcache(3 downto 0),
      i_lsu_arid(3 downto 0) => i_lsu_arid(3 downto 0),
      i_lsu_arlen(7 downto 0) => i_lsu_arlen(7 downto 0),
      i_lsu_arlock => i_lsu_arlock,
      i_lsu_arprot(2 downto 0) => i_lsu_arprot(2 downto 0),
      i_lsu_arqos(3 downto 0) => i_lsu_arqos(3 downto 0),
      i_lsu_arregion(3 downto 0) => i_lsu_arregion(3 downto 0),
      i_lsu_arsize(2 downto 0) => i_lsu_arsize(2 downto 0),
      i_lsu_arvalid => i_lsu_arvalid,
      i_lsu_awaddr(31 downto 0) => i_lsu_awaddr(31 downto 0),
      i_lsu_awburst(1 downto 0) => i_lsu_awburst(1 downto 0),
      i_lsu_awcache(3 downto 0) => i_lsu_awcache(3 downto 0),
      i_lsu_awid(3 downto 0) => i_lsu_awid(3 downto 0),
      i_lsu_awlen(7 downto 0) => i_lsu_awlen(7 downto 0),
      i_lsu_awlock => i_lsu_awlock,
      i_lsu_awprot(2 downto 0) => i_lsu_awprot(2 downto 0),
      i_lsu_awqos(3 downto 0) => i_lsu_awqos(3 downto 0),
      i_lsu_awregion(3 downto 0) => i_lsu_awregion(3 downto 0),
      i_lsu_awsize(2 downto 0) => i_lsu_awsize(2 downto 0),
      i_lsu_awvalid => i_lsu_awvalid,
      i_lsu_bready => i_lsu_bready,
      i_lsu_rready => i_lsu_rready,
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wvalid => i_lsu_wvalid,
      i_ram_arready => i_ram_arready,
      i_ram_awready => i_ram_awready,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      \i_ram_rid[0]_0\ => \i_ram_rid[0]_0\,
      i_ram_rid_0_sp_1 => i_ram_rid_0_sn_1,
      i_ram_rid_1_sp_1 => i_ram_rid_1_sn_1,
      i_ram_rid_2_sp_1 => i_ram_rid_2_sn_1,
      i_ram_rlast => i_ram_rlast,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      i_ram_wready => i_ram_wready,
      i_sb_araddr(31 downto 0) => i_sb_araddr(31 downto 0),
      i_sb_arburst(1 downto 0) => i_sb_arburst(1 downto 0),
      i_sb_arcache(3 downto 0) => i_sb_arcache(3 downto 0),
      i_sb_arid(0) => i_sb_arid(0),
      i_sb_arlen(7 downto 0) => i_sb_arlen(7 downto 0),
      i_sb_arlock => i_sb_arlock,
      i_sb_arprot(2 downto 0) => i_sb_arprot(2 downto 0),
      i_sb_arqos(3 downto 0) => i_sb_arqos(3 downto 0),
      i_sb_arregion(3 downto 0) => i_sb_arregion(3 downto 0),
      i_sb_arsize(2 downto 0) => i_sb_arsize(2 downto 0),
      i_sb_arvalid => i_sb_arvalid,
      i_sb_awaddr(31 downto 0) => i_sb_awaddr(31 downto 0),
      i_sb_awburst(1 downto 0) => i_sb_awburst(1 downto 0),
      i_sb_awcache(3 downto 0) => i_sb_awcache(3 downto 0),
      i_sb_awid(0) => i_sb_awid(0),
      i_sb_awlen(7 downto 0) => i_sb_awlen(7 downto 0),
      i_sb_awlock => i_sb_awlock,
      i_sb_awprot(2 downto 0) => i_sb_awprot(2 downto 0),
      i_sb_awqos(3 downto 0) => i_sb_awqos(3 downto 0),
      i_sb_awregion(3 downto 0) => i_sb_awregion(3 downto 0),
      i_sb_awsize(2 downto 0) => i_sb_awsize(2 downto 0),
      i_sb_awvalid => i_sb_awvalid,
      i_sb_bready => i_sb_bready,
      i_sb_rready => i_sb_rready,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      \i_sb_wdata[31]\(31 downto 0) => p_0_in(31 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      io_arready => io_arready,
      io_awready => io_awready,
      io_bready => io_bready,
      io_bvalid => io_bvalid,
      io_rready => io_rready,
      io_rvalid => io_rvalid,
      io_wready => io_wready,
      \mem_q_reg[1][0]\ => \mem_q_reg[1][0]\,
      \mem_q_reg[1][2]\ => \mem_q_reg[1][2]\,
      o_arready_reg => axi2wb_n_4,
      o_ifu_arready => o_ifu_arready,
      o_ifu_rdata(63 downto 0) => o_ifu_rdata(63 downto 0),
      o_ifu_rresp(1 downto 0) => o_ifu_rresp(1 downto 0),
      o_lsu_arready => o_lsu_arready,
      o_lsu_awready => o_lsu_awready,
      o_lsu_bresp(1 downto 0) => o_lsu_bresp(1 downto 0),
      o_lsu_bvalid => o_lsu_bvalid,
      o_lsu_rdata(63 downto 0) => o_lsu_rdata(63 downto 0),
      o_lsu_rid(0) => o_lsu_rid(0),
      o_lsu_rlast => o_lsu_rlast,
      o_lsu_rresp(1 downto 0) => o_lsu_rresp(1 downto 0),
      o_lsu_rvalid => o_lsu_rvalid,
      o_lsu_wready => o_lsu_wready,
      o_ram_araddr(31 downto 0) => o_ram_araddr(31 downto 0),
      o_ram_arburst(1 downto 0) => o_ram_arburst(1 downto 0),
      o_ram_arcache(3 downto 0) => o_ram_arcache(3 downto 0),
      o_ram_arid(5 downto 0) => o_ram_arid(5 downto 0),
      o_ram_arlen(7 downto 0) => o_ram_arlen(7 downto 0),
      o_ram_arlock => o_ram_arlock,
      o_ram_arprot(2 downto 0) => o_ram_arprot(2 downto 0),
      o_ram_arqos(3 downto 0) => o_ram_arqos(3 downto 0),
      o_ram_arregion(3 downto 0) => o_ram_arregion(3 downto 0),
      o_ram_arsize(2 downto 0) => o_ram_arsize(2 downto 0),
      o_ram_arvalid => o_ram_arvalid,
      o_ram_awaddr(31 downto 0) => o_ram_awaddr(31 downto 0),
      o_ram_awburst(1 downto 0) => o_ram_awburst(1 downto 0),
      o_ram_awcache(3 downto 0) => o_ram_awcache(3 downto 0),
      o_ram_awid(5 downto 0) => o_ram_awid(5 downto 0),
      o_ram_awlen(7 downto 0) => o_ram_awlen(7 downto 0),
      o_ram_awlock => o_ram_awlock,
      o_ram_awprot(2 downto 0) => o_ram_awprot(2 downto 0),
      o_ram_awqos(3 downto 0) => o_ram_awqos(3 downto 0),
      o_ram_awregion(3 downto 0) => o_ram_awregion(3 downto 0),
      o_ram_awsize(2 downto 0) => o_ram_awsize(2 downto 0),
      o_ram_awvalid => o_ram_awvalid,
      o_ram_bready => o_ram_bready,
      o_ram_rready => o_ram_rready,
      o_ram_wdata(63 downto 0) => o_ram_wdata(63 downto 0),
      o_ram_wlast => o_ram_wlast,
      o_ram_wstrb(7 downto 0) => o_ram_wstrb(7 downto 0),
      o_ram_wvalid => o_ram_wvalid,
      o_sb_arready => o_sb_arready,
      o_sb_awready => o_sb_awready,
      o_sb_bresp(1 downto 0) => o_sb_bresp(1 downto 0),
      o_sb_rdata(63 downto 0) => o_sb_rdata(63 downto 0),
      \o_sb_rdata[63]\(63 downto 0) => io_rdata(63 downto 0),
      o_sb_rlast => o_sb_rlast,
      o_sb_rresp(1 downto 0) => o_sb_rresp(1 downto 0),
      o_sb_rvalid => o_sb_rvalid,
      o_sb_wready => o_sb_wready,
      o_wb_adr(1) => o_wb_adr(15),
      o_wb_adr(0) => o_wb_adr(2),
      \o_wb_adr_reg[2]\ => axi_intercon3_n_218,
      \o_wb_adr_reg[2]_0\ => axi2wb_n_11,
      \o_wb_adr_reg[3]\ => axi2wb_n_13,
      \o_wb_adr_reg[3]_0\ => axi2wb_n_14,
      o_wb_cyc_reg => axi2wb_n_12,
      r_busy_q_reg => r_busy_q_reg,
      r_busy_q_reg_0 => r_busy_q_reg_0,
      \rid_reg[0]\ => \rid_reg[0]_0\,
      \rid_reg[2]\ => \rid_reg[2]_0\,
      \rid_reg[3]\ => \rid_reg[3]_0\,
      rst_ni_wrapper => rst_ni_wrapper,
      \status_cnt_q_reg[0]\ => axi_intercon3_n_67,
      \status_cnt_q_reg[1]\ => \status_cnt_q_reg[1]\,
      wb_uart_adr_o(0) => \^wb_uart_adr_o\(0)
    );
\bid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => bid0,
      D => io_awid(0),
      Q => bid(0),
      R => '0'
    );
\bid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => bid0,
      D => io_awid(1),
      Q => bid(1),
      R => '0'
    );
\bid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => bid0,
      D => io_awid(2),
      Q => bid(2),
      R => '0'
    );
\bid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => bid0,
      D => io_awid(3),
      Q => bid(3),
      R => '0'
    );
\bid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => bid0,
      D => io_awid(4),
      Q => bid(4),
      R => '0'
    );
\bid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => bid0,
      D => io_awid(5),
      Q => bid(5),
      R => '0'
    );
\rid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => rid0,
      D => io_arid(0),
      Q => rid(0),
      R => '0'
    );
\rid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => rid0,
      D => io_arid(1),
      Q => rid(1),
      R => '0'
    );
\rid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => rid0,
      D => io_arid(2),
      Q => rid(2),
      R => '0'
    );
\rid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => rid0,
      D => io_arid(3),
      Q => rid(3),
      R => '0'
    );
\rid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => rid0,
      D => io_arid(4),
      Q => rid(4),
      R => '0'
    );
\rid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_i_wrapper,
      CE => rid0,
      D => io_arid(5),
      Q => rid(5),
      R => '0'
    );
wb_intercon0: entity work.BD_intcon_wrapper_bd_0_0_wb_intercon
     port map (
      clk_i_wrapper => clk_i_wrapper,
      wbm_err => \wb_mux_io/wbm_err\,
      wbm_err_reg => axi2wb_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_intcon_wrapper_bd_0_0 is
  port (
    clk_i_wrapper : in STD_LOGIC;
    rst_ni_wrapper : in STD_LOGIC;
    i_ifu_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_ifu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_ifu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ifu_arlock : in STD_LOGIC;
    i_ifu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_ifu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_ifu_arvalid : in STD_LOGIC;
    i_ifu_rready : in STD_LOGIC;
    o_ifu_arready : out STD_LOGIC;
    o_ifu_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ifu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ifu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ifu_rlast : out STD_LOGIC;
    o_ifu_rvalid : out STD_LOGIC;
    i_lsu_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_awlock : in STD_LOGIC;
    i_lsu_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_awvalid : in STD_LOGIC;
    i_lsu_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_lsu_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_wlast : in STD_LOGIC;
    i_lsu_wvalid : in STD_LOGIC;
    i_lsu_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_lsu_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_lsu_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_lsu_arlock : in STD_LOGIC;
    i_lsu_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_lsu_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_lsu_arvalid : in STD_LOGIC;
    i_lsu_bready : in STD_LOGIC;
    i_lsu_rready : in STD_LOGIC;
    o_lsu_awready : out STD_LOGIC;
    o_lsu_arready : out STD_LOGIC;
    o_lsu_wready : out STD_LOGIC;
    o_lsu_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_lsu_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_bvalid : out STD_LOGIC;
    o_lsu_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_lsu_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_lsu_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_lsu_rlast : out STD_LOGIC;
    o_lsu_rvalid : out STD_LOGIC;
    i_sb_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_awlock : in STD_LOGIC;
    i_sb_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_awvalid : in STD_LOGIC;
    i_sb_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_sb_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_wlast : in STD_LOGIC;
    i_sb_wvalid : in STD_LOGIC;
    o_sb_awready : out STD_LOGIC;
    i_sb_bready : in STD_LOGIC;
    i_sb_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_sb_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_sb_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_sb_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_sb_arlock : in STD_LOGIC;
    i_sb_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    i_sb_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_sb_arvalid : in STD_LOGIC;
    o_sb_arready : out STD_LOGIC;
    o_sb_wready : out STD_LOGIC;
    o_sb_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_bvalid : out STD_LOGIC;
    o_sb_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_sb_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_sb_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_sb_rlast : out STD_LOGIC;
    o_sb_rvalid : out STD_LOGIC;
    i_sb_rready : in STD_LOGIC;
    o_ram_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_awlock : out STD_LOGIC;
    o_ram_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_awvalid : out STD_LOGIC;
    i_ram_awready : in STD_LOGIC;
    o_ram_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    o_ram_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_ram_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ram_arlock : out STD_LOGIC;
    o_ram_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_ram_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_ram_arvalid : out STD_LOGIC;
    i_ram_arready : in STD_LOGIC;
    o_ram_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    o_ram_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_ram_wlast : out STD_LOGIC;
    o_ram_wvalid : out STD_LOGIC;
    i_ram_wready : in STD_LOGIC;
    i_ram_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_bvalid : in STD_LOGIC;
    o_ram_bready : out STD_LOGIC;
    i_ram_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_ram_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    i_ram_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_ram_rlast : in STD_LOGIC;
    i_ram_rvalid : in STD_LOGIC;
    o_ram_rready : out STD_LOGIC;
    wb_rom_adr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_rom_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_rom_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_rom_we_o : out STD_LOGIC;
    wb_rom_cyc_o : out STD_LOGIC;
    wb_rom_stb_o : out STD_LOGIC;
    wb_rom_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_rom_ack_i : in STD_LOGIC;
    wb_spi_flash_adr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_flash_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_flash_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_spi_flash_we_o : out STD_LOGIC;
    wb_spi_flash_cyc_o : out STD_LOGIC;
    wb_spi_flash_stb_o : out STD_LOGIC;
    wb_spi_flash_cti_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_spi_flash_bte_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_spi_flash_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_flash_ack_i : in STD_LOGIC;
    wb_spi_flash_err_i : in STD_LOGIC;
    wb_spi_flash_rty_i : in STD_LOGIC;
    wb_sys_adr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_sys_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_sys_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_sys_we_o : out STD_LOGIC;
    wb_sys_cyc_o : out STD_LOGIC;
    wb_sys_stb_o : out STD_LOGIC;
    wb_sys_cti_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_sys_bte_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_sys_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_sys_ack_i : in STD_LOGIC;
    wb_sys_err_i : in STD_LOGIC;
    wb_sys_rty_i : in STD_LOGIC;
    wb_uart_adr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_uart_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_uart_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_uart_we_o : out STD_LOGIC;
    wb_uart_cyc_o : out STD_LOGIC;
    wb_uart_stb_o : out STD_LOGIC;
    wb_uart_cti_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_uart_bte_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_uart_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_uart_ack_i : in STD_LOGIC;
    wb_uart_err_i : in STD_LOGIC;
    wb_uart_rty_i : in STD_LOGIC;
    wb_gpio_adr_o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wb_gpio_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_gpio_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_gpio_we_o : out STD_LOGIC;
    wb_gpio_cyc_o : out STD_LOGIC;
    wb_gpio_stb_o : out STD_LOGIC;
    wb_gpio_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_gpio_ack_i : in STD_LOGIC;
    wb_gpio_err_i : in STD_LOGIC;
    wb_ptc_adr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_ptc_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_ptc_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_ptc_we_o : out STD_LOGIC;
    wb_ptc_cyc_o : out STD_LOGIC;
    wb_ptc_stb_o : out STD_LOGIC;
    wb_ptc_cti_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_ptc_bte_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_ptc_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_ptc_ack_i : in STD_LOGIC;
    wb_ptc_err_i : in STD_LOGIC;
    wb_ptc_rty_i : in STD_LOGIC;
    wb_spi_accel_adr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_accel_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_accel_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_spi_accel_we_o : out STD_LOGIC;
    wb_spi_accel_cyc_o : out STD_LOGIC;
    wb_spi_accel_stb_o : out STD_LOGIC;
    wb_spi_accel_cti_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_spi_accel_bte_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_spi_accel_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_spi_accel_ack_i : in STD_LOGIC;
    wb_spi_accel_err_i : in STD_LOGIC;
    wb_spi_accel_rty_i : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of BD_intcon_wrapper_bd_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of BD_intcon_wrapper_bd_0_0 : entity is "BD_intcon_wrapper_bd_0_0,intcon_wrapper_bd,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of BD_intcon_wrapper_bd_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of BD_intcon_wrapper_bd_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of BD_intcon_wrapper_bd_0_0 : entity is "intcon_wrapper_bd,Vivado 2020.2";
end BD_intcon_wrapper_bd_0_0;

architecture STRUCTURE of BD_intcon_wrapper_bd_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_ar_decode/idx_o2\ : STD_LOGIC;
  signal \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_ar_decode/idx_o2\ : STD_LOGIC;
  signal \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_aw_decode/idx_o2\ : STD_LOGIC;
  signal \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_ar_decode/idx_o2\ : STD_LOGIC;
  signal \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_aw_decode/idx_o2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_18__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_18__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_18_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_19__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_19__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_19_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_20__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_20__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_20_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_21__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_21__1_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[ar_select][1]_i_21_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_18__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_18_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_19__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_19_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_20__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_20_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_21__0_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q[aw_select][1]_i_21_n_0\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_n_3\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_n_2\ : STD_LOGIC;
  signal \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_n_3\ : STD_LOGIC;
  signal \^wb_rom_adr_o\ : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal \^wb_uart_adr_o\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^wb_uart_dat_o\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wb_uart_sel_o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wb_uart_stb_o\ : STD_LOGIC;
  signal \^wb_uart_we_o\ : STD_LOGIC;
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0\ : label is 11;
begin
  wb_gpio_adr_o(7 downto 6) <= \^wb_rom_adr_o\(7 downto 6);
  wb_gpio_adr_o(5 downto 2) <= \^wb_uart_adr_o\(5 downto 2);
  wb_gpio_adr_o(1) <= \<const0>\;
  wb_gpio_adr_o(0) <= \<const0>\;
  wb_gpio_dat_o(31 downto 0) <= \^wb_uart_dat_o\(31 downto 0);
  wb_gpio_sel_o(3 downto 0) <= \^wb_uart_sel_o\(3 downto 0);
  wb_gpio_stb_o <= \^wb_uart_stb_o\;
  wb_gpio_we_o <= \^wb_uart_we_o\;
  wb_ptc_adr_o(31) <= \<const0>\;
  wb_ptc_adr_o(30) <= \<const0>\;
  wb_ptc_adr_o(29) <= \<const0>\;
  wb_ptc_adr_o(28) <= \<const0>\;
  wb_ptc_adr_o(27) <= \<const0>\;
  wb_ptc_adr_o(26) <= \<const0>\;
  wb_ptc_adr_o(25) <= \<const0>\;
  wb_ptc_adr_o(24) <= \<const0>\;
  wb_ptc_adr_o(23) <= \<const0>\;
  wb_ptc_adr_o(22) <= \<const0>\;
  wb_ptc_adr_o(21) <= \<const0>\;
  wb_ptc_adr_o(20) <= \<const0>\;
  wb_ptc_adr_o(19) <= \<const0>\;
  wb_ptc_adr_o(18) <= \<const0>\;
  wb_ptc_adr_o(17) <= \<const0>\;
  wb_ptc_adr_o(16) <= \<const0>\;
  wb_ptc_adr_o(15 downto 6) <= \^wb_rom_adr_o\(15 downto 6);
  wb_ptc_adr_o(5 downto 2) <= \^wb_uart_adr_o\(5 downto 2);
  wb_ptc_adr_o(1) <= \<const0>\;
  wb_ptc_adr_o(0) <= \<const0>\;
  wb_ptc_bte_o(1) <= \<const0>\;
  wb_ptc_bte_o(0) <= \<const0>\;
  wb_ptc_cti_o(2) <= \<const0>\;
  wb_ptc_cti_o(1) <= \<const0>\;
  wb_ptc_cti_o(0) <= \<const0>\;
  wb_ptc_dat_o(31 downto 0) <= \^wb_uart_dat_o\(31 downto 0);
  wb_ptc_sel_o(3 downto 0) <= \^wb_uart_sel_o\(3 downto 0);
  wb_ptc_stb_o <= \^wb_uart_stb_o\;
  wb_ptc_we_o <= \^wb_uart_we_o\;
  wb_rom_adr_o(31) <= \<const0>\;
  wb_rom_adr_o(30) <= \<const0>\;
  wb_rom_adr_o(29) <= \<const0>\;
  wb_rom_adr_o(28) <= \<const0>\;
  wb_rom_adr_o(27) <= \<const0>\;
  wb_rom_adr_o(26) <= \<const0>\;
  wb_rom_adr_o(25) <= \<const0>\;
  wb_rom_adr_o(24) <= \<const0>\;
  wb_rom_adr_o(23) <= \<const0>\;
  wb_rom_adr_o(22) <= \<const0>\;
  wb_rom_adr_o(21) <= \<const0>\;
  wb_rom_adr_o(20) <= \<const0>\;
  wb_rom_adr_o(19) <= \<const0>\;
  wb_rom_adr_o(18) <= \<const0>\;
  wb_rom_adr_o(17) <= \<const0>\;
  wb_rom_adr_o(16) <= \<const0>\;
  wb_rom_adr_o(15 downto 6) <= \^wb_rom_adr_o\(15 downto 6);
  wb_rom_adr_o(5 downto 2) <= \^wb_uart_adr_o\(5 downto 2);
  wb_rom_adr_o(1) <= \<const0>\;
  wb_rom_adr_o(0) <= \<const0>\;
  wb_rom_dat_o(31 downto 0) <= \^wb_uart_dat_o\(31 downto 0);
  wb_rom_sel_o(3 downto 0) <= \^wb_uart_sel_o\(3 downto 0);
  wb_rom_stb_o <= \^wb_uart_stb_o\;
  wb_rom_we_o <= \^wb_uart_we_o\;
  wb_spi_accel_adr_o(31) <= \<const0>\;
  wb_spi_accel_adr_o(30) <= \<const0>\;
  wb_spi_accel_adr_o(29) <= \<const0>\;
  wb_spi_accel_adr_o(28) <= \<const0>\;
  wb_spi_accel_adr_o(27) <= \<const0>\;
  wb_spi_accel_adr_o(26) <= \<const0>\;
  wb_spi_accel_adr_o(25) <= \<const0>\;
  wb_spi_accel_adr_o(24) <= \<const0>\;
  wb_spi_accel_adr_o(23) <= \<const0>\;
  wb_spi_accel_adr_o(22) <= \<const0>\;
  wb_spi_accel_adr_o(21) <= \<const0>\;
  wb_spi_accel_adr_o(20) <= \<const0>\;
  wb_spi_accel_adr_o(19) <= \<const0>\;
  wb_spi_accel_adr_o(18) <= \<const0>\;
  wb_spi_accel_adr_o(17) <= \<const0>\;
  wb_spi_accel_adr_o(16) <= \<const0>\;
  wb_spi_accel_adr_o(15 downto 6) <= \^wb_rom_adr_o\(15 downto 6);
  wb_spi_accel_adr_o(5 downto 2) <= \^wb_uart_adr_o\(5 downto 2);
  wb_spi_accel_adr_o(1) <= \<const0>\;
  wb_spi_accel_adr_o(0) <= \<const0>\;
  wb_spi_accel_bte_o(1) <= \<const0>\;
  wb_spi_accel_bte_o(0) <= \<const0>\;
  wb_spi_accel_cti_o(2) <= \<const0>\;
  wb_spi_accel_cti_o(1) <= \<const0>\;
  wb_spi_accel_cti_o(0) <= \<const0>\;
  wb_spi_accel_dat_o(31 downto 0) <= \^wb_uart_dat_o\(31 downto 0);
  wb_spi_accel_sel_o(3 downto 0) <= \^wb_uart_sel_o\(3 downto 0);
  wb_spi_accel_stb_o <= \^wb_uart_stb_o\;
  wb_spi_accel_we_o <= \^wb_uart_we_o\;
  wb_spi_flash_adr_o(31) <= \<const0>\;
  wb_spi_flash_adr_o(30) <= \<const0>\;
  wb_spi_flash_adr_o(29) <= \<const0>\;
  wb_spi_flash_adr_o(28) <= \<const0>\;
  wb_spi_flash_adr_o(27) <= \<const0>\;
  wb_spi_flash_adr_o(26) <= \<const0>\;
  wb_spi_flash_adr_o(25) <= \<const0>\;
  wb_spi_flash_adr_o(24) <= \<const0>\;
  wb_spi_flash_adr_o(23) <= \<const0>\;
  wb_spi_flash_adr_o(22) <= \<const0>\;
  wb_spi_flash_adr_o(21) <= \<const0>\;
  wb_spi_flash_adr_o(20) <= \<const0>\;
  wb_spi_flash_adr_o(19) <= \<const0>\;
  wb_spi_flash_adr_o(18) <= \<const0>\;
  wb_spi_flash_adr_o(17) <= \<const0>\;
  wb_spi_flash_adr_o(16) <= \<const0>\;
  wb_spi_flash_adr_o(15 downto 6) <= \^wb_rom_adr_o\(15 downto 6);
  wb_spi_flash_adr_o(5 downto 2) <= \^wb_uart_adr_o\(5 downto 2);
  wb_spi_flash_adr_o(1) <= \<const0>\;
  wb_spi_flash_adr_o(0) <= \<const0>\;
  wb_spi_flash_bte_o(1) <= \<const0>\;
  wb_spi_flash_bte_o(0) <= \<const0>\;
  wb_spi_flash_cti_o(2) <= \<const0>\;
  wb_spi_flash_cti_o(1) <= \<const0>\;
  wb_spi_flash_cti_o(0) <= \<const0>\;
  wb_spi_flash_dat_o(31 downto 0) <= \^wb_uart_dat_o\(31 downto 0);
  wb_spi_flash_sel_o(3 downto 0) <= \^wb_uart_sel_o\(3 downto 0);
  wb_spi_flash_stb_o <= \^wb_uart_stb_o\;
  wb_spi_flash_we_o <= \^wb_uart_we_o\;
  wb_sys_adr_o(31) <= \<const0>\;
  wb_sys_adr_o(30) <= \<const0>\;
  wb_sys_adr_o(29) <= \<const0>\;
  wb_sys_adr_o(28) <= \<const0>\;
  wb_sys_adr_o(27) <= \<const0>\;
  wb_sys_adr_o(26) <= \<const0>\;
  wb_sys_adr_o(25) <= \<const0>\;
  wb_sys_adr_o(24) <= \<const0>\;
  wb_sys_adr_o(23) <= \<const0>\;
  wb_sys_adr_o(22) <= \<const0>\;
  wb_sys_adr_o(21) <= \<const0>\;
  wb_sys_adr_o(20) <= \<const0>\;
  wb_sys_adr_o(19) <= \<const0>\;
  wb_sys_adr_o(18) <= \<const0>\;
  wb_sys_adr_o(17) <= \<const0>\;
  wb_sys_adr_o(16) <= \<const0>\;
  wb_sys_adr_o(15 downto 6) <= \^wb_rom_adr_o\(15 downto 6);
  wb_sys_adr_o(5 downto 2) <= \^wb_uart_adr_o\(5 downto 2);
  wb_sys_adr_o(1) <= \<const0>\;
  wb_sys_adr_o(0) <= \<const0>\;
  wb_sys_bte_o(1) <= \<const0>\;
  wb_sys_bte_o(0) <= \<const0>\;
  wb_sys_cti_o(2) <= \<const0>\;
  wb_sys_cti_o(1) <= \<const0>\;
  wb_sys_cti_o(0) <= \<const0>\;
  wb_sys_dat_o(31 downto 0) <= \^wb_uart_dat_o\(31 downto 0);
  wb_sys_sel_o(3 downto 0) <= \^wb_uart_sel_o\(3 downto 0);
  wb_sys_stb_o <= \^wb_uart_stb_o\;
  wb_sys_we_o <= \^wb_uart_we_o\;
  wb_uart_adr_o(31) <= \<const0>\;
  wb_uart_adr_o(30) <= \<const0>\;
  wb_uart_adr_o(29) <= \<const0>\;
  wb_uart_adr_o(28) <= \<const0>\;
  wb_uart_adr_o(27) <= \<const0>\;
  wb_uart_adr_o(26) <= \<const0>\;
  wb_uart_adr_o(25) <= \<const0>\;
  wb_uart_adr_o(24) <= \<const0>\;
  wb_uart_adr_o(23) <= \<const0>\;
  wb_uart_adr_o(22) <= \<const0>\;
  wb_uart_adr_o(21) <= \<const0>\;
  wb_uart_adr_o(20) <= \<const0>\;
  wb_uart_adr_o(19) <= \<const0>\;
  wb_uart_adr_o(18) <= \<const0>\;
  wb_uart_adr_o(17) <= \<const0>\;
  wb_uart_adr_o(16) <= \<const0>\;
  wb_uart_adr_o(15 downto 6) <= \^wb_rom_adr_o\(15 downto 6);
  wb_uart_adr_o(5 downto 2) <= \^wb_uart_adr_o\(5 downto 2);
  wb_uart_adr_o(1) <= \<const0>\;
  wb_uart_adr_o(0) <= \<const0>\;
  wb_uart_bte_o(1) <= \<const0>\;
  wb_uart_bte_o(0) <= \<const0>\;
  wb_uart_cti_o(2) <= \<const0>\;
  wb_uart_cti_o(1) <= \<const0>\;
  wb_uart_cti_o(0) <= \<const0>\;
  wb_uart_dat_o(31 downto 0) <= \^wb_uart_dat_o\(31 downto 0);
  wb_uart_sel_o(3 downto 0) <= \^wb_uart_sel_o\(3 downto 0);
  wb_uart_stb_o <= \^wb_uart_stb_o\;
  wb_uart_we_o <= \^wb_uart_we_o\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_18_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_18__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_18__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(27),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_18__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(30),
      I1 => i_ifu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_19_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(30),
      I1 => i_lsu_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_19__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(30),
      I1 => i_sb_araddr(31),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_19__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_ifu_araddr(28),
      I1 => i_ifu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_20_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_araddr(28),
      I1 => i_lsu_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_20__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_araddr(28),
      I1 => i_sb_araddr(29),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_20__1_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_ifu_araddr(27),
      I1 => i_ifu_araddr(26),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_21_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_araddr(27),
      I1 => i_lsu_araddr(26),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_21__0_n_0\
    );
\gen_spill_reg.a_data_q[ar_select][1]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_araddr(27),
      I1 => i_sb_araddr(26),
      O => \gen_spill_reg.a_data_q[ar_select][1]_i_21__1_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_18_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(27),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_18__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(30),
      I1 => i_lsu_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_19_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(30),
      I1 => i_sb_awaddr(31),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_19__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_lsu_awaddr(28),
      I1 => i_lsu_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_20_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_sb_awaddr(28),
      I1 => i_sb_awaddr(29),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_20__0_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_lsu_awaddr(27),
      I1 => i_lsu_awaddr(26),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_21_n_0\
    );
\gen_spill_reg.a_data_q[aw_select][1]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_sb_awaddr(27),
      I1 => i_sb_awaddr(26),
      O => \gen_spill_reg.a_data_q[aw_select][1]_i_21__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_ar_decode/idx_o2\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_18_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_19_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_20_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_21_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_CO_UNCONNECTED\(3),
      CO(2) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_ar_decode/idx_o2\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_18__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_19__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_20__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_21__0_n_0\
    );
\gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_CO_UNCONNECTED\(3),
      CO(2) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_ar_decode/idx_o2\,
      CO(1) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_18__1_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[ar_select][1]_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_spill_reg.a_data_q[ar_select][1]_i_19__1_n_0\,
      S(1) => \gen_spill_reg.a_data_q[ar_select][1]_i_20__1_n_0\,
      S(0) => \gen_spill_reg.a_data_q[ar_select][1]_i_21__1_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_aw_decode/idx_o2\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_18_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_19_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_20_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_21_n_0\
    );
\gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_CO_UNCONNECTED\(3),
      CO(2) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_aw_decode/idx_o2\,
      CO(1) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_n_2\,
      CO(0) => \gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_18__0_n_0\,
      O(3 downto 0) => \NLW_gen_spill_reg.a_data_q_reg[aw_select][1]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_spill_reg.a_data_q[aw_select][1]_i_19__0_n_0\,
      S(1) => \gen_spill_reg.a_data_q[aw_select][1]_i_20__0_n_0\,
      S(0) => \gen_spill_reg.a_data_q[aw_select][1]_i_21__0_n_0\
    );
inst: entity work.BD_intcon_wrapper_bd_0_0_intcon_wrapper_bd
     port map (
      CO(0) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_ar_decode/idx_o2\,
      \bid_reg[0]_0\ => o_lsu_bid(0),
      \bid_reg[1]_0\ => o_lsu_bid(1),
      \bid_reg[3]_0\ => o_lsu_bid(3),
      clk_i_wrapper => clk_i_wrapper,
      \gen_spill_reg.a_data_q_reg[ar_select][1]\(0) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_ar_decode/idx_o2\,
      \gen_spill_reg.a_data_q_reg[ar_select][1]_0\(0) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_ar_decode/idx_o2\,
      \gen_spill_reg.a_data_q_reg[aw_select][1]\(0) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_aw_decode/idx_o2\,
      \gen_spill_reg.a_data_q_reg[aw_select][1]_0\(0) => \axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_aw_decode/idx_o2\,
      i_ifu_araddr(31 downto 0) => i_ifu_araddr(31 downto 0),
      i_ifu_arburst(1 downto 0) => i_ifu_arburst(1 downto 0),
      i_ifu_arcache(3 downto 0) => i_ifu_arcache(3 downto 0),
      i_ifu_arid(2 downto 0) => i_ifu_arid(2 downto 0),
      i_ifu_arlen(7 downto 0) => i_ifu_arlen(7 downto 0),
      i_ifu_arlock => i_ifu_arlock,
      i_ifu_arprot(2 downto 0) => i_ifu_arprot(2 downto 0),
      i_ifu_arqos(3 downto 0) => i_ifu_arqos(3 downto 0),
      i_ifu_arregion(3 downto 0) => i_ifu_arregion(3 downto 0),
      i_ifu_arsize(2 downto 0) => i_ifu_arsize(2 downto 0),
      i_ifu_arvalid => i_ifu_arvalid,
      i_ifu_rready => i_ifu_rready,
      i_lsu_araddr(31 downto 0) => i_lsu_araddr(31 downto 0),
      i_lsu_arburst(1 downto 0) => i_lsu_arburst(1 downto 0),
      i_lsu_arcache(3 downto 0) => i_lsu_arcache(3 downto 0),
      i_lsu_arid(3 downto 0) => i_lsu_arid(3 downto 0),
      i_lsu_arlen(7 downto 0) => i_lsu_arlen(7 downto 0),
      i_lsu_arlock => i_lsu_arlock,
      i_lsu_arprot(2 downto 0) => i_lsu_arprot(2 downto 0),
      i_lsu_arqos(3 downto 0) => i_lsu_arqos(3 downto 0),
      i_lsu_arregion(3 downto 0) => i_lsu_arregion(3 downto 0),
      i_lsu_arsize(2 downto 0) => i_lsu_arsize(2 downto 0),
      i_lsu_arvalid => i_lsu_arvalid,
      i_lsu_awaddr(31 downto 0) => i_lsu_awaddr(31 downto 0),
      i_lsu_awburst(1 downto 0) => i_lsu_awburst(1 downto 0),
      i_lsu_awcache(3 downto 0) => i_lsu_awcache(3 downto 0),
      i_lsu_awid(3 downto 0) => i_lsu_awid(3 downto 0),
      i_lsu_awlen(7 downto 0) => i_lsu_awlen(7 downto 0),
      i_lsu_awlock => i_lsu_awlock,
      i_lsu_awprot(2 downto 0) => i_lsu_awprot(2 downto 0),
      i_lsu_awqos(3 downto 0) => i_lsu_awqos(3 downto 0),
      i_lsu_awregion(3 downto 0) => i_lsu_awregion(3 downto 0),
      i_lsu_awsize(2 downto 0) => i_lsu_awsize(2 downto 0),
      i_lsu_awvalid => i_lsu_awvalid,
      i_lsu_bready => i_lsu_bready,
      i_lsu_rready => i_lsu_rready,
      i_lsu_wdata(63 downto 0) => i_lsu_wdata(63 downto 0),
      i_lsu_wlast => i_lsu_wlast,
      i_lsu_wstrb(7 downto 0) => i_lsu_wstrb(7 downto 0),
      i_lsu_wvalid => i_lsu_wvalid,
      i_ram_arready => i_ram_arready,
      i_ram_awready => i_ram_awready,
      i_ram_bid(5 downto 0) => i_ram_bid(5 downto 0),
      i_ram_bresp(1 downto 0) => i_ram_bresp(1 downto 0),
      i_ram_bvalid => i_ram_bvalid,
      i_ram_rdata(63 downto 0) => i_ram_rdata(63 downto 0),
      i_ram_rid(5 downto 0) => i_ram_rid(5 downto 0),
      \i_ram_rid[0]_0\ => o_ifu_rid(0),
      i_ram_rid_0_sp_1 => o_sb_rid(0),
      i_ram_rid_1_sp_1 => o_ifu_rid(1),
      i_ram_rid_2_sp_1 => o_ifu_rid(2),
      i_ram_rlast => i_ram_rlast,
      i_ram_rresp(1 downto 0) => i_ram_rresp(1 downto 0),
      i_ram_rvalid => i_ram_rvalid,
      i_ram_wready => i_ram_wready,
      i_sb_araddr(31 downto 0) => i_sb_araddr(31 downto 0),
      i_sb_arburst(1 downto 0) => i_sb_arburst(1 downto 0),
      i_sb_arcache(3 downto 0) => i_sb_arcache(3 downto 0),
      i_sb_arid(0) => i_sb_arid(0),
      i_sb_arlen(7 downto 0) => i_sb_arlen(7 downto 0),
      i_sb_arlock => i_sb_arlock,
      i_sb_arprot(2 downto 0) => i_sb_arprot(2 downto 0),
      i_sb_arqos(3 downto 0) => i_sb_arqos(3 downto 0),
      i_sb_arregion(3 downto 0) => i_sb_arregion(3 downto 0),
      i_sb_arsize(2 downto 0) => i_sb_arsize(2 downto 0),
      i_sb_arvalid => i_sb_arvalid,
      i_sb_awaddr(31 downto 0) => i_sb_awaddr(31 downto 0),
      i_sb_awburst(1 downto 0) => i_sb_awburst(1 downto 0),
      i_sb_awcache(3 downto 0) => i_sb_awcache(3 downto 0),
      i_sb_awid(0) => i_sb_awid(0),
      i_sb_awlen(7 downto 0) => i_sb_awlen(7 downto 0),
      i_sb_awlock => i_sb_awlock,
      i_sb_awprot(2 downto 0) => i_sb_awprot(2 downto 0),
      i_sb_awqos(3 downto 0) => i_sb_awqos(3 downto 0),
      i_sb_awregion(3 downto 0) => i_sb_awregion(3 downto 0),
      i_sb_awsize(2 downto 0) => i_sb_awsize(2 downto 0),
      i_sb_awvalid => i_sb_awvalid,
      i_sb_bready => i_sb_bready,
      i_sb_rready => i_sb_rready,
      i_sb_wdata(63 downto 0) => i_sb_wdata(63 downto 0),
      i_sb_wlast => i_sb_wlast,
      i_sb_wstrb(7 downto 0) => i_sb_wstrb(7 downto 0),
      i_sb_wvalid => i_sb_wvalid,
      \mem_q_reg[1][0]\ => o_sb_bid(0),
      \mem_q_reg[1][2]\ => o_lsu_bid(2),
      o_ifu_arready => o_ifu_arready,
      o_ifu_rdata(63 downto 0) => o_ifu_rdata(63 downto 0),
      o_ifu_rresp(1 downto 0) => o_ifu_rresp(1 downto 0),
      o_lsu_arready => o_lsu_arready,
      o_lsu_awready => o_lsu_awready,
      o_lsu_bresp(1 downto 0) => o_lsu_bresp(1 downto 0),
      o_lsu_bvalid => o_lsu_bvalid,
      o_lsu_rdata(63 downto 0) => o_lsu_rdata(63 downto 0),
      o_lsu_rid(0) => o_lsu_rid(1),
      o_lsu_rlast => o_lsu_rlast,
      o_lsu_rresp(1 downto 0) => o_lsu_rresp(1 downto 0),
      o_lsu_rvalid => o_lsu_rvalid,
      o_lsu_wready => o_lsu_wready,
      o_ram_araddr(31 downto 0) => o_ram_araddr(31 downto 0),
      o_ram_arburst(1 downto 0) => o_ram_arburst(1 downto 0),
      o_ram_arcache(3 downto 0) => o_ram_arcache(3 downto 0),
      o_ram_arid(5 downto 0) => o_ram_arid(5 downto 0),
      o_ram_arlen(7 downto 0) => o_ram_arlen(7 downto 0),
      o_ram_arlock => o_ram_arlock,
      o_ram_arprot(2 downto 0) => o_ram_arprot(2 downto 0),
      o_ram_arqos(3 downto 0) => o_ram_arqos(3 downto 0),
      o_ram_arregion(3 downto 0) => o_ram_arregion(3 downto 0),
      o_ram_arsize(2 downto 0) => o_ram_arsize(2 downto 0),
      o_ram_arvalid => o_ram_arvalid,
      o_ram_awaddr(31 downto 0) => o_ram_awaddr(31 downto 0),
      o_ram_awburst(1 downto 0) => o_ram_awburst(1 downto 0),
      o_ram_awcache(3 downto 0) => o_ram_awcache(3 downto 0),
      o_ram_awid(5 downto 0) => o_ram_awid(5 downto 0),
      o_ram_awlen(7 downto 0) => o_ram_awlen(7 downto 0),
      o_ram_awlock => o_ram_awlock,
      o_ram_awprot(2 downto 0) => o_ram_awprot(2 downto 0),
      o_ram_awqos(3 downto 0) => o_ram_awqos(3 downto 0),
      o_ram_awregion(3 downto 0) => o_ram_awregion(3 downto 0),
      o_ram_awsize(2 downto 0) => o_ram_awsize(2 downto 0),
      o_ram_awvalid => o_ram_awvalid,
      o_ram_bready => o_ram_bready,
      o_ram_rready => o_ram_rready,
      o_ram_wdata(63 downto 0) => o_ram_wdata(63 downto 0),
      o_ram_wlast => o_ram_wlast,
      o_ram_wstrb(7 downto 0) => o_ram_wstrb(7 downto 0),
      o_ram_wvalid => o_ram_wvalid,
      o_sb_arready => o_sb_arready,
      o_sb_awready => o_sb_awready,
      o_sb_bresp(1 downto 0) => o_sb_bresp(1 downto 0),
      o_sb_rdata(63 downto 0) => o_sb_rdata(63 downto 0),
      o_sb_rlast => o_sb_rlast,
      o_sb_rresp(1 downto 0) => o_sb_rresp(1 downto 0),
      o_sb_rvalid => o_sb_rvalid,
      o_sb_wready => o_sb_wready,
      o_wb_cyc_reg => \^wb_uart_stb_o\,
      r_busy_q_reg => o_ifu_rvalid,
      r_busy_q_reg_0 => o_ifu_rlast,
      \rid_reg[0]_0\ => o_lsu_rid(0),
      \rid_reg[2]_0\ => o_lsu_rid(2),
      \rid_reg[3]_0\ => o_lsu_rid(3),
      rst_ni_wrapper => rst_ni_wrapper,
      \status_cnt_q_reg[1]\ => o_sb_bvalid,
      wb_gpio_ack_i => wb_gpio_ack_i,
      wb_gpio_cyc_o => wb_gpio_cyc_o,
      wb_gpio_dat_i(31 downto 0) => wb_gpio_dat_i(31 downto 0),
      wb_gpio_err_i => wb_gpio_err_i,
      wb_ptc_ack_i => wb_ptc_ack_i,
      wb_ptc_cyc_o => wb_ptc_cyc_o,
      wb_ptc_dat_i(31 downto 0) => wb_ptc_dat_i(31 downto 0),
      wb_ptc_err_i => wb_ptc_err_i,
      wb_rom_ack_i => wb_rom_ack_i,
      wb_rom_cyc_o => wb_rom_cyc_o,
      wb_rom_dat_i(31 downto 0) => wb_rom_dat_i(31 downto 0),
      wb_spi_accel_ack_i => wb_spi_accel_ack_i,
      wb_spi_accel_cyc_o => wb_spi_accel_cyc_o,
      wb_spi_accel_dat_i(31 downto 0) => wb_spi_accel_dat_i(31 downto 0),
      wb_spi_accel_err_i => wb_spi_accel_err_i,
      wb_spi_flash_ack_i => wb_spi_flash_ack_i,
      wb_spi_flash_cyc_o => wb_spi_flash_cyc_o,
      wb_spi_flash_dat_i(31 downto 0) => wb_spi_flash_dat_i(31 downto 0),
      wb_spi_flash_err_i => wb_spi_flash_err_i,
      wb_sys_ack_i => wb_sys_ack_i,
      wb_sys_cyc_o => wb_sys_cyc_o,
      wb_sys_dat_i(31 downto 0) => wb_sys_dat_i(31 downto 0),
      wb_sys_err_i => wb_sys_err_i,
      wb_uart_ack_i => wb_uart_ack_i,
      wb_uart_adr_o(13 downto 4) => \^wb_rom_adr_o\(15 downto 6),
      wb_uart_adr_o(3 downto 0) => \^wb_uart_adr_o\(5 downto 2),
      wb_uart_cyc_o => wb_uart_cyc_o,
      wb_uart_dat_i(31 downto 0) => wb_uart_dat_i(31 downto 0),
      wb_uart_dat_o(31 downto 0) => \^wb_uart_dat_o\(31 downto 0),
      wb_uart_err_i => wb_uart_err_i,
      wb_uart_sel_o(3 downto 0) => \^wb_uart_sel_o\(3 downto 0),
      wb_uart_we_o => \^wb_uart_we_o\
    );
end STRUCTURE;
