// Seed: 1025718212
program module_0 (
    input tri1 id_0,
    output wire id_1,
    input supply0 id_2#(.id_12(1)),
    output wire id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    output tri id_7,
    input wor id_8,
    input wire id_9,
    output tri0 id_10
);
  tri id_13;
  if (1'b0) wire id_14;
  else assign id_7 = -1;
  always @(posedge (1) or(1)) id_12 = "";
  wire id_15;
  assign id_13 = -1;
  assign id_3  = id_8;
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    output logic id_5,
    input supply0 id_6,
    input tri0 id_7
);
  always id_5 <= id_0;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_1,
      id_3,
      id_1,
      id_6,
      id_1,
      id_3,
      id_6,
      id_4
  );
  assign modCall_1.id_13 = 0;
  integer id_10;
  id_11(
      id_10[-1 :-1'b0] && 1
  );
endmodule
