// Seed: 2920399591
module module_0 (
    input tri  id_0,
    input wand id_1
);
  genvar id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    output tri0 id_0,
    input  tri  id_1,
    input  tri  _id_2
);
  logic [1 : id_2] id_4;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  logic [7:0] id_5;
  generate
    assign id_5[-1'b0] = id_1;
  endgenerate
  assign id_0 = id_1;
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    output supply1 id_4
);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_6;
  ;
endmodule
