module vio_0
(
  input         clk,
  input  [31:0] probe_in0,
  output [31:0] probe_out0,
  output [31:0] probe_out1
);
endmodule