Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jan 19 03:54:03 2026
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -87.606  -253914.188                  13185                93706        0.061        0.000                      0                93706        3.000        0.000                       0                 14467  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_cpuclk      -87.606  -253914.188                  13185                93634        0.061        0.000                      0                93634        8.750        0.000                       0                 14462  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         15.003        0.000                      0                   72        0.647        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :        13185  Failing Endpoints,  Worst Slack      -87.606ns,  Total Violation  -253914.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -87.606ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_inst_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.265ns  (logic 62.442ns (58.213%)  route 44.823ns (41.787%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.024ns = ( 28.024 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.723   114.636    Core_cpu/U_ID_EX/control_hazard
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.124   114.760 r  Core_cpu/U_ID_EX/ID_inst[31]_i_1/O
                         net (fo=66, routed)          1.195   115.956    Core_cpu/U_IF_ID/E[0]
    SLICE_X31Y14         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.678    28.024    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X31Y14         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[11]/C
                         clock pessimism              0.633    28.657    
                         clock uncertainty           -0.103    28.555    
    SLICE_X31Y14         FDCE (Setup_fdce_C_CE)      -0.205    28.350    Core_cpu/U_IF_ID/ID_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         28.350    
                         arrival time                        -115.956    
  -------------------------------------------------------------------
                         slack                                -87.606    

Slack (VIOLATED) :        -87.606ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_inst_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.265ns  (logic 62.442ns (58.213%)  route 44.823ns (41.787%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.024ns = ( 28.024 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.723   114.636    Core_cpu/U_ID_EX/control_hazard
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.124   114.760 r  Core_cpu/U_ID_EX/ID_inst[31]_i_1/O
                         net (fo=66, routed)          1.195   115.956    Core_cpu/U_IF_ID/E[0]
    SLICE_X31Y14         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.678    28.024    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X31Y14         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/C
                         clock pessimism              0.633    28.657    
                         clock uncertainty           -0.103    28.555    
    SLICE_X31Y14         FDCE (Setup_fdce_C_CE)      -0.205    28.350    Core_cpu/U_IF_ID/ID_inst_reg[20]
  -------------------------------------------------------------------
                         required time                         28.350    
                         arrival time                        -115.956    
  -------------------------------------------------------------------
                         slack                                -87.606    

Slack (VIOLATED) :        -87.606ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_IF_ID/ID_inst_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.265ns  (logic 62.442ns (58.213%)  route 44.823ns (41.787%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.024ns = ( 28.024 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.723   114.636    Core_cpu/U_ID_EX/control_hazard
    SLICE_X30Y22         LUT2 (Prop_lut2_I0_O)        0.124   114.760 r  Core_cpu/U_ID_EX/ID_inst[31]_i_1/O
                         net (fo=66, routed)          1.195   115.956    Core_cpu/U_IF_ID/E[0]
    SLICE_X31Y14         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.678    28.024    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X31Y14         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                         clock pessimism              0.633    28.657    
                         clock uncertainty           -0.103    28.555    
    SLICE_X31Y14         FDCE (Setup_fdce_C_CE)      -0.205    28.350    Core_cpu/U_IF_ID/ID_inst_reg[21]
  -------------------------------------------------------------------
                         required time                         28.350    
                         arrival time                        -115.956    
  -------------------------------------------------------------------
                         slack                                -87.606    

Slack (VIOLATED) :        -87.519ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.172ns  (logic 62.442ns (58.264%)  route 44.730ns (41.736%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.017ns = ( 28.017 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.932   114.846    Core_cpu/U_ID_EX/control_hazard
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124   114.970 r  Core_cpu/U_ID_EX/pc[31]_i_1/O
                         net (fo=32, routed)          0.892   115.862    Core_cpu/PC_0/E[0]
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.671    28.017    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[19]/C
                         clock pessimism              0.633    28.650    
                         clock uncertainty           -0.103    28.548    
    SLICE_X26Y27         FDCE (Setup_fdce_C_CE)      -0.205    28.343    Core_cpu/PC_0/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         28.343    
                         arrival time                        -115.862    
  -------------------------------------------------------------------
                         slack                                -87.519    

Slack (VIOLATED) :        -87.519ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.172ns  (logic 62.442ns (58.264%)  route 44.730ns (41.736%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.017ns = ( 28.017 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.932   114.846    Core_cpu/U_ID_EX/control_hazard
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124   114.970 r  Core_cpu/U_ID_EX/pc[31]_i_1/O
                         net (fo=32, routed)          0.892   115.862    Core_cpu/PC_0/E[0]
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.671    28.017    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[1]/C
                         clock pessimism              0.633    28.650    
                         clock uncertainty           -0.103    28.548    
    SLICE_X26Y27         FDCE (Setup_fdce_C_CE)      -0.205    28.343    Core_cpu/PC_0/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         28.343    
                         arrival time                        -115.862    
  -------------------------------------------------------------------
                         slack                                -87.519    

Slack (VIOLATED) :        -87.519ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.172ns  (logic 62.442ns (58.264%)  route 44.730ns (41.736%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.017ns = ( 28.017 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.932   114.846    Core_cpu/U_ID_EX/control_hazard
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124   114.970 r  Core_cpu/U_ID_EX/pc[31]_i_1/O
                         net (fo=32, routed)          0.892   115.862    Core_cpu/PC_0/E[0]
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.671    28.017    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[21]/C
                         clock pessimism              0.633    28.650    
                         clock uncertainty           -0.103    28.548    
    SLICE_X26Y27         FDCE (Setup_fdce_C_CE)      -0.205    28.343    Core_cpu/PC_0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         28.343    
                         arrival time                        -115.862    
  -------------------------------------------------------------------
                         slack                                -87.519    

Slack (VIOLATED) :        -87.519ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.172ns  (logic 62.442ns (58.264%)  route 44.730ns (41.736%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.017ns = ( 28.017 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.932   114.846    Core_cpu/U_ID_EX/control_hazard
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124   114.970 r  Core_cpu/U_ID_EX/pc[31]_i_1/O
                         net (fo=32, routed)          0.892   115.862    Core_cpu/PC_0/E[0]
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.671    28.017    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X26Y27         FDCE                                         r  Core_cpu/PC_0/pc_reg[4]/C
                         clock pessimism              0.633    28.650    
                         clock uncertainty           -0.103    28.548    
    SLICE_X26Y27         FDCE (Setup_fdce_C_CE)      -0.205    28.343    Core_cpu/PC_0/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         28.343    
                         arrival time                        -115.862    
  -------------------------------------------------------------------
                         slack                                -87.519    

Slack (VIOLATED) :        -87.419ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.063ns  (logic 62.442ns (58.323%)  route 44.621ns (41.677%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 28.009 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.932   114.846    Core_cpu/U_ID_EX/control_hazard
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124   114.970 r  Core_cpu/U_ID_EX/pc[31]_i_1/O
                         net (fo=32, routed)          0.784   115.753    Core_cpu/PC_0/E[0]
    SLICE_X41Y25         FDCE                                         r  Core_cpu/PC_0/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.663    28.009    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X41Y25         FDCE                                         r  Core_cpu/PC_0/pc_reg[12]/C
                         clock pessimism              0.633    28.642    
                         clock uncertainty           -0.103    28.540    
    SLICE_X41Y25         FDCE (Setup_fdce_C_CE)      -0.205    28.335    Core_cpu/PC_0/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         28.335    
                         arrival time                        -115.753    
  -------------------------------------------------------------------
                         slack                                -87.419    

Slack (VIOLATED) :        -87.419ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.063ns  (logic 62.442ns (58.323%)  route 44.621ns (41.677%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 28.009 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.932   114.846    Core_cpu/U_ID_EX/control_hazard
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124   114.970 r  Core_cpu/U_ID_EX/pc[31]_i_1/O
                         net (fo=32, routed)          0.784   115.753    Core_cpu/PC_0/E[0]
    SLICE_X41Y25         FDCE                                         r  Core_cpu/PC_0/pc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.663    28.009    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X41Y25         FDCE                                         r  Core_cpu/PC_0/pc_reg[16]/C
                         clock pessimism              0.633    28.642    
                         clock uncertainty           -0.103    28.540    
    SLICE_X41Y25         FDCE (Setup_fdce_C_CE)      -0.205    28.335    Core_cpu/PC_0/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         28.335    
                         arrival time                        -115.753    
  -------------------------------------------------------------------
                         slack                                -87.419    

Slack (VIOLATED) :        -87.417ns  (required time - arrival time)
  Source:                 Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/PC_0/pc_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        107.070ns  (logic 62.442ns (58.319%)  route 44.628ns (41.681%))
  Logic Levels:           328  (CARRY4=281 LUT2=1 LUT3=6 LUT4=2 LUT5=31 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.018ns = ( 28.018 - 20.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.799     8.690    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X45Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_ID_EX/EX_alub_sel_reg[0]_rep__4/Q
                         net (fo=126, routed)         0.828     9.974    Core_cpu/ALU_0/EX_alub_sel_reg[0]_rep__4
    SLICE_X49Y14         LUT3 (Prop_lut3_I1_O)        0.124    10.098 r  Core_cpu/ALU_0/MEM_alu_c[4]_i_61/O
                         net (fo=1, routed)           0.336    10.434    Core_cpu/U_ID_EX/EX_rD2_reg[0]_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.014 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.014    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_i_50_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.128 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.128    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_34_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.242 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.242    Core_cpu/U_ID_EX/MEM_alu_c_reg[13]_i_29_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.356 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.356    Core_cpu/U_ID_EX/MEM_alu_c_reg[17]_i_35_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.470 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.470    Core_cpu/U_ID_EX/MEM_alu_c_reg[19]_i_55_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.584 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.584    Core_cpu/U_ID_EX/MEM_alu_c_reg[25]_i_47_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.698 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    11.698    Core_cpu/U_ID_EX/MEM_alu_c_reg[28]_i_87_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.032 f  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_87/O[1]
                         net (fo=4, routed)           0.719    12.751    Core_cpu/ALU_0/EX_rD2_reg[31][1]
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.303    13.054 r  Core_cpu/ALU_0/MEM_alu_c[31]_i_137/O
                         net (fo=2, routed)           0.905    13.959    Core_cpu/ALU_0/MEM_alu_c[31]_i_137_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.357 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286/CO[3]
                         net (fo=1, routed)           0.000    14.357    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1286_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1285/CO[0]
                         net (fo=35, routed)          1.075    15.704    Core_cpu/U_ID_EX/CO[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I1_O)        0.373    16.077 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1327/O
                         net (fo=1, routed)           0.000    16.077    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.627 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    16.627    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1276_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.741 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    16.741    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1271_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    16.855    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1266_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    16.969    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1261_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    17.083    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1256_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    17.197    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1251_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    17.311    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1246_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    17.425    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1243_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1242/CO[1]
                         net (fo=35, routed)          1.286    18.868    Core_cpu/U_ID_EX/EX_rD2_reg[31]_0[0]
    SLICE_X43Y0          LUT5 (Prop_lut5_I1_O)        0.329    19.197 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1284/O
                         net (fo=1, routed)           0.000    19.197    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_0[0]
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.747 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    19.747    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1233_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.861 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    19.861    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1228_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.975 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    19.975    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1223_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.089 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    20.089    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1218_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.203 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    20.203    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1213_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.317 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    20.317    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1208_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.431 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    20.431    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1203_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.545 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    20.545    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1200_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.702 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1199/CO[1]
                         net (fo=35, routed)          0.654    21.356    Core_cpu/U_ID_EX/EX_ext_reg[31]_2[0]
    SLICE_X45Y8          LUT5 (Prop_lut5_I1_O)        0.329    21.685 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1241/O
                         net (fo=1, routed)           0.000    21.685    Core_cpu/ALU_0/EX_rD1_reg[31]_rep__0_1[0]
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.235 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    22.235    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1190_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.349 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    22.349    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1185_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.463 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    22.463    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1180_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.577 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    22.577    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1175_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.691 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    22.691    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1170_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.805 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    22.805    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1165_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.919 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    22.919    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1160_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.033 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157/CO[3]
                         net (fo=1, routed)           0.000    23.033    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1157_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.190 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1156/CO[1]
                         net (fo=35, routed)          0.980    24.170    Core_cpu/ALU_0/MEM_alu_c_reg[0]_1[0]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.499 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1188/O
                         net (fo=1, routed)           0.000    24.499    Core_cpu/ALU_0/MEM_alu_c[0]_i_1188_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.049 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137/CO[3]
                         net (fo=1, routed)           0.000    25.049    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1137_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.163 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132/CO[3]
                         net (fo=1, routed)           0.000    25.163    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1132_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.277 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    25.277    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.391 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122/CO[3]
                         net (fo=1, routed)           0.009    25.400    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1122_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.514 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117/CO[3]
                         net (fo=1, routed)           0.000    25.514    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1117_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.628 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.628    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1114_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1113/CO[1]
                         net (fo=35, routed)          0.938    26.723    Core_cpu/U_ID_EX/EX_ext_reg[31]_4[0]
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.329    27.052 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1155/O
                         net (fo=1, routed)           0.000    27.052    Core_cpu/ALU_0/EX_rD1_reg[31]_0[0]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.602 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    27.602    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1104_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.716 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    27.716    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1099_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.830 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    27.830    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1094_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    27.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1089_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    28.058    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1084_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.172 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079/CO[3]
                         net (fo=1, routed)           0.009    28.181    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1079_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.295 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    28.295    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1074_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.409 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    28.409    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1071_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.566 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1070/CO[1]
                         net (fo=35, routed)          0.884    29.449    Core_cpu/U_ID_EX/EX_ext_reg[31]_5[0]
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.329    29.778 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1112/O
                         net (fo=1, routed)           0.000    29.778    Core_cpu/ALU_0/EX_rD1_reg[31]_1[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.328 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    30.328    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1061_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.442 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056/CO[3]
                         net (fo=1, routed)           0.000    30.442    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1056_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.556 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051/CO[3]
                         net (fo=1, routed)           0.009    30.565    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1051_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.679 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    30.679    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1046_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.793 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041/CO[3]
                         net (fo=1, routed)           0.000    30.793    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1041_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.907 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036/CO[3]
                         net (fo=1, routed)           0.000    30.907    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1036_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.021 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    31.021    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1031_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.135 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    31.135    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1028_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.292 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1027/CO[1]
                         net (fo=35, routed)          1.204    32.497    Core_cpu/U_ID_EX/EX_ext_reg[31]_6[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.329    32.826 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_1069/O
                         net (fo=1, routed)           0.000    32.826    Core_cpu/ALU_0/EX_rD1_reg[31]_2[0]
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    33.359    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1018_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.476 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.476    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1013_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.593 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    33.593    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1008_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.710 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    33.710    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_1003_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.827 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    33.827    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_998_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.944 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.944    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_993_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.061 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.009    34.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_988_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.187 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    34.187    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_985_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_984/CO[1]
                         net (fo=35, routed)          1.067    35.411    Core_cpu/ALU_0/MEM_alu_c_reg[0]_5[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.332    35.743 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_1021/O
                         net (fo=1, routed)           0.000    35.743    Core_cpu/ALU_0/MEM_alu_c[0]_i_1021_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.293 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    36.293    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_970_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    36.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_965_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960/CO[3]
                         net (fo=1, routed)           0.000    36.521    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_960_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.635 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    36.635    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_955_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.749 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    36.749    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_950_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.863 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    36.863    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_945_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.977 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942/CO[3]
                         net (fo=1, routed)           0.009    36.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_942_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_941/CO[1]
                         net (fo=35, routed)          0.707    37.850    Core_cpu/U_ID_EX/EX_ext_reg[31]_8[0]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.329    38.179 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_983/O
                         net (fo=1, routed)           0.000    38.179    Core_cpu/ALU_0/EX_rD1_reg[31]_4[0]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    38.729    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_932_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.843 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927/CO[3]
                         net (fo=1, routed)           0.000    38.843    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_927_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.957 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    38.957    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_922_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.071 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    39.071    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_917_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.185 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    39.185    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_912_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    39.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_907_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    39.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_902_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899/CO[3]
                         net (fo=1, routed)           0.000    39.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_899_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.684 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_898/CO[1]
                         net (fo=35, routed)          0.991    40.675    Core_cpu/U_ID_EX/EX_ext_reg[31]_9[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I1_O)        0.329    41.004 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_940/O
                         net (fo=1, routed)           0.000    41.004    Core_cpu/ALU_0/EX_rD1_reg[31]_5[0]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.554 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889/CO[3]
                         net (fo=1, routed)           0.000    41.554    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_889_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.668 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884/CO[3]
                         net (fo=1, routed)           0.000    41.668    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_884_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.782 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879/CO[3]
                         net (fo=1, routed)           0.000    41.782    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_879_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.896 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874/CO[3]
                         net (fo=1, routed)           0.000    41.896    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_874_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.010 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000    42.010    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_869_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.124 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864/CO[3]
                         net (fo=1, routed)           0.000    42.124    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_864_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    42.238    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_859_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.352 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    42.352    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_856_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.509 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_855/CO[1]
                         net (fo=35, routed)          0.895    43.404    Core_cpu/U_ID_EX/EX_ext_reg[31]_10[0]
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.329    43.733 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_897/O
                         net (fo=1, routed)           0.000    43.733    Core_cpu/ALU_0/EX_rD1_reg[31]_6[0]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    44.283    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_846_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.000    44.397    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_841_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836/CO[3]
                         net (fo=1, routed)           0.000    44.511    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_836_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831/CO[3]
                         net (fo=1, routed)           0.000    44.625    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_831_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.739 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826/CO[3]
                         net (fo=1, routed)           0.000    44.739    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_826_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.853 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821/CO[3]
                         net (fo=1, routed)           0.000    44.853    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_821_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.967 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    44.967    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_816_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.081 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    45.081    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_813_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.238 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_812/CO[1]
                         net (fo=35, routed)          1.039    46.277    Core_cpu/U_ID_EX/EX_ext_reg[31]_11[0]
    SLICE_X32Y28         LUT5 (Prop_lut5_I1_O)        0.329    46.606 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_854/O
                         net (fo=1, routed)           0.000    46.606    Core_cpu/ALU_0/EX_rD1_reg[31]_7[0]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.156 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    47.156    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_803_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.270 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    47.270    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_798_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.384 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    47.384    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_793_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.498 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788/CO[3]
                         net (fo=1, routed)           0.000    47.498    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_788_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.612    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_783_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778/CO[3]
                         net (fo=1, routed)           0.000    47.726    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_778_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    47.840    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_773_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    47.954    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_770_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_769/CO[1]
                         net (fo=35, routed)          1.056    49.167    Core_cpu/ALU_0/MEM_alu_c_reg[0]_10[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_807/O
                         net (fo=1, routed)           0.000    49.496    Core_cpu/ALU_0/MEM_alu_c[0]_i_807_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.028 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000    50.028    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_755_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.142 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750/CO[3]
                         net (fo=1, routed)           0.000    50.142    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_750_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.256 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745/CO[3]
                         net (fo=1, routed)           0.000    50.256    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_745_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.370 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740/CO[3]
                         net (fo=1, routed)           0.000    50.370    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_740_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    50.484    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_735_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730/CO[3]
                         net (fo=1, routed)           0.000    50.598    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_730_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.712 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    50.712    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_727_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_726/CO[1]
                         net (fo=35, routed)          1.064    51.933    Core_cpu/U_ID_EX/EX_ext_reg[31]_13[0]
    SLICE_X30Y26         LUT5 (Prop_lut5_I1_O)        0.329    52.262 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_768/O
                         net (fo=1, routed)           0.000    52.262    Core_cpu/ALU_0/EX_rD1_reg[31]_9[0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.795 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    52.795    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_717_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.912 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712/CO[3]
                         net (fo=1, routed)           0.000    52.912    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_712_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707/CO[3]
                         net (fo=1, routed)           0.000    53.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_707_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.146 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    53.146    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_702_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.263 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    53.263    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_697_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.380 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    53.380    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_692_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.497 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    53.497    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_687_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.614 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.614    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_684_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.771 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_683/CO[1]
                         net (fo=35, routed)          1.017    54.788    Core_cpu/U_ID_EX/EX_ext_reg[31]_14[0]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.332    55.120 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_725/O
                         net (fo=1, routed)           0.000    55.120    Core_cpu/ALU_0/EX_rD1_reg[31]_10[0]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.670 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    55.670    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_674_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.784 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    55.784    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_669_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.898 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    55.898    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_664_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.012 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    56.012    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_659_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.126 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    56.126    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_654_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.240 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    56.240    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_649_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.354 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    56.354    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_644_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.468 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641/CO[3]
                         net (fo=1, routed)           0.000    56.468    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_641_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.625 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_640/CO[1]
                         net (fo=35, routed)          0.955    57.580    Core_cpu/U_ID_EX/EX_ext_reg[31]_15[0]
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.329    57.909 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_682/O
                         net (fo=1, routed)           0.000    57.909    Core_cpu/ALU_0/EX_rD1_reg[31]_11[0]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.459 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631/CO[3]
                         net (fo=1, routed)           0.000    58.459    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_631_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.573 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    58.573    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_626_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.687 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621/CO[3]
                         net (fo=1, routed)           0.000    58.687    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_621_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.801 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    58.801    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_616_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.915 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611/CO[3]
                         net (fo=1, routed)           0.000    58.915    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_611_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.029 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606/CO[3]
                         net (fo=1, routed)           0.000    59.029    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_606_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.143 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601/CO[3]
                         net (fo=1, routed)           0.000    59.143    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_601_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.257 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598/CO[3]
                         net (fo=1, routed)           0.000    59.257    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_598_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.414 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_597/CO[1]
                         net (fo=35, routed)          1.114    60.528    Core_cpu/U_ID_EX/EX_ext_reg[31]_16[0]
    SLICE_X27Y23         LUT5 (Prop_lut5_I1_O)        0.329    60.857 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_639/O
                         net (fo=1, routed)           0.000    60.857    Core_cpu/ALU_0/EX_rD1_reg[31]_12[0]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.407 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000    61.407    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_588_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.521 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.009    61.530    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_583_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.644 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    61.644    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_578_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.758 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    61.758    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_573_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    61.872    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_568_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.986 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    61.986    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_563_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.100 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    62.100    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_558_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.214 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    62.214    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_555_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.371 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_554/CO[1]
                         net (fo=35, routed)          0.989    63.360    Core_cpu/ALU_0/MEM_alu_c_reg[0]_15[0]
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.329    63.689 r  Core_cpu/ALU_0/MEM_alu_c[0]_i_592/O
                         net (fo=1, routed)           0.000    63.689    Core_cpu/ALU_0/MEM_alu_c[0]_i_592_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.221 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    64.221    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_540_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.335 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535/CO[3]
                         net (fo=1, routed)           0.000    64.335    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_535_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.449 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    64.449    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_530_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.563 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    64.563    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_525_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.677 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.677    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_520_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.791 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    64.791    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_515_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.905 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    64.905    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_512_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.062 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_511/CO[1]
                         net (fo=35, routed)          1.015    66.077    Core_cpu/U_ID_EX/EX_ext_reg[31]_18[0]
    SLICE_X27Y32         LUT5 (Prop_lut5_I1_O)        0.329    66.406 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_553/O
                         net (fo=1, routed)           0.000    66.406    Core_cpu/ALU_0/EX_rD1_reg[31]_14[0]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.956 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    66.956    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_502_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.070 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.070    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_497_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.184 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    67.184    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_492_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.298 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487/CO[3]
                         net (fo=1, routed)           0.000    67.298    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_487_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.412 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482/CO[3]
                         net (fo=1, routed)           0.000    67.412    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_482_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.526 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477/CO[3]
                         net (fo=1, routed)           0.000    67.526    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_477_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.640 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472/CO[3]
                         net (fo=1, routed)           0.000    67.640    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_472_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.754 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469/CO[3]
                         net (fo=1, routed)           0.000    67.754    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_469_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.911 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_468/CO[1]
                         net (fo=35, routed)          0.995    68.906    Core_cpu/U_ID_EX/EX_ext_reg[31]_19[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.329    69.235 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_510/O
                         net (fo=1, routed)           0.000    69.235    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_0[0]
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.785 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.785    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_459_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.899 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454/CO[3]
                         net (fo=1, routed)           0.000    69.899    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_454_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449/CO[3]
                         net (fo=1, routed)           0.000    70.013    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_449_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444/CO[3]
                         net (fo=1, routed)           0.000    70.127    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_444_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    70.241    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_439_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    70.355    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_434_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    70.469    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_429_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426/CO[3]
                         net (fo=1, routed)           0.000    70.583    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_426_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.740 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_425/CO[1]
                         net (fo=35, routed)          1.030    71.770    Core_cpu/U_ID_EX/EX_ext_reg[31]_20[0]
    SLICE_X24Y41         LUT5 (Prop_lut5_I1_O)        0.329    72.099 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_467/O
                         net (fo=1, routed)           0.000    72.099    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_1[0]
    SLICE_X24Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.649 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416/CO[3]
                         net (fo=1, routed)           0.000    72.649    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_416_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.763 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    72.763    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_411_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.877 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    72.877    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_406_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.991 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    72.991    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_401_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.105 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    73.105    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_396_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.219 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    73.219    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_391_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.333 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    73.333    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_386_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.447 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    73.447    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_383_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.604 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_382/CO[1]
                         net (fo=35, routed)          1.056    74.660    Core_cpu/U_ID_EX/EX_ext_reg[31]_21[0]
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.329    74.989 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_424/O
                         net (fo=1, routed)           0.000    74.989    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_2[0]
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.539 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.539    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_364_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.653 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    75.653    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_359_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.767 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    75.767    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_354_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.881 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    75.881    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_349_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.995 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    75.995    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_344_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.109 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    76.109    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_339_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.223 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    76.223    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_334_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.337 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    76.337    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_331_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.494 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          1.054    77.548    Core_cpu/U_ID_EX/EX_ext_reg[31]_22[0]
    SLICE_X17Y40         LUT5 (Prop_lut5_I1_O)        0.329    77.877 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_372/O
                         net (fo=1, routed)           0.000    77.877    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_3[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.427 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    78.427    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_307_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.541 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    78.541    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_302_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.655 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    78.655    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_297_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.769 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292/CO[3]
                         net (fo=1, routed)           0.000    78.769    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_292_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.883 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    78.883    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_287_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.997 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    78.997    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_282_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.111 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    79.111    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_277_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.225 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    79.225    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_274_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.382 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_273/CO[1]
                         net (fo=35, routed)          1.038    80.420    Core_cpu/U_ID_EX/EX_ext_reg[31]_23[0]
    SLICE_X18Y40         LUT5 (Prop_lut5_I1_O)        0.329    80.749 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_315/O
                         net (fo=1, routed)           0.000    80.749    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_4[0]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.299 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    81.299    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_257_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.413 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    81.413    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_252_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.527 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    81.527    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_247_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.641 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    81.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_242_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.755 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000    81.755    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_237_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.869 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    81.869    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_232_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.983 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    81.983    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_227_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.097 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224/CO[3]
                         net (fo=1, routed)           0.000    82.097    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_224_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.254 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_223/CO[1]
                         net (fo=35, routed)          1.104    83.358    Core_cpu/U_ID_EX/EX_ext_reg[31]_24[0]
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.329    83.687 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_261/O
                         net (fo=1, routed)           0.000    83.687    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_5[0]
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.237 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    84.237    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_208_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.351 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98/CO[3]
                         net (fo=1, routed)           0.000    84.351    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_98_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.465 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    84.465    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_203_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.579 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    84.579    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_198_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.693 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    84.693    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_193_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.807 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    84.807    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_188_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.921 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    84.921    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_183_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.035 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    85.035    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_180_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.192 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_179/CO[1]
                         net (fo=35, routed)          0.845    86.037    Core_cpu/U_ID_EX/EX_ext_reg[31]_25[0]
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    86.367 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_212/O
                         net (fo=1, routed)           0.000    86.367    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_6[0]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.917 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164/CO[3]
                         net (fo=1, routed)           0.000    86.917    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_164_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    87.031    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_121_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88/CO[3]
                         net (fo=1, routed)           0.000    87.145    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_88_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.258 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.001    87.259    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_159_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.373 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    87.373    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_154_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.487 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    87.487    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_149_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.601 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    87.601    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_144_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    87.715    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_141_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.872 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_140/CO[1]
                         net (fo=35, routed)          1.022    88.894    Core_cpu/U_ID_EX/EX_ext_reg[31]_26[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I1_O)        0.329    89.223 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_168/O
                         net (fo=1, routed)           0.000    89.223    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_7[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.773 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.001    89.774    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_120_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    89.888    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_75_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106/CO[3]
                         net (fo=1, routed)           0.000    90.002    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_106_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78/CO[3]
                         net (fo=1, routed)           0.000    90.116    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_78_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.230 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    90.230    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_115_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.344 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    90.344    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_110_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.458 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    90.458    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_105_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.572 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    90.572    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_102_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.729 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.911    91.641    Core_cpu/ALU_0/MEM_alu_c_reg[0]_25[0]
    SLICE_X34Y53         LUT3 (Prop_lut3_I0_O)        0.329    91.970 r  Core_cpu/ALU_0/MEM_alu_c[18]_i_83/O
                         net (fo=1, routed)           0.000    91.970    Core_cpu/ALU_0/MEM_alu_c[18]_i_83_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.503 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    92.503    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_73_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.620 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    92.620    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_70_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.737 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91/CO[3]
                         net (fo=1, routed)           0.000    92.737    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_91_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.854 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.854    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_68_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.971 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    92.971    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_80_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.088 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    93.088    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_75_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.205 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    93.205    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_72_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.362 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_71/CO[1]
                         net (fo=35, routed)          1.002    94.363    Core_cpu/U_ID_EX/EX_ext_reg[31]_28[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I1_O)        0.332    94.695 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_89/O
                         net (fo=1, routed)           0.000    94.695    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_9[0]
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.245 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    95.245    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_56_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.359 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    95.359    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_65_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.473 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59/CO[3]
                         net (fo=1, routed)           0.000    95.473    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_59_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.587 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61/CO[3]
                         net (fo=1, routed)           0.000    95.587    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_61_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.701 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    95.701    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_75_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.815 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    95.815    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_54_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.929 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    95.929    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_51_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.043 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    96.043    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_48_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.200 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_47/CO[1]
                         net (fo=35, routed)          1.023    97.224    Core_cpu/U_ID_EX/EX_ext_reg[31]_29[0]
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.329    97.553 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_60/O
                         net (fo=1, routed)           0.000    97.553    Core_cpu/ALU_0/EX_rD1_reg[31]_rep_10[0]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.103 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_35_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53/CO[3]
                         net (fo=1, routed)           0.000    98.217    Core_cpu/ALU_0/MEM_alu_c_reg[10]_i_53_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    98.331    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_52_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.445    Core_cpu/ALU_0/MEM_alu_c_reg[18]_i_42_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    98.559    Core_cpu/ALU_0/MEM_alu_c_reg[23]_i_49_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.673 r  Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000    98.673    Core_cpu/ALU_0/MEM_alu_c_reg[27]_i_59_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.787 r  Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.787    Core_cpu/ALU_0/MEM_alu_c_reg[30]_i_37_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.901 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.901    Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_32_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.058 r  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_31/CO[1]
                         net (fo=35, routed)          0.907    99.965    Core_cpu/U_ID_EX/EX_ext_reg[31]_33[0]
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.329   100.294 r  Core_cpu/U_ID_EX/MEM_alu_c[0]_i_39/O
                         net (fo=1, routed)           0.000   100.294    Core_cpu/ALU_0/EX_ext_reg[0]_0[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   100.874 f  Core_cpu/ALU_0/MEM_alu_c_reg[0]_i_24/O[2]
                         net (fo=3, routed)           0.619   101.493    Core_cpu/U_ID_EX/O[1]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.302   101.795 r  Core_cpu/U_ID_EX/MEM_alu_c[2]_i_21/O
                         net (fo=5, routed)           0.429   102.223    Core_cpu/U_ID_EX/MEM_alu_c_reg[2]_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124   102.347 r  Core_cpu/U_ID_EX/MEM_alu_c[4]_i_23/O
                         net (fo=7, routed)           1.017   103.364    Core_cpu/U_ID_EX/MEM_alu_c_reg[4]_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124   103.488 r  Core_cpu/U_ID_EX/MEM_alu_c[17]_i_30/O
                         net (fo=10, routed)          0.698   104.185    Core_cpu/ALU_0/EX_rD2_reg[5]_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.124   104.309 r  Core_cpu/ALU_0/MEM_alu_c[13]_i_23/O
                         net (fo=6, routed)           0.589   104.899    Core_cpu/ALU_0/MEM_alu_c[13]_i_23_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I2_O)        0.124   105.023 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_40/O
                         net (fo=5, routed)           0.799   105.822    Core_cpu/ALU_0/MEM_alu_c[15]_i_40_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.124   105.946 r  Core_cpu/ALU_0/MEM_alu_c[15]_i_44/O
                         net (fo=1, routed)           0.000   105.946    Core_cpu/ALU_0/MEM_alu_c[15]_i_44_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.496 r  Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   106.496    Core_cpu/ALU_0/MEM_alu_c_reg[15]_i_31_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.610 r  Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000   106.610    Core_cpu/ALU_0/MEM_alu_c_reg[19]_i_35_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.724 r  Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000   106.724    Core_cpu/ALU_0/MEM_alu_c_reg[24]_i_16_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.838 r  Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17/CO[3]
                         net (fo=1, routed)           0.000   106.838    Core_cpu/ALU_0/MEM_alu_c_reg[28]_i_17_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.077 r  Core_cpu/ALU_0/MEM_alu_c_reg[31]_i_43/O[2]
                         net (fo=2, routed)           1.149   108.226    Core_cpu/U_ID_EX/EX_ext_reg[31]_31[2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.302   108.528 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21/O
                         net (fo=1, routed)           0.838   109.366    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_21_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.124   109.490 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8/O
                         net (fo=1, routed)           0.307   109.797    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_8_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124   109.921 r  Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3/O
                         net (fo=1, routed)           0.000   109.921    Core_cpu/U_ID_EX/MEM_alu_c[31]_i_3_n_0
    SLICE_X48Y31         MUXF7 (Prop_muxf7_I1_O)      0.245   110.166 r  Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_i_1/O
                         net (fo=3, routed)           0.619   110.785    Core_cpu/U_ID_EX/MEM_alu_c_reg[31]_1[31]
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.298   111.083 r  Core_cpu/U_ID_EX/btb_target[0][31]_i_2/O
                         net (fo=65, routed)          1.467   112.550    Core_cpu/U_ID_EX/btb_target_reg[63][31][31]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.124   112.674 r  Core_cpu/U_ID_EX/EX_npc_op[2]_i_8/O
                         net (fo=1, routed)           0.000   112.674    Core_cpu/U_ID_EX/EX_npc_op[2]_i_8_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314   112.989 r  Core_cpu/U_ID_EX/EX_npc_op_reg[2]_i_6/CO[2]
                         net (fo=3, routed)           0.612   113.600    Core_cpu/U_ID_EX/mispredict_target1
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.313   113.913 r  Core_cpu/U_ID_EX/ID_inst[31]_i_3/O
                         net (fo=100, routed)         0.932   114.846    Core_cpu/U_ID_EX/control_hazard
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124   114.970 r  Core_cpu/U_ID_EX/pc[31]_i_1/O
                         net (fo=32, routed)          0.791   115.760    Core_cpu/PC_0/E[0]
    SLICE_X33Y29         FDCE                                         r  Core_cpu/PC_0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.672    28.018    Core_cpu/PC_0/cpu_clk_BUFG
    SLICE_X33Y29         FDCE                                         r  Core_cpu/PC_0/pc_reg[3]/C
                         clock pessimism              0.633    28.651    
                         clock uncertainty           -0.103    28.549    
    SLICE_X33Y29         FDCE (Setup_fdce_C_CE)      -0.205    28.344    Core_cpu/PC_0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         28.344    
                         arrival time                        -115.761    
  -------------------------------------------------------------------
                         slack                                -87.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.340%)  route 0.324ns (69.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.628     2.738    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y11         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.141     2.879 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/Q
                         net (fo=270, routed)         0.324     3.203    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/D
    SLICE_X56Y15         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.897     3.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/WCLK
    SLICE_X56Y15         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.623     2.998    
    SLICE_X56Y15         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     3.142    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Digital_LED_0/led_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/led_en_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.053%)  route 0.286ns (66.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.571     2.681    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y103         FDPE                                         r  Digital_LED_0/led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDPE (Prop_fdpe_C_Q)         0.141     2.822 r  Digital_LED_0/led_en_reg[1]/Q
                         net (fo=10, routed)          0.286     3.107    Digital_LED_0/led_en[1]
    SLICE_X9Y93          FDPE                                         r  Digital_LED_0/led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.844     3.568    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y93          FDPE                                         r  Digital_LED_0/led_en_reg[2]/C
                         clock pessimism             -0.614     2.954    
    SLICE_X9Y93          FDPE (Hold_fdpe_C_D)         0.070     3.024    Digital_LED_0/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.340%)  route 0.324ns (69.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.628     2.738    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y11         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.141     2.879 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/Q
                         net (fo=270, routed)         0.324     3.203    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/D
    SLICE_X56Y15         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.897     3.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/WCLK
    SLICE_X56Y15         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.623     2.998    
    SLICE_X56Y15         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     3.103    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.340%)  route 0.324ns (69.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.628     2.738    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y11         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.141     2.879 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/Q
                         net (fo=270, routed)         0.324     3.203    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/D
    SLICE_X56Y15         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.897     3.621    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/WCLK
    SLICE_X56Y15         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.623     2.998    
    SLICE_X56Y15         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     3.099    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_alu_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.133%)  route 0.278ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.619     2.729    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X56Y21         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     2.893 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[1]/Q
                         net (fo=22, routed)          0.278     3.171    Core_cpu/U_MEM_WB/MEM_alu_c_reg[31][1]
    SLICE_X49Y19         FDCE                                         r  Core_cpu/U_MEM_WB/WB_alu_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.895     3.619    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X49Y19         FDCE                                         r  Core_cpu/U_MEM_WB/WB_alu_c_reg[1]/C
                         clock pessimism             -0.623     2.996    
    SLICE_X49Y19         FDCE (Hold_fdce_C_D)         0.070     3.066    Core_cpu/U_MEM_WB/WB_alu_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Button_0/debounced_buttons_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Button_0/rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.212%)  route 0.311ns (68.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.603     2.713    Button_0/cpu_clk_BUFG
    SLICE_X85Y100        FDCE                                         r  Button_0/debounced_buttons_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.141     2.854 r  Button_0/debounced_buttons_reg[1]/Q
                         net (fo=2, routed)           0.311     3.164    Button_0/p_6_in
    SLICE_X81Y98         FDCE                                         r  Button_0/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.873     3.597    Button_0/cpu_clk_BUFG
    SLICE_X81Y98         FDCE                                         r  Button_0/rdata_reg[1]/C
                         clock pessimism             -0.614     2.983    
    SLICE_X81Y98         FDCE (Hold_fdce_C_D)         0.070     3.053    Button_0/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CP0_0/cause_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.793%)  route 0.364ns (66.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.569     2.679    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X36Y52         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     2.820 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[17]/Q
                         net (fo=265, routed)         0.364     3.184    Core_cpu/U_EX_MEM/CMP_reg[31][17]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.045     3.229 r  Core_cpu/U_EX_MEM/cause_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     3.229    CP0_0/MEM_rD2_reg[31][17]
    SLICE_X25Y49         FDCE                                         r  CP0_0/cause_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.914     3.638    CP0_0/cpu_clk_BUFG
    SLICE_X25Y49         FDCE                                         r  CP0_0/cause_reg_reg[17]/C
                         clock pessimism             -0.619     3.019    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.091     3.110    CP0_0/cause_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.475%)  route 0.460ns (76.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.564     2.674    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X48Y53         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.141     2.815 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/Q
                         net (fo=264, routed)         0.460     3.274    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_29_29/D
    SLICE_X56Y41         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.902     3.626    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_29_29/WCLK
    SLICE_X56Y41         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.619     3.007    
    SLICE_X56Y41         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     3.151    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Button_0/state_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Button_0/timer_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.227ns (46.345%)  route 0.263ns (53.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.603     2.713    Button_0/cpu_clk_BUFG
    SLICE_X85Y100        FDCE                                         r  Button_0/state_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDCE (Prop_fdce_C_Q)         0.128     2.841 r  Button_0/state_reg[1][0]/Q
                         net (fo=22, routed)          0.263     3.103    Button_0/state_reg_n_0_[1][0]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.099     3.202 r  Button_0/timer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     3.202    Button_0/timer[1][0]_i_1_n_0
    SLICE_X83Y99         FDCE                                         r  Button_0/timer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.877     3.601    Button_0/cpu_clk_BUFG
    SLICE_X83Y99         FDCE                                         r  Button_0/timer_reg[1][0]/C
                         clock pessimism             -0.614     2.987    
    SLICE_X83Y99         FDCE (Hold_fdce_C_D)         0.092     3.079    Button_0/timer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.790%)  route 0.154ns (52.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.573     2.683    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X15Y55         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDCE (Prop_fdce_C_Q)         0.141     2.824 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[27]/Q
                         net (fo=264, routed)         0.154     2.978    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_27_27/D
    SLICE_X14Y54         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.844     3.568    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_27_27/WCLK
    SLICE_X14Y54         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.869     2.699    
    SLICE_X14Y54         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.843    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y66    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_30_30/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y21    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y21    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y21    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y21    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y76    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y68    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_31_31/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y46    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y46    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y46    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y46    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y49    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y49    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_5_5/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       15.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.003ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.580ns (12.852%)  route 3.933ns (87.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.959    13.036    PWM_0/AR[0]
    SLICE_X0Y56          FDPE                                         f  PWM_0/max_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X0Y56          FDPE                                         r  PWM_0/max_reg_reg[2]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X0Y56          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/max_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                 15.003    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.864%)  route 3.929ns (87.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.955    13.032    PWM_0/AR[0]
    SLICE_X1Y56          FDPE                                         f  PWM_0/cmp_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X1Y56          FDPE                                         r  PWM_0/cmp_reg_reg[0]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X1Y56          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/cmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.864%)  route 3.929ns (87.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.955    13.032    PWM_0/AR[0]
    SLICE_X1Y56          FDPE                                         f  PWM_0/cmp_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X1Y56          FDPE                                         r  PWM_0/cmp_reg_reg[2]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X1Y56          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/cmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.864%)  route 3.929ns (87.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.955    13.032    PWM_0/AR[0]
    SLICE_X1Y56          FDPE                                         f  PWM_0/cmp_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X1Y56          FDPE                                         r  PWM_0/cmp_reg_reg[3]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X1Y56          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/cmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.864%)  route 3.929ns (87.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.955    13.032    PWM_0/AR[0]
    SLICE_X1Y56          FDPE                                         f  PWM_0/cmp_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X1Y56          FDPE                                         r  PWM_0/cmp_reg_reg[4]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X1Y56          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/cmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.103ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.580ns (13.281%)  route 3.787ns (86.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.813    12.890    PWM_0/AR[0]
    SLICE_X0Y55          FDCE                                         f  PWM_0/ctrl_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X0Y55          FDCE                                         r  PWM_0/ctrl_reg_reg[2]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    27.994    PWM_0/ctrl_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.994    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 15.103    

Slack (MET) :             15.103ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.580ns (13.281%)  route 3.787ns (86.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.813    12.890    PWM_0/AR[0]
    SLICE_X0Y55          FDCE                                         f  PWM_0/ctrl_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X0Y55          FDCE                                         r  PWM_0/ctrl_reg_reg[7]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    27.994    PWM_0/ctrl_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.994    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 15.103    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[14]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.580ns (13.274%)  route 3.790ns (86.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.815    12.893    PWM_0/AR[0]
    SLICE_X3Y55          FDPE                                         f  PWM_0/max_reg_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X3Y55          FDPE                                         r  PWM_0/max_reg_reg[14]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X3Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/max_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.580ns (13.274%)  route 3.790ns (86.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.815    12.893    PWM_0/AR[0]
    SLICE_X3Y55          FDPE                                         f  PWM_0/max_reg_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X3Y55          FDPE                                         r  PWM_0/max_reg_reg[15]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X3Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/max_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.580ns (13.274%)  route 3.790ns (86.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.949ns = ( 27.949 - 20.000 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.632     8.523    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.456     8.979 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           1.974    10.953    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.124    11.077 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.815    12.893    PWM_0/AR[0]
    SLICE_X3Y55          FDPE                                         f  PWM_0/max_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       1.602    27.949    PWM_0/cpu_clk_BUFG
    SLICE_X3Y55          FDPE                                         r  PWM_0/max_reg_reg[5]/C
                         clock pessimism              0.553    28.501    
                         clock uncertainty           -0.103    28.399    
    SLICE_X3Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    28.040    PWM_0/max_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.040    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                 15.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.541%)  route 0.386ns (67.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.571     2.681    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     2.822 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.167     2.989    Digital_LED_0/data[2]
    SLICE_X11Y89         LUT2 (Prop_lut2_I1_O)        0.045     3.034 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.218     3.252    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X9Y90          FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.843     3.567    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y90          FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism             -0.869     2.698    
    SLICE_X9Y90          FDCE (Remov_fdce_C_CLR)     -0.092     2.606    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.080%)  route 0.454ns (70.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.571     2.681    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     2.822 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.162     2.984    Digital_LED_0/data[2]
    SLICE_X9Y88          LUT2 (Prop_lut2_I1_O)        0.045     3.029 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.291     3.320    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X9Y89          FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.842     3.566    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y89          FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism             -0.869     2.697    
    SLICE_X9Y89          FDPE (Remov_fdpe_C_PRE)     -0.095     2.602    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.226ns (22.899%)  route 0.761ns (77.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.571     2.681    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.128     2.809 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.396     3.204    Digital_LED_0/data[3]
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.098     3.302 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.365     3.667    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X6Y107         FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.868     3.593    Digital_LED_0/cpu_clk_BUFG
    SLICE_X6Y107         FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism             -0.614     2.978    
    SLICE_X6Y107         FDPE (Remov_fdpe_C_PRE)     -0.071     2.907    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.687%)  route 0.538ns (74.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.571     2.681    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     2.822 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.280     3.101    Digital_LED_0/data[1]
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.045     3.146 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.258     3.405    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X11Y92         FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.843     3.567    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y92         FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism             -0.848     2.719    
    SLICE_X11Y92         FDCE (Remov_fdce_C_CLR)     -0.092     2.627    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.226ns (22.894%)  route 0.761ns (77.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.571     2.681    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.128     2.809 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.472     3.280    Digital_LED_0/data[3]
    SLICE_X9Y103         LUT2 (Prop_lut2_I1_O)        0.098     3.378 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.289     3.668    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X5Y107         FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.868     3.593    Digital_LED_0/cpu_clk_BUFG
    SLICE_X5Y107         FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism             -0.614     2.978    
    SLICE_X5Y107         FDCE (Remov_fdce_C_CLR)     -0.092     2.886    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.186ns (25.630%)  route 0.540ns (74.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.570     2.680    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y87         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     2.821 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.412     3.232    Digital_LED_0/data[0]
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.045     3.277 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.128     3.405    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X11Y91         FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.843     3.567    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y91         FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.869     2.698    
    SLICE_X11Y91         FDCE (Remov_fdce_C_CLR)     -0.092     2.606    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.580%)  route 0.571ns (75.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.570     2.680    Digital_LED_0/cpu_clk_BUFG
    SLICE_X11Y87         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141     2.821 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.296     3.116    Digital_LED_0/data[0]
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.045     3.161 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.436    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X9Y91          FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.843     3.567    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y91          FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism             -0.848     2.719    
    SLICE_X9Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     2.624    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           3.436    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.098%)  route 0.555ns (74.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.571     2.681    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y88          FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     2.822 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.423     3.245    Digital_LED_0/data[1]
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.045     3.290 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.132     3.422    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X9Y92          FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.843     3.567    Digital_LED_0/cpu_clk_BUFG
    SLICE_X9Y92          FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.869     2.698    
    SLICE_X9Y92          FDPE (Remov_fdpe_C_PRE)     -0.095     2.603    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.186ns (13.688%)  route 1.173ns (86.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.567     2.677    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.141     2.818 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.853     3.671    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.045     3.716 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.320     4.035    PWM_0/AR[0]
    SLICE_X4Y52          FDCE                                         f  PWM_0/ctrl_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.873     3.597    PWM_0/cpu_clk_BUFG
    SLICE_X4Y52          FDCE                                         r  PWM_0/ctrl_reg_reg[12]/C
                         clock pessimism             -0.619     2.978    
    SLICE_X4Y52          FDCE (Remov_fdce_C_CLR)     -0.092     2.886    PWM_0/ctrl_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.186ns (12.454%)  route 1.307ns (87.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.567     2.677    WDT_0/cpu_clk
    SLICE_X64Y52         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.141     2.818 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.853     3.671    WDT_0/wdt_reset_out
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.045     3.716 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.454     4.170    PWM_0/AR[0]
    SLICE_X4Y53          FDPE                                         f  PWM_0/max_reg_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=14459, routed)       0.872     3.596    PWM_0/cpu_clk_BUFG
    SLICE_X4Y53          FDPE                                         r  PWM_0/max_reg_reg[12]/C
                         clock pessimism             -0.619     2.977    
    SLICE_X4Y53          FDPE (Remov_fdpe_C_PRE)     -0.095     2.882    PWM_0/max_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  1.288    





