<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HF-MAX22200 Driver: inc/max22200_registers.hpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">HF-MAX22200 Driver<span id="projectnumber">&#160;0.1.0-dev</span>
   </div>
   <div id="projectbrief">HF-MAX22200 C++ Driver</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('max22200__registers_8hpp.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">max22200_registers.hpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Register definitions and constants for MAX22200 IC.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;cstdint&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for max22200_registers.hpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="max22200__registers_8hpp__incl.svg" width="218" height="110"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="max22200__registers_8hpp__dep__incl.svg" width="272" height="286"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="max22200__registers_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacemax22200" id="r_namespacemax22200"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html">max22200</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1Registers" id="r_namespacemax22200_1_1Registers"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html">max22200::Registers</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1Registers"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register addresses for <a class="el" href="classmax22200_1_1MAX22200.html">MAX22200</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1GlobalConfigBits" id="r_namespacemax22200_1_1GlobalConfigBits"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html">max22200::GlobalConfigBits</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1GlobalConfigBits"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit field definitions for Global Configuration Register (0x00) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1ChannelEnable" id="r_namespacemax22200_1_1ChannelEnable"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html">max22200::ChannelEnable</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1ChannelEnable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit field definitions for Channel Enable Register (0x01) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1FaultStatusBits" id="r_namespacemax22200_1_1FaultStatusBits"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html">max22200::FaultStatusBits</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1FaultStatusBits"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit field definitions for Fault Status Register (0x02) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1ChannelConfigBits" id="r_namespacemax22200_1_1ChannelConfigBits"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html">max22200::ChannelConfigBits</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1ChannelConfigBits"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit field definitions for Channel Configuration Register (0x10-0x17) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1CurrentRange" id="r_namespacemax22200_1_1CurrentRange"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CurrentRange.html">max22200::CurrentRange</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1CurrentRange"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current range definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacemax22200_1_1TimingRange" id="r_namespacemax22200_1_1TimingRange"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1TimingRange.html">max22200::TimingRange</a></td></tr>
<tr class="memdesc:namespacemax22200_1_1TimingRange"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing range definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a280cb12620b245b3a84173337eacc140" id="r_a280cb12620b245b3a84173337eacc140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#a280cb12620b245b3a84173337eacc140">max22200::getChannelConfigReg</a> (<a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a> <a class="el" href="classmax22200_1_1MAX22200.html">channel</a>)</td></tr>
<tr class="memdesc:a280cb12620b245b3a84173337eacc140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to get channel configuration register address.  <br /></td></tr>
<tr class="separator:a280cb12620b245b3a84173337eacc140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4487270b72212b6fc20a41f9ce6c78" id="r_a8e4487270b72212b6fc20a41f9ce6c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#a8e4487270b72212b6fc20a41f9ce6c78">max22200::getChannelCurrentReg</a> (<a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a> <a class="el" href="classmax22200_1_1MAX22200.html">channel</a>)</td></tr>
<tr class="memdesc:a8e4487270b72212b6fc20a41f9ce6c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to get channel current register address.  <br /></td></tr>
<tr class="separator:a8e4487270b72212b6fc20a41f9ce6c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1931d74c1b37646832b623a51b883dcb" id="r_a1931d74c1b37646832b623a51b883dcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#a1931d74c1b37646832b623a51b883dcb">max22200::getChannelTimingReg</a> (<a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a> <a class="el" href="classmax22200_1_1MAX22200.html">channel</a>)</td></tr>
<tr class="memdesc:a1931d74c1b37646832b623a51b883dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to get channel timing register address.  <br /></td></tr>
<tr class="separator:a1931d74c1b37646832b623a51b883dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ade1e463aec90832776b7b35c6200c3a7" id="r_ade1e463aec90832776b7b35c6200c3a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#ade1e463aec90832776b7b35c6200c3a7">max22200::NUM_CHANNELS_</a> = 8</td></tr>
<tr class="memdesc:ade1e463aec90832776b7b35c6200c3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels on the <a class="el" href="classmax22200_1_1MAX22200.html">MAX22200</a>.  <br /></td></tr>
<tr class="separator:ade1e463aec90832776b7b35c6200c3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa433a968c342b863d10b8af9fe7786cc" id="r_aa433a968c342b863d10b8af9fe7786cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#aa433a968c342b863d10b8af9fe7786cc">max22200::MAX_SPI_FREQ_STANDALONE_</a> = 10000000</td></tr>
<tr class="memdesc:aa433a968c342b863d10b8af9fe7786cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI clock frequency without daisy chaining (Hz)  <br /></td></tr>
<tr class="separator:aa433a968c342b863d10b8af9fe7786cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10792d535c2b89f6c57ecc8cc5a97b71" id="r_a10792d535c2b89f6c57ecc8cc5a97b71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200.html#a10792d535c2b89f6c57ecc8cc5a97b71">max22200::MAX_SPI_FREQ_DAISY_CHAIN_</a> = 5000000</td></tr>
<tr class="memdesc:a10792d535c2b89f6c57ecc8cc5a97b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SPI clock frequency with daisy chaining (Hz)  <br /></td></tr>
<tr class="separator:a10792d535c2b89f6c57ecc8cc5a97b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1ca9b3c1baba87139f9a804e096386" id="r_a4f1ca9b3c1baba87139f9a804e096386"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a4f1ca9b3c1baba87139f9a804e096386">max22200::Registers::GLOBAL_CONFIG</a> = 0x00</td></tr>
<tr class="memdesc:a4f1ca9b3c1baba87139f9a804e096386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register.  <br /></td></tr>
<tr class="separator:a4f1ca9b3c1baba87139f9a804e096386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87abc962c94e1072dff963aeeacb5646" id="r_a87abc962c94e1072dff963aeeacb5646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a87abc962c94e1072dff963aeeacb5646">max22200::Registers::CHANNEL_ENABLE</a> = 0x01</td></tr>
<tr class="memdesc:a87abc962c94e1072dff963aeeacb5646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable register.  <br /></td></tr>
<tr class="separator:a87abc962c94e1072dff963aeeacb5646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb82f50868a1427969454af1877eadd2" id="r_aeb82f50868a1427969454af1877eadd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#aeb82f50868a1427969454af1877eadd2">max22200::Registers::FAULT_STATUS</a> = 0x02</td></tr>
<tr class="memdesc:aeb82f50868a1427969454af1877eadd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fault status register.  <br /></td></tr>
<tr class="separator:aeb82f50868a1427969454af1877eadd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fc2c3ccdf456ffe13eb0a41e9d1d5d" id="r_ac6fc2c3ccdf456ffe13eb0a41e9d1d5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#ac6fc2c3ccdf456ffe13eb0a41e9d1d5d">max22200::Registers::FAULT_MASK</a> = 0x03</td></tr>
<tr class="memdesc:ac6fc2c3ccdf456ffe13eb0a41e9d1d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fault mask register.  <br /></td></tr>
<tr class="separator:ac6fc2c3ccdf456ffe13eb0a41e9d1d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fd4bd3a5ec14f94d8d04e4a7b6f01d" id="r_af9fd4bd3a5ec14f94d8d04e4a7b6f01d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#af9fd4bd3a5ec14f94d8d04e4a7b6f01d">max22200::Registers::DIAGNOSTIC</a> = 0x04</td></tr>
<tr class="memdesc:af9fd4bd3a5ec14f94d8d04e4a7b6f01d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Diagnostic register.  <br /></td></tr>
<tr class="separator:af9fd4bd3a5ec14f94d8d04e4a7b6f01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2348bd8d5e9e63e7705f3fae99f4483e" id="r_a2348bd8d5e9e63e7705f3fae99f4483e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a2348bd8d5e9e63e7705f3fae99f4483e">max22200::Registers::CH0_CONFIG</a> = 0x10</td></tr>
<tr class="memdesc:a2348bd8d5e9e63e7705f3fae99f4483e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 configuration.  <br /></td></tr>
<tr class="separator:a2348bd8d5e9e63e7705f3fae99f4483e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4531572ede92261ef78ad8861cd62842" id="r_a4531572ede92261ef78ad8861cd62842"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a4531572ede92261ef78ad8861cd62842">max22200::Registers::CH1_CONFIG</a> = 0x11</td></tr>
<tr class="memdesc:a4531572ede92261ef78ad8861cd62842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 configuration.  <br /></td></tr>
<tr class="separator:a4531572ede92261ef78ad8861cd62842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6824143a7a452afdd77264e789de594f" id="r_a6824143a7a452afdd77264e789de594f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a6824143a7a452afdd77264e789de594f">max22200::Registers::CH2_CONFIG</a> = 0x12</td></tr>
<tr class="memdesc:a6824143a7a452afdd77264e789de594f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 configuration.  <br /></td></tr>
<tr class="separator:a6824143a7a452afdd77264e789de594f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93a97eb514a8d4561ec88fd7a0a635e" id="r_af93a97eb514a8d4561ec88fd7a0a635e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#af93a97eb514a8d4561ec88fd7a0a635e">max22200::Registers::CH3_CONFIG</a> = 0x13</td></tr>
<tr class="memdesc:af93a97eb514a8d4561ec88fd7a0a635e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 configuration.  <br /></td></tr>
<tr class="separator:af93a97eb514a8d4561ec88fd7a0a635e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8603b567e019d000ef7465792ce361f" id="r_aa8603b567e019d000ef7465792ce361f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#aa8603b567e019d000ef7465792ce361f">max22200::Registers::CH4_CONFIG</a> = 0x14</td></tr>
<tr class="memdesc:aa8603b567e019d000ef7465792ce361f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 configuration.  <br /></td></tr>
<tr class="separator:aa8603b567e019d000ef7465792ce361f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae903013308e884f348a3252cb684857" id="r_aae903013308e884f348a3252cb684857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#aae903013308e884f348a3252cb684857">max22200::Registers::CH5_CONFIG</a> = 0x15</td></tr>
<tr class="memdesc:aae903013308e884f348a3252cb684857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 configuration.  <br /></td></tr>
<tr class="separator:aae903013308e884f348a3252cb684857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb06f1688150e8b3f2578201e3726fd" id="r_a0bb06f1688150e8b3f2578201e3726fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a0bb06f1688150e8b3f2578201e3726fd">max22200::Registers::CH6_CONFIG</a> = 0x16</td></tr>
<tr class="memdesc:a0bb06f1688150e8b3f2578201e3726fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 configuration.  <br /></td></tr>
<tr class="separator:a0bb06f1688150e8b3f2578201e3726fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc01bd7d1d8137a910001bc53713e70c" id="r_abc01bd7d1d8137a910001bc53713e70c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#abc01bd7d1d8137a910001bc53713e70c">max22200::Registers::CH7_CONFIG</a> = 0x17</td></tr>
<tr class="memdesc:abc01bd7d1d8137a910001bc53713e70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 configuration.  <br /></td></tr>
<tr class="separator:abc01bd7d1d8137a910001bc53713e70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6226aa86df78473366c6e6a146753b3a" id="r_a6226aa86df78473366c6e6a146753b3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a6226aa86df78473366c6e6a146753b3a">max22200::Registers::CH0_CURRENT</a> = 0x20</td></tr>
<tr class="memdesc:a6226aa86df78473366c6e6a146753b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 current control.  <br /></td></tr>
<tr class="separator:a6226aa86df78473366c6e6a146753b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f39e2e8fe356d6d26c84aa43322e7a7" id="r_a9f39e2e8fe356d6d26c84aa43322e7a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a9f39e2e8fe356d6d26c84aa43322e7a7">max22200::Registers::CH1_CURRENT</a> = 0x21</td></tr>
<tr class="memdesc:a9f39e2e8fe356d6d26c84aa43322e7a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 current control.  <br /></td></tr>
<tr class="separator:a9f39e2e8fe356d6d26c84aa43322e7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fc1479f7cfe36bb5d7d7a8f8ac074b" id="r_a94fc1479f7cfe36bb5d7d7a8f8ac074b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a94fc1479f7cfe36bb5d7d7a8f8ac074b">max22200::Registers::CH2_CURRENT</a> = 0x22</td></tr>
<tr class="memdesc:a94fc1479f7cfe36bb5d7d7a8f8ac074b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 current control.  <br /></td></tr>
<tr class="separator:a94fc1479f7cfe36bb5d7d7a8f8ac074b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8dc57fd7af272d5eb21c2960bea4f22" id="r_ae8dc57fd7af272d5eb21c2960bea4f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#ae8dc57fd7af272d5eb21c2960bea4f22">max22200::Registers::CH3_CURRENT</a> = 0x23</td></tr>
<tr class="memdesc:ae8dc57fd7af272d5eb21c2960bea4f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 current control.  <br /></td></tr>
<tr class="separator:ae8dc57fd7af272d5eb21c2960bea4f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5131bbfec3fe1b0da69936f6df7a0169" id="r_a5131bbfec3fe1b0da69936f6df7a0169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a5131bbfec3fe1b0da69936f6df7a0169">max22200::Registers::CH4_CURRENT</a> = 0x24</td></tr>
<tr class="memdesc:a5131bbfec3fe1b0da69936f6df7a0169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 current control.  <br /></td></tr>
<tr class="separator:a5131bbfec3fe1b0da69936f6df7a0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c139d641ffb655bc84e60504ea4ff1" id="r_a52c139d641ffb655bc84e60504ea4ff1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a52c139d641ffb655bc84e60504ea4ff1">max22200::Registers::CH5_CURRENT</a> = 0x25</td></tr>
<tr class="memdesc:a52c139d641ffb655bc84e60504ea4ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 current control.  <br /></td></tr>
<tr class="separator:a52c139d641ffb655bc84e60504ea4ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9ff2455a4f9f1a716b72fff2758f4c" id="r_aef9ff2455a4f9f1a716b72fff2758f4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#aef9ff2455a4f9f1a716b72fff2758f4c">max22200::Registers::CH6_CURRENT</a> = 0x26</td></tr>
<tr class="memdesc:aef9ff2455a4f9f1a716b72fff2758f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 current control.  <br /></td></tr>
<tr class="separator:aef9ff2455a4f9f1a716b72fff2758f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843fa0d9e048c80525a17e5b957cfc00" id="r_a843fa0d9e048c80525a17e5b957cfc00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a843fa0d9e048c80525a17e5b957cfc00">max22200::Registers::CH7_CURRENT</a> = 0x27</td></tr>
<tr class="memdesc:a843fa0d9e048c80525a17e5b957cfc00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 current control.  <br /></td></tr>
<tr class="separator:a843fa0d9e048c80525a17e5b957cfc00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28eeff77c56a907a3beeae7f6f841191" id="r_a28eeff77c56a907a3beeae7f6f841191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a28eeff77c56a907a3beeae7f6f841191">max22200::Registers::CH0_TIMING</a> = 0x30</td></tr>
<tr class="memdesc:a28eeff77c56a907a3beeae7f6f841191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 timing control.  <br /></td></tr>
<tr class="separator:a28eeff77c56a907a3beeae7f6f841191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab528b9255f4dc42cd2980e4b4661efbb" id="r_ab528b9255f4dc42cd2980e4b4661efbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#ab528b9255f4dc42cd2980e4b4661efbb">max22200::Registers::CH1_TIMING</a> = 0x31</td></tr>
<tr class="memdesc:ab528b9255f4dc42cd2980e4b4661efbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 timing control.  <br /></td></tr>
<tr class="separator:ab528b9255f4dc42cd2980e4b4661efbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5953bbcfc6ad538215397403316c7c9" id="r_ae5953bbcfc6ad538215397403316c7c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#ae5953bbcfc6ad538215397403316c7c9">max22200::Registers::CH2_TIMING</a> = 0x32</td></tr>
<tr class="memdesc:ae5953bbcfc6ad538215397403316c7c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 timing control.  <br /></td></tr>
<tr class="separator:ae5953bbcfc6ad538215397403316c7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b94d2f526ccc4d144c73669fab447f" id="r_a27b94d2f526ccc4d144c73669fab447f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a27b94d2f526ccc4d144c73669fab447f">max22200::Registers::CH3_TIMING</a> = 0x33</td></tr>
<tr class="memdesc:a27b94d2f526ccc4d144c73669fab447f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 timing control.  <br /></td></tr>
<tr class="separator:a27b94d2f526ccc4d144c73669fab447f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ecfc560a33d10cf1927da21125dda88" id="r_a3ecfc560a33d10cf1927da21125dda88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a3ecfc560a33d10cf1927da21125dda88">max22200::Registers::CH4_TIMING</a> = 0x34</td></tr>
<tr class="memdesc:a3ecfc560a33d10cf1927da21125dda88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 timing control.  <br /></td></tr>
<tr class="separator:a3ecfc560a33d10cf1927da21125dda88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de67275b8882d2863adf685ca5b74a7" id="r_a1de67275b8882d2863adf685ca5b74a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a1de67275b8882d2863adf685ca5b74a7">max22200::Registers::CH5_TIMING</a> = 0x35</td></tr>
<tr class="memdesc:a1de67275b8882d2863adf685ca5b74a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 timing control.  <br /></td></tr>
<tr class="separator:a1de67275b8882d2863adf685ca5b74a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98061cf77c485784d0c6ebfd7ba83bbd" id="r_a98061cf77c485784d0c6ebfd7ba83bbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a98061cf77c485784d0c6ebfd7ba83bbd">max22200::Registers::CH6_TIMING</a> = 0x36</td></tr>
<tr class="memdesc:a98061cf77c485784d0c6ebfd7ba83bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 timing control.  <br /></td></tr>
<tr class="separator:a98061cf77c485784d0c6ebfd7ba83bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448ef83d262f5496695bfac1d8da6ad2" id="r_a448ef83d262f5496695bfac1d8da6ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1Registers.html#a448ef83d262f5496695bfac1d8da6ad2">max22200::Registers::CH7_TIMING</a> = 0x37</td></tr>
<tr class="memdesc:a448ef83d262f5496695bfac1d8da6ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 timing control.  <br /></td></tr>
<tr class="separator:a448ef83d262f5496695bfac1d8da6ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40810af86b3612a897012876677f84ce" id="r_a40810af86b3612a897012876677f84ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#a40810af86b3612a897012876677f84ce">max22200::GlobalConfigBits::RESET_POS</a> = 0</td></tr>
<tr class="memdesc:a40810af86b3612a897012876677f84ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset bit position.  <br /></td></tr>
<tr class="separator:a40810af86b3612a897012876677f84ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add631239490374c29e046c26fa24d34f" id="r_add631239490374c29e046c26fa24d34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#add631239490374c29e046c26fa24d34f">max22200::GlobalConfigBits::RESET_MASK</a> = 0x01</td></tr>
<tr class="memdesc:add631239490374c29e046c26fa24d34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset bit mask.  <br /></td></tr>
<tr class="separator:add631239490374c29e046c26fa24d34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7a3c237bc3480b19c87b4621fbaa75" id="r_a9a7a3c237bc3480b19c87b4621fbaa75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#a9a7a3c237bc3480b19c87b4621fbaa75">max22200::GlobalConfigBits::SLEEP_POS</a> = 1</td></tr>
<tr class="memdesc:a9a7a3c237bc3480b19c87b4621fbaa75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep mode bit position.  <br /></td></tr>
<tr class="separator:a9a7a3c237bc3480b19c87b4621fbaa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee0a06f0dc1e7f458e58eb2304f6772" id="r_abee0a06f0dc1e7f458e58eb2304f6772"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#abee0a06f0dc1e7f458e58eb2304f6772">max22200::GlobalConfigBits::SLEEP_MASK</a> = 0x02</td></tr>
<tr class="memdesc:abee0a06f0dc1e7f458e58eb2304f6772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep mode bit mask.  <br /></td></tr>
<tr class="separator:abee0a06f0dc1e7f458e58eb2304f6772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd5f826e8a74240d8af5eeb3dc55efe" id="r_abbd5f826e8a74240d8af5eeb3dc55efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#abbd5f826e8a74240d8af5eeb3dc55efe">max22200::GlobalConfigBits::DIAG_EN_POS</a> = 2</td></tr>
<tr class="memdesc:abbd5f826e8a74240d8af5eeb3dc55efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Diagnostic enable bit position.  <br /></td></tr>
<tr class="separator:abbd5f826e8a74240d8af5eeb3dc55efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65ca9852cebdce801584c1fd94c18c4" id="r_aa65ca9852cebdce801584c1fd94c18c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#aa65ca9852cebdce801584c1fd94c18c4">max22200::GlobalConfigBits::DIAG_EN_MASK</a> = 0x04</td></tr>
<tr class="memdesc:aa65ca9852cebdce801584c1fd94c18c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Diagnostic enable bit mask.  <br /></td></tr>
<tr class="separator:aa65ca9852cebdce801584c1fd94c18c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab8e798fba1b65b681ed3ff31a3423b" id="r_a0ab8e798fba1b65b681ed3ff31a3423b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#a0ab8e798fba1b65b681ed3ff31a3423b">max22200::GlobalConfigBits::ICS_EN_POS</a></td></tr>
<tr class="memdesc:a0ab8e798fba1b65b681ed3ff31a3423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integrated Current Sensing enable bit position.  <br /></td></tr>
<tr class="separator:a0ab8e798fba1b65b681ed3ff31a3423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7faa44f97b2bfd9813c8dcce8d22ea" id="r_a0e7faa44f97b2bfd9813c8dcce8d22ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#a0e7faa44f97b2bfd9813c8dcce8d22ea">max22200::GlobalConfigBits::ICS_EN_MASK</a></td></tr>
<tr class="memdesc:a0e7faa44f97b2bfd9813c8dcce8d22ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Integrated Current Sensing enable bit mask.  <br /></td></tr>
<tr class="separator:a0e7faa44f97b2bfd9813c8dcce8d22ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89bf27cb40122f8fe43506242f1afd4" id="r_ac89bf27cb40122f8fe43506242f1afd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#ac89bf27cb40122f8fe43506242f1afd4">max22200::GlobalConfigBits::DAISY_CHAIN_POS</a> = 4</td></tr>
<tr class="memdesc:ac89bf27cb40122f8fe43506242f1afd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Daisy chain mode bit position.  <br /></td></tr>
<tr class="separator:ac89bf27cb40122f8fe43506242f1afd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bce7882eeff36ceeb40e1dd00f8dd04" id="r_a1bce7882eeff36ceeb40e1dd00f8dd04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1GlobalConfigBits.html#a1bce7882eeff36ceeb40e1dd00f8dd04">max22200::GlobalConfigBits::DAISY_CHAIN_MASK</a> = 0x10</td></tr>
<tr class="memdesc:a1bce7882eeff36ceeb40e1dd00f8dd04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Daisy chain mode bit mask.  <br /></td></tr>
<tr class="separator:a1bce7882eeff36ceeb40e1dd00f8dd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80db5eed02e7217cbb4c4e939436b535" id="r_a80db5eed02e7217cbb4c4e939436b535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a80db5eed02e7217cbb4c4e939436b535">max22200::ChannelEnable::CH0_EN_POS</a> = 0</td></tr>
<tr class="memdesc:a80db5eed02e7217cbb4c4e939436b535"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 enable bit position.  <br /></td></tr>
<tr class="separator:a80db5eed02e7217cbb4c4e939436b535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9518a996fa3c6c04f87ff88e2e1912e8" id="r_a9518a996fa3c6c04f87ff88e2e1912e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a9518a996fa3c6c04f87ff88e2e1912e8">max22200::ChannelEnable::CH0_EN_MASK</a> = 0x01</td></tr>
<tr class="memdesc:a9518a996fa3c6c04f87ff88e2e1912e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 enable bit mask.  <br /></td></tr>
<tr class="separator:a9518a996fa3c6c04f87ff88e2e1912e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c5e46de2a72100cbca6813ac08a894" id="r_a16c5e46de2a72100cbca6813ac08a894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a16c5e46de2a72100cbca6813ac08a894">max22200::ChannelEnable::CH1_EN_POS</a> = 1</td></tr>
<tr class="memdesc:a16c5e46de2a72100cbca6813ac08a894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 enable bit position.  <br /></td></tr>
<tr class="separator:a16c5e46de2a72100cbca6813ac08a894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebe343a9d93b548fe19ff8ae2dc4ae9" id="r_a5ebe343a9d93b548fe19ff8ae2dc4ae9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a5ebe343a9d93b548fe19ff8ae2dc4ae9">max22200::ChannelEnable::CH1_EN_MASK</a> = 0x02</td></tr>
<tr class="memdesc:a5ebe343a9d93b548fe19ff8ae2dc4ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 enable bit mask.  <br /></td></tr>
<tr class="separator:a5ebe343a9d93b548fe19ff8ae2dc4ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745d15339fad3a52f18d7220a87acb51" id="r_a745d15339fad3a52f18d7220a87acb51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a745d15339fad3a52f18d7220a87acb51">max22200::ChannelEnable::CH2_EN_POS</a> = 2</td></tr>
<tr class="memdesc:a745d15339fad3a52f18d7220a87acb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 enable bit position.  <br /></td></tr>
<tr class="separator:a745d15339fad3a52f18d7220a87acb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca797a1bb3dd92351f34af19c50caf0" id="r_a8ca797a1bb3dd92351f34af19c50caf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a8ca797a1bb3dd92351f34af19c50caf0">max22200::ChannelEnable::CH2_EN_MASK</a> = 0x04</td></tr>
<tr class="memdesc:a8ca797a1bb3dd92351f34af19c50caf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 enable bit mask.  <br /></td></tr>
<tr class="separator:a8ca797a1bb3dd92351f34af19c50caf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d2d8be2d680f7ceb27a0088fc7e3b1" id="r_a18d2d8be2d680f7ceb27a0088fc7e3b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a18d2d8be2d680f7ceb27a0088fc7e3b1">max22200::ChannelEnable::CH3_EN_POS</a> = 3</td></tr>
<tr class="memdesc:a18d2d8be2d680f7ceb27a0088fc7e3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 enable bit position.  <br /></td></tr>
<tr class="separator:a18d2d8be2d680f7ceb27a0088fc7e3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3230132a3935e9b61c128d981768e6" id="r_a8e3230132a3935e9b61c128d981768e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a8e3230132a3935e9b61c128d981768e6">max22200::ChannelEnable::CH3_EN_MASK</a> = 0x08</td></tr>
<tr class="memdesc:a8e3230132a3935e9b61c128d981768e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 enable bit mask.  <br /></td></tr>
<tr class="separator:a8e3230132a3935e9b61c128d981768e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9096c85fb21649f6b0b252315fa8d54" id="r_af9096c85fb21649f6b0b252315fa8d54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#af9096c85fb21649f6b0b252315fa8d54">max22200::ChannelEnable::CH4_EN_POS</a> = 4</td></tr>
<tr class="memdesc:af9096c85fb21649f6b0b252315fa8d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 enable bit position.  <br /></td></tr>
<tr class="separator:af9096c85fb21649f6b0b252315fa8d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a085eab5077bbd0f6b00d47442306f56f" id="r_a085eab5077bbd0f6b00d47442306f56f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a085eab5077bbd0f6b00d47442306f56f">max22200::ChannelEnable::CH4_EN_MASK</a> = 0x10</td></tr>
<tr class="memdesc:a085eab5077bbd0f6b00d47442306f56f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 enable bit mask.  <br /></td></tr>
<tr class="separator:a085eab5077bbd0f6b00d47442306f56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14cf77addbde9c3121dd08d82fd8830" id="r_ab14cf77addbde9c3121dd08d82fd8830"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#ab14cf77addbde9c3121dd08d82fd8830">max22200::ChannelEnable::CH5_EN_POS</a> = 5</td></tr>
<tr class="memdesc:ab14cf77addbde9c3121dd08d82fd8830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 enable bit position.  <br /></td></tr>
<tr class="separator:ab14cf77addbde9c3121dd08d82fd8830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75884561242a277ee5fb5781b0c3b7ca" id="r_a75884561242a277ee5fb5781b0c3b7ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a75884561242a277ee5fb5781b0c3b7ca">max22200::ChannelEnable::CH5_EN_MASK</a> = 0x20</td></tr>
<tr class="memdesc:a75884561242a277ee5fb5781b0c3b7ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 enable bit mask.  <br /></td></tr>
<tr class="separator:a75884561242a277ee5fb5781b0c3b7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c47c2ab9da79b32fdb7219d1b72b05a" id="r_a0c47c2ab9da79b32fdb7219d1b72b05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a0c47c2ab9da79b32fdb7219d1b72b05a">max22200::ChannelEnable::CH6_EN_POS</a> = 6</td></tr>
<tr class="memdesc:a0c47c2ab9da79b32fdb7219d1b72b05a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 enable bit position.  <br /></td></tr>
<tr class="separator:a0c47c2ab9da79b32fdb7219d1b72b05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85f7264cbe923304790a647bc89b91b" id="r_ad85f7264cbe923304790a647bc89b91b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#ad85f7264cbe923304790a647bc89b91b">max22200::ChannelEnable::CH6_EN_MASK</a> = 0x40</td></tr>
<tr class="memdesc:ad85f7264cbe923304790a647bc89b91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 enable bit mask.  <br /></td></tr>
<tr class="separator:ad85f7264cbe923304790a647bc89b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cfb24f13cf17cf10bc8a88f1f2a39c2" id="r_a3cfb24f13cf17cf10bc8a88f1f2a39c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#a3cfb24f13cf17cf10bc8a88f1f2a39c2">max22200::ChannelEnable::CH7_EN_POS</a> = 7</td></tr>
<tr class="memdesc:a3cfb24f13cf17cf10bc8a88f1f2a39c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 enable bit position.  <br /></td></tr>
<tr class="separator:a3cfb24f13cf17cf10bc8a88f1f2a39c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af336189bfa7e94c7023c96372a36cd80" id="r_af336189bfa7e94c7023c96372a36cd80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelEnable.html#af336189bfa7e94c7023c96372a36cd80">max22200::ChannelEnable::CH7_EN_MASK</a> = 0x80</td></tr>
<tr class="memdesc:af336189bfa7e94c7023c96372a36cd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 enable bit mask.  <br /></td></tr>
<tr class="separator:af336189bfa7e94c7023c96372a36cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2f5b0fc6efecc953e8d273f13d163e" id="r_a4b2f5b0fc6efecc953e8d273f13d163e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a4b2f5b0fc6efecc953e8d273f13d163e">max22200::FaultStatusBits::OCP_POS</a> = 0</td></tr>
<tr class="memdesc:a4b2f5b0fc6efecc953e8d273f13d163e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overcurrent protection bit position.  <br /></td></tr>
<tr class="separator:a4b2f5b0fc6efecc953e8d273f13d163e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae367d15435c5bf7a2e106d4a94ee8f1" id="r_aae367d15435c5bf7a2e106d4a94ee8f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#aae367d15435c5bf7a2e106d4a94ee8f1">max22200::FaultStatusBits::OCP_MASK</a> = 0x01</td></tr>
<tr class="memdesc:aae367d15435c5bf7a2e106d4a94ee8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overcurrent protection bit mask.  <br /></td></tr>
<tr class="separator:aae367d15435c5bf7a2e106d4a94ee8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2945974eeacb9ede3f34539f26d5c7" id="r_a8a2945974eeacb9ede3f34539f26d5c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a8a2945974eeacb9ede3f34539f26d5c7">max22200::FaultStatusBits::OL_POS</a> = 1</td></tr>
<tr class="memdesc:a8a2945974eeacb9ede3f34539f26d5c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open load detection bit position.  <br /></td></tr>
<tr class="separator:a8a2945974eeacb9ede3f34539f26d5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590cddba07ca43bb798fba012822811b" id="r_a590cddba07ca43bb798fba012822811b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a590cddba07ca43bb798fba012822811b">max22200::FaultStatusBits::OL_MASK</a> = 0x02</td></tr>
<tr class="memdesc:a590cddba07ca43bb798fba012822811b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open load detection bit mask.  <br /></td></tr>
<tr class="separator:a590cddba07ca43bb798fba012822811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52edf7852deabc4828f6c0f7eb4caf9" id="r_ae52edf7852deabc4828f6c0f7eb4caf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#ae52edf7852deabc4828f6c0f7eb4caf9">max22200::FaultStatusBits::DPM_POS</a> = 2</td></tr>
<tr class="memdesc:ae52edf7852deabc4828f6c0f7eb4caf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detection of plunger movement bit position.  <br /></td></tr>
<tr class="separator:ae52edf7852deabc4828f6c0f7eb4caf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3eeb111c69f6a26f308396b00462c2c" id="r_ac3eeb111c69f6a26f308396b00462c2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#ac3eeb111c69f6a26f308396b00462c2c">max22200::FaultStatusBits::DPM_MASK</a> = 0x04</td></tr>
<tr class="memdesc:ac3eeb111c69f6a26f308396b00462c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detection of plunger movement bit mask.  <br /></td></tr>
<tr class="separator:ac3eeb111c69f6a26f308396b00462c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788294e2934e251e22f48d97ddcd7d27" id="r_a788294e2934e251e22f48d97ddcd7d27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a788294e2934e251e22f48d97ddcd7d27">max22200::FaultStatusBits::UVLO_POS</a> = 3</td></tr>
<tr class="memdesc:a788294e2934e251e22f48d97ddcd7d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Undervoltage lockout bit position.  <br /></td></tr>
<tr class="separator:a788294e2934e251e22f48d97ddcd7d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbdb4af954c6784da4f2b64ae941bcb" id="r_a3bbdb4af954c6784da4f2b64ae941bcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a3bbdb4af954c6784da4f2b64ae941bcb">max22200::FaultStatusBits::UVLO_MASK</a> = 0x08</td></tr>
<tr class="memdesc:a3bbdb4af954c6784da4f2b64ae941bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Undervoltage lockout bit mask.  <br /></td></tr>
<tr class="separator:a3bbdb4af954c6784da4f2b64ae941bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063da97ad389da9fc2f6ae6f84940cee" id="r_a063da97ad389da9fc2f6ae6f84940cee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a063da97ad389da9fc2f6ae6f84940cee">max22200::FaultStatusBits::HHF_POS</a> = 4</td></tr>
<tr class="memdesc:a063da97ad389da9fc2f6ae6f84940cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT current not reached bit position.  <br /></td></tr>
<tr class="separator:a063da97ad389da9fc2f6ae6f84940cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68926b7ec3787c68eafc8b37c91e603" id="r_aa68926b7ec3787c68eafc8b37c91e603"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#aa68926b7ec3787c68eafc8b37c91e603">max22200::FaultStatusBits::HHF_MASK</a> = 0x10</td></tr>
<tr class="memdesc:aa68926b7ec3787c68eafc8b37c91e603"><td class="mdescLeft">&#160;</td><td class="mdescRight">HIT current not reached bit mask.  <br /></td></tr>
<tr class="separator:aa68926b7ec3787c68eafc8b37c91e603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f548569ff32fe86d20504038413d7f1" id="r_a2f548569ff32fe86d20504038413d7f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a2f548569ff32fe86d20504038413d7f1">max22200::FaultStatusBits::TSD_POS</a> = 5</td></tr>
<tr class="memdesc:a2f548569ff32fe86d20504038413d7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thermal shutdown bit position.  <br /></td></tr>
<tr class="separator:a2f548569ff32fe86d20504038413d7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3ad68d7b4817bd2dcc57fe2b2f7242" id="r_a8a3ad68d7b4817bd2dcc57fe2b2f7242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1FaultStatusBits.html#a8a3ad68d7b4817bd2dcc57fe2b2f7242">max22200::FaultStatusBits::TSD_MASK</a> = 0x20</td></tr>
<tr class="memdesc:a8a3ad68d7b4817bd2dcc57fe2b2f7242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thermal shutdown bit mask.  <br /></td></tr>
<tr class="separator:a8a3ad68d7b4817bd2dcc57fe2b2f7242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfcce0383f49071215d77e70d859b550" id="r_abfcce0383f49071215d77e70d859b550"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#abfcce0383f49071215d77e70d859b550">max22200::ChannelConfigBits::DRIVE_MODE_POS</a></td></tr>
<tr class="memdesc:abfcce0383f49071215d77e70d859b550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive mode bit position (0=CDR, 1=VDR)  <br /></td></tr>
<tr class="separator:abfcce0383f49071215d77e70d859b550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad675f3073f1045681ac801ab0941e333" id="r_ad675f3073f1045681ac801ab0941e333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#ad675f3073f1045681ac801ab0941e333">max22200::ChannelConfigBits::DRIVE_MODE_MASK</a> = 0x01</td></tr>
<tr class="memdesc:ad675f3073f1045681ac801ab0941e333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive mode bit mask.  <br /></td></tr>
<tr class="separator:ad675f3073f1045681ac801ab0941e333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5123e8dc5d69560050c76cf16b2ba60" id="r_aa5123e8dc5d69560050c76cf16b2ba60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#aa5123e8dc5d69560050c76cf16b2ba60">max22200::ChannelConfigBits::BRIDGE_MODE_POS</a></td></tr>
<tr class="memdesc:aa5123e8dc5d69560050c76cf16b2ba60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bridge mode bit position (0=half, 1=full)  <br /></td></tr>
<tr class="separator:aa5123e8dc5d69560050c76cf16b2ba60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af715e49afba1558a5b8025059d832a" id="r_a6af715e49afba1558a5b8025059d832a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#a6af715e49afba1558a5b8025059d832a">max22200::ChannelConfigBits::BRIDGE_MODE_MASK</a> = 0x02</td></tr>
<tr class="memdesc:a6af715e49afba1558a5b8025059d832a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bridge mode bit mask.  <br /></td></tr>
<tr class="separator:a6af715e49afba1558a5b8025059d832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa4ac1ee9c7146df84d54b8a88c0d87" id="r_aafa4ac1ee9c7146df84d54b8a88c0d87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#aafa4ac1ee9c7146df84d54b8a88c0d87">max22200::ChannelConfigBits::PARALLEL_POS</a> = 2</td></tr>
<tr class="memdesc:aafa4ac1ee9c7146df84d54b8a88c0d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel mode bit position.  <br /></td></tr>
<tr class="separator:aafa4ac1ee9c7146df84d54b8a88c0d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4945c07d7db7a5e46790ef5f14fad4a" id="r_ae4945c07d7db7a5e46790ef5f14fad4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#ae4945c07d7db7a5e46790ef5f14fad4a">max22200::ChannelConfigBits::PARALLEL_MASK</a> = 0x04</td></tr>
<tr class="memdesc:ae4945c07d7db7a5e46790ef5f14fad4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel mode bit mask.  <br /></td></tr>
<tr class="separator:ae4945c07d7db7a5e46790ef5f14fad4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ebf82312cb901a7fbaf6eb53001652" id="r_af2ebf82312cb901a7fbaf6eb53001652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#af2ebf82312cb901a7fbaf6eb53001652">max22200::ChannelConfigBits::POLARITY_POS</a> = 3</td></tr>
<tr class="memdesc:af2ebf82312cb901a7fbaf6eb53001652"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output polarity bit position.  <br /></td></tr>
<tr class="separator:af2ebf82312cb901a7fbaf6eb53001652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209bc96630e68d3d450ec5a783486993" id="r_a209bc96630e68d3d450ec5a783486993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1ChannelConfigBits.html#a209bc96630e68d3d450ec5a783486993">max22200::ChannelConfigBits::POLARITY_MASK</a> = 0x08</td></tr>
<tr class="memdesc:a209bc96630e68d3d450ec5a783486993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output polarity bit mask.  <br /></td></tr>
<tr class="separator:a209bc96630e68d3d450ec5a783486993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316088024fa57c2954b377fbdaa7361d" id="r_a316088024fa57c2954b377fbdaa7361d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CurrentRange.html#a316088024fa57c2954b377fbdaa7361d">max22200::CurrentRange::MIN_HIT_CURRENT</a> = 0</td></tr>
<tr class="memdesc:a316088024fa57c2954b377fbdaa7361d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HIT current setting.  <br /></td></tr>
<tr class="separator:a316088024fa57c2954b377fbdaa7361d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ce63096cc419a8bfccf27d35eacd16" id="r_ab0ce63096cc419a8bfccf27d35eacd16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CurrentRange.html#ab0ce63096cc419a8bfccf27d35eacd16">max22200::CurrentRange::MAX_HIT_CURRENT</a> = 1023</td></tr>
<tr class="memdesc:ab0ce63096cc419a8bfccf27d35eacd16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HIT current setting.  <br /></td></tr>
<tr class="separator:ab0ce63096cc419a8bfccf27d35eacd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb4fd2f2a89cd5298d81aa599406e3b" id="r_a0cb4fd2f2a89cd5298d81aa599406e3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CurrentRange.html#a0cb4fd2f2a89cd5298d81aa599406e3b">max22200::CurrentRange::MIN_HOLD_CURRENT</a> = 0</td></tr>
<tr class="memdesc:a0cb4fd2f2a89cd5298d81aa599406e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HOLD current setting.  <br /></td></tr>
<tr class="separator:a0cb4fd2f2a89cd5298d81aa599406e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace76a059914b6acee0ae56bcf001fa0" id="r_aace76a059914b6acee0ae56bcf001fa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1CurrentRange.html#aace76a059914b6acee0ae56bcf001fa0">max22200::CurrentRange::MAX_HOLD_CURRENT</a> = 1023</td></tr>
<tr class="memdesc:aace76a059914b6acee0ae56bcf001fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HOLD current setting.  <br /></td></tr>
<tr class="separator:aace76a059914b6acee0ae56bcf001fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805ccb975cbd95d81d0cd4a5ba338c92" id="r_a805ccb975cbd95d81d0cd4a5ba338c92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1TimingRange.html#a805ccb975cbd95d81d0cd4a5ba338c92">max22200::TimingRange::MIN_HIT_TIME</a> = 0</td></tr>
<tr class="memdesc:a805ccb975cbd95d81d0cd4a5ba338c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HIT time setting.  <br /></td></tr>
<tr class="separator:a805ccb975cbd95d81d0cd4a5ba338c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37cb4e2385cfd08c4887c4a344d016d" id="r_af37cb4e2385cfd08c4887c4a344d016d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmax22200_1_1MAX22200.html">constexpr</a> <a class="el" href="classmax22200_1_1MAX22200.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacemax22200_1_1TimingRange.html#af37cb4e2385cfd08c4887c4a344d016d">max22200::TimingRange::MAX_HIT_TIME</a> = 65535</td></tr>
<tr class="memdesc:af37cb4e2385cfd08c4887c4a344d016d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HIT time setting.  <br /></td></tr>
<tr class="separator:af37cb4e2385cfd08c4887c4a344d016d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Register definitions and constants for MAX22200 IC. </p>
<dl class="section author"><dt>Author</dt><dd>MAX22200 Driver Library </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2024</dd></dl>
<p>This file contains all register addresses, bit field definitions, and constants for the MAX22200 octal solenoid and motor driver. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="max22200__registers_8hpp.html">max22200_registers.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
