<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:department>Computer Laboratory</gtr:department><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/D1774113-D5D2-4B7C-A412-66A90FE4B96F"><gtr:id>D1774113-D5D2-4B7C-A412-66A90FE4B96F</gtr:id><gtr:name>University of Cambridge</gtr:name><gtr:address><gtr:line1>Lensfield Road</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB2 1EW</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/082E017C-E1F5-4AF3-8AFF-B6B31A9D12BE"><gtr:id>082E017C-E1F5-4AF3-8AFF-B6B31A9D12BE</gtr:id><gtr:name>Altera Europe</gtr:name><gtr:address><gtr:line1>Holmers Farm Way</gtr:line1><gtr:line2>Holmers Farm Way</gtr:line2><gtr:line4>High Wycombe</gtr:line4><gtr:line5>Buckinghamshire</gtr:line5><gtr:postCode>HP12 4XF</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/AEB41991-EB50-4676-A96D-91F7F708AF7F"><gtr:id>AEB41991-EB50-4676-A96D-91F7F708AF7F</gtr:id><gtr:name>Massachusetts Institute of Technology</gtr:name><gtr:address><gtr:line1>77 Massachusetts Avenue</gtr:line1><gtr:line4>Cambridge</gtr:line4><gtr:line5>MA 02139</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/5995F42E-A05F-41E1-A9E4-639DA1299E9F"><gtr:id>5995F42E-A05F-41E1-A9E4-639DA1299E9F</gtr:id><gtr:firstName>Simon</gtr:firstName><gtr:surname>Moore</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/8AC0934E-8971-417C-B5B7-DE7116FED71E"><gtr:id>8AC0934E-8971-417C-B5B7-DE7116FED71E</gtr:id><gtr:firstName>Robert</gtr:firstName><gtr:otherNames>David</gtr:otherNames><gtr:surname>Mullins</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FD036895%2F1"><gtr:id>C6E780C7-E007-4F74-A79D-732820286A2D</gtr:id><gtr:title>Communication Centric Microelectronic Design</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/D036895/1</gtr:grantReference><gtr:abstractText>We wish to undertake research into communication centricmicroelectronic design methods which are in contrast to today'scomputation centric (or gate-level) techniques. We believe thatthis research is timely since electronics is at the cusp of change.For the last 60 years, digital gates have been costly to produce andhave limited performance. We are now entering an era where the wires,which were once almost free, becoming the cost and performancelimiter. This trend is well documented in the InternationalTechnology Roadmap for Semiconductors (ITRS) roadmap which clearlyidentifies the step change needed in circuits and associated designtechniques. They also identify spiralling design complexity,escalating power densities and associated thermal problems.We believe that networks-on-chip resolve many of the design challengesfor future nano CMOS implementation technologies. Our backgroundresearch in this area has already resulted in a low latencynetwork-on-chip architecture which we have fabricated on 180nm CMOS.This initial work focused on interconnect between a tiled processorarchitecture which we have been developing with MIT. However, forthis project we wish to go much further, looking at communication atmany levels and for a range of technologies, from ASIC design on CMOSchips through to new field programmable gate array (FPGA)architectures. FPGA architecture is a departure from our usual lineof research, so we have been particularly grantified to receivea fully funded PhD studentship from Altera UK (one of the two biginternational FPGA companies) who will collaborate with us on thisproject.</gtr:abstractText><gtr:fund><gtr:end>2009-03-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-01-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>474054</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>We undertook research into communication centric
microelectronic design methods which are in contrast to today's
computation centric (or gate-level) techniques. This timely research is timely was undertaken at the cusp on change in electronics technology.
For the last 60 years, digital gates have been costly to produce and
have limited performance. We are now entering an era where the wires,
which were once almost free, becoming the cost and performance
limiter. This trend is well documented in the International
Technology Roadmap for Semiconductors (ITRS) roadmap which clearly
identifies the step change needed in circuits and associated design
techniques. They also identify spiralling design complexity,
escalating power densities and associated thermal problems.

We demonstrated that networks-on-chip resolve many of the design challenges
for future nano CMOS implementation technologies. Our research in this area has already resulted in a low latency
network-on-chip architecture which we have fabricated on 180nm CMOS.
This initial work focused on interconnect between a tiled processor
architecture which we have been developing with MIT. However, for
this project we wish to go much further, looking at communication at
many levels and for a range of technologies, from ASIC design on CMOS
chips through to new field programmable gate array (FPGA)
architectures. FPGA architecture is a departure from our usual line
of research, so we have been particularly gratified to receive
a fully funded PhD studentship from Altera UK (one of the two big
international FPGA companies) who will collaborate with us on this
project.</gtr:description><gtr:exploitationPathways>This work made an impact on modern network-on-chip design.</gtr:exploitationPathways><gtr:id>7C5D619A-28ED-4F1E-8631-FB05BEE45EB7</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D6801A85-64A3-4C65-A8A8-F44B9296AA93"><gtr:id>D6801A85-64A3-4C65-A8A8-F44B9296AA93</gtr:id><gtr:title>Implications of Rent's rule for NoC design and its fault-tolerance</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8281b3de4b1394c696c0cde23ea527e4"><gtr:id>8281b3de4b1394c696c0cde23ea527e4</gtr:id><gtr:otherNames>A Banerjee</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A383F339-8047-4024-A826-FD7C55CA997B"><gtr:id>A383F339-8047-4024-A826-FD7C55CA997B</gtr:id><gtr:title>An asynchronous interconnect architecture for device security enhancement</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/94b1851daf641b11eaa6b1181c68ff63"><gtr:id>94b1851daf641b11eaa6b1181c68ff63</gtr:id><gtr:otherNames>Hollis S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2006-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5FDDE8B8-A4F6-4219-AD81-47DAE409CAE8"><gtr:id>5FDDE8B8-A4F6-4219-AD81-47DAE409CAE8</gtr:id><gtr:title>RasP: An Area-efficient, On-chip Network</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/94b1851daf641b11eaa6b1181c68ff63"><gtr:id>94b1851daf641b11eaa6b1181c68ff63</gtr:id><gtr:otherNames>Hollis S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2006-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2113F0DE-05D1-441E-AE09-CDE7F9A15583"><gtr:id>2113F0DE-05D1-441E-AE09-CDE7F9A15583</gtr:id><gtr:title>Implications of Electronics Technology Trends to Algorithm Design</gtr:title><gtr:parentPublicationTitle>The Computer Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9cc0913567ccecea810082407708c022"><gtr:id>9cc0913567ccecea810082407708c022</gtr:id><gtr:otherNames> D Greenfield</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5F86A63F-F130-4892-9617-80EC2D0A2A0D"><gtr:id>5F86A63F-F130-4892-9617-80EC2D0A2A0D</gtr:id><gtr:title>A Network of Time-Division Multiplexed Wiring for FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8ca1b75fd3c74623bf06e35358c645df"><gtr:id>8ca1b75fd3c74623bf06e35358c645df</gtr:id><gtr:otherNames>Francis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-0-7695-3098-7</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3094C807-333F-4E71-9C11-DC5C22769F82"><gtr:id>3094C807-333F-4E71-9C11-DC5C22769F82</gtr:id><gtr:title>Flow-aware allocation for on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/50840A37-A83B-412F-9DD1-0215BA062413"><gtr:id>50840A37-A83B-412F-9DD1-0215BA062413</gtr:id><gtr:title>Exploring hard and soft networks-on-chip for FPGAs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8ca1b75fd3c74623bf06e35358c645df"><gtr:id>8ca1b75fd3c74623bf06e35358c645df</gtr:id><gtr:otherNames>Francis R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:isbn>978-1-4244-2795-6</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/15AF3CEC-42CC-4544-801A-554B334FC4D0"><gtr:id>15AF3CEC-42CC-4544-801A-554B334FC4D0</gtr:id><gtr:title>Flow-aware allocation for on-chip networks</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2332622F-9C09-4842-A7B7-1997F5935CDD"><gtr:id>2332622F-9C09-4842-A7B7-1997F5935CDD</gtr:id><gtr:title>Demystifying Data-Driven and Pausible Clocking Schemes</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/363231beafa5a22e84d733c044642c57"><gtr:id>363231beafa5a22e84d733c044642c57</gtr:id><gtr:otherNames>Mullins R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/59413295-89B0-4D88-A507-BC6E5EEF0AD7"><gtr:id>59413295-89B0-4D88-A507-BC6E5EEF0AD7</gtr:id><gtr:title>An Area-efficient, Pulse-based Interconnect</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/94b1851daf641b11eaa6b1181c68ff63"><gtr:id>94b1851daf641b11eaa6b1181c68ff63</gtr:id><gtr:otherNames>Hollis S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2006-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1B91CE52-629A-41A7-A674-A03410314172"><gtr:id>1B91CE52-629A-41A7-A674-A03410314172</gtr:id><gtr:title>A Power and Energy Exploration of Network-on-Chip Architectures</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C9DE521B-82C5-4C48-9EE8-B1E4F954F158"><gtr:id>C9DE521B-82C5-4C48-9EE8-B1E4F954F158</gtr:id><gtr:title>A communication characterisation of Splash-2 and Parsec</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/32af7f7a9a6213b137201abb5a2081be"><gtr:id>32af7f7a9a6213b137201abb5a2081be</gtr:id><gtr:otherNames>Barrow-Williams N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A44350F0-722A-4E21-AC65-63E565B65540"><gtr:id>A44350F0-722A-4E21-AC65-63E565B65540</gtr:id><gtr:title>Implications of Rent's Rule for NoC Design and Its Fault-Tolerance</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/91f963c1a8a9e534c548ad6ed4493f73"><gtr:id>91f963c1a8a9e534c548ad6ed4493f73</gtr:id><gtr:otherNames>Greenfield D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5FB36AAB-351E-46A2-ABE9-329587BE22AA"><gtr:id>5FB36AAB-351E-46A2-ABE9-329587BE22AA</gtr:id><gtr:title>The design and implementation of a low-latency on-chip network</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/363231beafa5a22e84d733c044642c57"><gtr:id>363231beafa5a22e84d733c044642c57</gtr:id><gtr:otherNames>Mullins R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2006-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/05033859-F22C-48D3-A377-3C23E3375543"><gtr:id>05033859-F22C-48D3-A377-3C23E3375543</gtr:id><gtr:title>An Energy and Performance Exploration of Network-on-Chip Architectures</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/384b11b2c521a3ead015d219baa5bdbc"><gtr:id>384b11b2c521a3ead015d219baa5bdbc</gtr:id><gtr:otherNames>Banerjee A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/D036895/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>