5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (static2.1.vcd) 2 -o (static2.1.cdd) 2 -v (static2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 static2.1.v 1 18 1 
2 1 6 6 6 120012 0 1 1000 0 0 1 1 c
2 2 6 6 6 b000e 1 0 21004 0 0 1 16 0 0
2 3 6 6 6 b0012 1 8 1084 1 2 1 18 0 1 1 0 0 0
2 4 6 6 6 70007 0 1 1410 0 0 1 1 a
2 5 6 6 6 70012 2 35 6 3 4
2 6 7 7 7 120012 0 1 1000 0 0 1 1 c
2 7 7 7 7 b000e 1 0 21008 0 0 1 16 1 0
2 8 7 7 7 b0012 1 8 1000 6 7 1 18 0 1 0 0 0 0
2 9 7 7 7 70007 0 1 1410 0 0 1 1 b
2 10 7 7 7 70012 1 35 2 8 9
1 a 1 3 60009 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 3 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 c 3 4 70009 1 0 0 0 1 17 0 1 0 0 0 0
4 5 f 5 5 5
4 10 f 10 10 10
3 1 main.u$0 "main.u$0" 0 static2.1.v 9 16 1 
