Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0x4f10f302

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0x4f10f302

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:   114/ 8640     1%
Info: 	                 IOB:     8/  274     2%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:    16/ 4320     0%
Info: 	           MUX2_LUT6:     8/ 2160     0%
Info: 	           MUX2_LUT7:     1/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 60 cells, random placement wirelen = 2879.
Info:     at initial placer iter 0, wirelen = 135
Info:     at initial placer iter 1, wirelen = 174
Info:     at initial placer iter 2, wirelen = 167
Info:     at initial placer iter 3, wirelen = 165
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SLICE: wirelen solved = 168, spread = 392, legal = 405; time = 0.00s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 398, spread = 405, legal = 412; time = 0.00s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 404, spread = 404, legal = 405; time = 0.01s
Info:     at iteration #1, type VCC: wirelen solved = 405, spread = 405, legal = 405; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 405, spread = 405, legal = 405; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 405, spread = 405, legal = 405; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 167, spread = 401, legal = 437; time = 0.00s
Info:     at iteration #2, type SLICE: wirelen solved = 165, spread = 397, legal = 418; time = 0.00s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 410, spread = 413, legal = 420; time = 0.00s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 414, spread = 414, legal = 420; time = 0.00s
Info:     at iteration #2, type VCC: wirelen solved = 420, spread = 420, legal = 420; time = 0.00s
Info:     at iteration #2, type GND: wirelen solved = 420, spread = 420, legal = 420; time = 0.00s
Info:     at iteration #2, type GSR: wirelen solved = 420, spread = 420, legal = 420; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 143, spread = 346, legal = 364; time = 0.01s
Info:     at iteration #3, type SLICE: wirelen solved = 168, spread = 338, legal = 353; time = 0.00s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 343, spread = 345, legal = 360; time = 0.00s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 359, spread = 359, legal = 360; time = 0.00s
Info:     at iteration #3, type VCC: wirelen solved = 360, spread = 360, legal = 360; time = 0.00s
Info:     at iteration #3, type GND: wirelen solved = 360, spread = 360, legal = 360; time = 0.00s
Info:     at iteration #3, type GSR: wirelen solved = 360, spread = 360, legal = 360; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 137, spread = 345, legal = 389; time = 0.00s
Info:     at iteration #4, type SLICE: wirelen solved = 176, spread = 332, legal = 366; time = 0.01s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 349, spread = 349, legal = 359; time = 0.00s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 358, spread = 358, legal = 359; time = 0.00s
Info:     at iteration #4, type VCC: wirelen solved = 359, spread = 359, legal = 359; time = 0.00s
Info:     at iteration #4, type GND: wirelen solved = 359, spread = 359, legal = 359; time = 0.00s
Info:     at iteration #4, type GSR: wirelen solved = 359, spread = 359, legal = 359; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 132, spread = 355, legal = 376; time = 0.00s
Info:     at iteration #5, type SLICE: wirelen solved = 175, spread = 361, legal = 374; time = 0.00s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 369, spread = 369, legal = 371; time = 0.00s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 371, spread = 371, legal = 371; time = 0.00s
Info:     at iteration #5, type VCC: wirelen solved = 371, spread = 371, legal = 371; time = 0.01s
Info:     at iteration #5, type GND: wirelen solved = 371, spread = 371, legal = 371; time = 0.00s
Info:     at iteration #5, type GSR: wirelen solved = 371, spread = 371, legal = 371; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 154, spread = 358, legal = 387; time = 0.00s
Info:     at iteration #6, type SLICE: wirelen solved = 159, spread = 325, legal = 343; time = 0.00s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 331, spread = 350, legal = 353; time = 0.00s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 353, spread = 353, legal = 353; time = 0.00s
Info:     at iteration #6, type VCC: wirelen solved = 353, spread = 353, legal = 353; time = 0.00s
Info:     at iteration #6, type GND: wirelen solved = 353, spread = 353, legal = 353; time = 0.00s
Info:     at iteration #6, type GSR: wirelen solved = 353, spread = 353, legal = 353; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 184, spread = 336, legal = 377; time = 0.01s
Info:     at iteration #7, type SLICE: wirelen solved = 185, spread = 396, legal = 417; time = 0.00s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 394, spread = 400, legal = 400; time = 0.00s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 400, spread = 400, legal = 400; time = 0.00s
Info:     at iteration #7, type VCC: wirelen solved = 400, spread = 400, legal = 400; time = 0.00s
Info:     at iteration #7, type GND: wirelen solved = 400, spread = 400, legal = 400; time = 0.00s
Info:     at iteration #7, type GSR: wirelen solved = 400, spread = 400, legal = 400; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 162, spread = 380, legal = 389; time = 0.00s
Info: HeAP Placer Time: 0.08s
Info:   of which solving equations: 0.03s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 20, wirelen = 364
Info:   at iteration #5: temp = 0.000000, timing cost = 12, wirelen = 247
Info:   at iteration #10: temp = 0.000000, timing cost = 46, wirelen = 229
Info:   at iteration #15: temp = 0.000000, timing cost = 46, wirelen = 227
Info:   at iteration #17: temp = 0.000000, timing cost = 46, wirelen = 223 
Info: SA placement time 0.08s

Info: Max frequency for clock 'clk_IBUF_I_O': 316.86 MHz (PASS at 27.00 MHz)

Info: Max delay <async>              -> <async>: 7.60 ns
Info: Max delay posedge clk_IBUF_I_O -> <async>: 7.09 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 29437,  29775) |* 
Info: [ 29775,  30113) |*** 
Info: [ 30113,  30451) |* 
Info: [ 30451,  30789) |*** 
Info: [ 30789,  31127) |* 
Info: [ 31127,  31465) |* 
Info: [ 31465,  31803) | 
Info: [ 31803,  32141) |****** 
Info: [ 32141,  32479) |***** 
Info: [ 32479,  32817) |*** 
Info: [ 32817,  33155) |***** 
Info: [ 33155,  33493) |******* 
Info: [ 33493,  33831) |*** 
Info: [ 33831,  34169) |********************************* 
Info: [ 34169,  34507) | 
Info: [ 34507,  34845) |* 
Info: [ 34845,  35183) |** 
Info: [ 35183,  35521) |****** 
Info: [ 35521,  35859) |****************************************** 
Info: [ 35859,  36197) |******* 
Info: Checksum: 0x0cfab5d2
Info: Find global nets...
Info: Routing globals...
Info:   Route net clk_IBUF_I_O, use clock #0.
Info:   Net clk_IBUF_I_O is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 327 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        556 |      218        338 |  218   338 |         0|       2.88       2.88|
Info: Routing complete.
Info: Router1 time 2.88s
Info: Checksum: 0xdd947d5e

Info: Critical path report for clock 'clk_IBUF_I_O' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source led_count_r_DFFRE_Q_4_DFFLC.Q
Info:  0.8  1.3    Net led_count_r[1] budget 36.579037 ns (2,16) -> (1,16)
Info:                Sink led_count_r_DFFRE_Q_D_ALU_SUM_4_ALULC.B
Info:                Defined in:
Info:                  ../design/module_counter.sv:16.19-16.30
Info:  1.1  2.4  Source led_count_r_DFFRE_Q_D_ALU_SUM_4_ALULC.F
Info:  0.8  3.2    Net led_count_r_DFFRE_Q_D[1] budget 17.740519 ns (1,16) -> (2,16)
Info:                Sink led_count_r_DFFRE_Q_4_DFFLC.A
Info:                Defined in:
Info:                  ../design/module_counter.sv:27.28-27.46
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0  3.2  Setup led_count_r_DFFRE_Q_4_DFFLC.A
Info: 1.6 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source rst_IBUF_I$iob.O
Info:  4.6  4.6    Net rst_IBUF_I_O[6] budget 37.037037 ns (1,0) -> (2,16)
Info:                Sink led_count_r_DFFRE_Q_2_RESET_LUT1_F_LC.A
Info:                Defined in:
Info:                  c:\Users\ericj\OneDrive\ESCRIT~1\design\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0  4.6  Setup led_count_r_DFFRE_Q_2_RESET_LUT1_F_LC.A
Info: 0.0 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_IBUF_I_O' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source led_count_r_DFFRE_Q_DFFLC.Q
Info:  1.8  2.3    Net led_count_r[5] budget 36.579037 ns (3,16) -> (2,22)
Info:                Sink count_o_OBUF_O_I_LUT1_F_LC.A
Info:                Defined in:
Info:                  ../design/module_counter.sv:16.19-16.30
Info:  1.0  3.3  Source count_o_OBUF_O_I_LUT1_F_LC.F
Info:  1.8  5.1    Net count_o_OBUF_O_I budget 17.774019 ns (2,22) -> (0,25)
Info:                Sink count_o_OBUF_O$iob.I
Info: 1.5 ns logic, 3.6 ns routing

Info: Max frequency for clock 'clk_IBUF_I_O': 315.86 MHz (PASS at 27.00 MHz)

Info: Max delay <async>              -> <async>: 4.64 ns
Info: Max delay posedge clk_IBUF_I_O -> <async>: 5.10 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 31936,  32152) |** 
Info: [ 32152,  32368) |** 
Info: [ 32368,  32584) |*** 
Info: [ 32584,  32800) | 
Info: [ 32800,  33016) |******* 
Info: [ 33016,  33232) |**** 
Info: [ 33232,  33448) |**** 
Info: [ 33448,  33664) |** 
Info: [ 33664,  33880) |****** 
Info: [ 33880,  34096) |*** 
Info: [ 34096,  34312) |************** 
Info: [ 34312,  34528) |***** 
Info: [ 34528,  34744) |******************** 
Info: [ 34744,  34960) |* 
Info: [ 34960,  35176) | 
Info: [ 35176,  35392) |*** 
Info: [ 35392,  35608) | 
Info: [ 35608,  35824) |***************** 
Info: [ 35824,  36040) | 
Info: [ 36040,  36256) |************************************* 

Info: Program finished normally.
