<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="scheduler_hls" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="cntrl_start" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="cntrl_start" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="cntrl_reset_n" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="cntrl_reset_n" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="cntrl_layer_idx" src_type="unsigned int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="cntrl_layer_idx" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="cntrl_busy" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="cntrl_busy" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="cntrl_start_out" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="cntrl_start_out" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="axis_in_valid" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="axis_in_valid" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="axis_in_last" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="axis_in_last" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="w" src_name="axis_in_ready" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="axis_in_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="wl_ready" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wl_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="w" src_name="wl_start" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wl_start" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="10" access_type="w" src_name="wl_addr_sel" src_type="int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wl_addr_sel" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="11" access_type="w" src_name="wl_layer" src_type="int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wl_layer" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="12" access_type="w" src_name="wl_head" src_type="int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wl_head" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="13" access_type="w" src_name="wl_tile" src_type="int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="wl_tile" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="14" access_type="r" src_name="dma_done" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="dma_done" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="compute_ready" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="compute_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="16" access_type="r" src_name="compute_done" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="compute_done" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="17" access_type="r" src_name="requant_ready" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="requant_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="18" access_type="r" src_name="requant_done" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="requant_done" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="19" access_type="rw" src_name="head_ctx_ref" src_type="HeadCtx&amp;" src_isptr="1" src_bitwidth="192" src_size_or_depth="4">
        <hw hw_usage="data" hw_interface="Register" hw_name="head_ctx_ref_0" hw_bitwidth="66" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="head_ctx_ref_1" hw_bitwidth="66" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="head_ctx_ref_2" hw_bitwidth="66" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="head_ctx_ref_3" hw_bitwidth="66" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="20" access_type="w" src_name="compute_start" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="compute_start" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="21" access_type="w" src_name="compute_op" src_type="int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="compute_op" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="22" access_type="w" src_name="requant_start" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="requant_start" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="23" access_type="w" src_name="requant_op" src_type="int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="requant_op" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="24" access_type="r" src_name="stream_ready" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="stream_ready" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="25" access_type="w" src_name="stream_start" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="stream_start" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="26" access_type="r" src_name="stream_done" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="stream_done" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="27" access_type="w" src_name="done" src_type="bool&amp;" src_isptr="1" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="done" hw_bitwidth="1" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="28" access_type="w" src_name="STATE" src_type="SchedState&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="STATE" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
