#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 27 08:52:34 2026
# Process ID: 12640
# Current directory: D:/workplace/system_verilog/02.26_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8380 D:\workplace\system_verilog\02.26_fifo\02.26_fifo.xpr
# Log file: D:/workplace/system_verilog/02.26_fifo/vivado.log
# Journal file: D:/workplace/system_verilog/02.26_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/workplace/system_verilog/02.26_fifo/02.26_fifo.xpr
INFO: [Project 1-313] Project file moved from 'D:/Ondevice/system verilog/system_verilog/02.26_fifo' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.gen/sources_1', nor could it be found using path 'D:/Ondevice/system verilog/system_verilog/02.26_fifo/02.26_fifo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fifo
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1444.410 ; gain = 233.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.707 ; gain = 293.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.707 ; gain = 293.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1504.707 ; gain = 293.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.016 ; gain = 515.105
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1726.016 ; gain = 640.305
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/xsim.dir/tb_fifo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 27 08:54:16 2026...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_fifo/env was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
             0.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
_______________________________
** fifo verifi **
*******************************
** total try count =   0     **
** pass count =   0          **
** fail count =   0          **
*******************************
$stop called at time : 10 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1795.246 ; gain = 65.418
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
             0.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
_______________________________
** fifo verifi **
*******************************
** total try count =   0     **
** pass count =   0          **
** fail count =   0          **
*******************************
$stop called at time : 10 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 167
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
             0.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
_______________________________
** fifo verifi **
*******************************
** total try count =   0     **
** pass count =   0          **
** fail count =   0          **
*******************************
$stop called at time : 10 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 169
run all
            10.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'din' is not declared under prefix 'tr' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:135]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'din' is not declared under prefix 'tr' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:135]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'din' is not declared under prefix 'tr' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:135]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v
update_compile_order -fileset sim_1
set_property top tb_fifo_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/xsim.dir/tb_fifo_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 27 10:36:39 2026...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.816 ; gain = 5.730
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1844.074 ; gain = 21.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.961 ; gain = 58.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.871 ; gain = 81.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1903.871 ; gain = 81.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1914.793 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.793 ; gain = 92.160
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_1_behav -key {Behavioral:sim_1:Functional:tb_fifo_1} -tclbatch {tb_fifo_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_fifo_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
              384000 : pass, pop_data = 8d, compare data = 8d
              394000 : pass, pop_data = 01, compare data = 01
              414000 : Fail!!!!!, pop_data = 01, compare data = 3d
              424000 : Fail!!!!!, pop_data = 3d, compare data = f9
              454000 : Fail!!!!!, pop_data = 3d, compare data = 12
              464000 : Fail!!!!!, pop_data = f9, compare data = ce
              484000 : Fail!!!!!, pop_data = f9, compare data = 65
              504000 : Fail!!!!!, pop_data = f9, compare data = 80
              514000 : Fail!!!!!, pop_data = ce, compare data = d5
              544000 : Fail!!!!!, pop_data = 80, compare data = 0a
              564000 : Fail!!!!!, pop_data = 80, compare data = 4f
              604000 : Fail!!!!!, pop_data = 80, compare data = d0
              614000 : Fail!!!!!, pop_data = 80, compare data = 96
              634000 : Fail!!!!!, pop_data = 80, compare data = 12
              644000 : Fail!!!!!, pop_data = 80, compare data = 5b
              654000 : Fail!!!!!, pop_data = 7e, compare data = d0
              664000 : Fail!!!!!, pop_data = 7e, compare data = 96
              704000 : Fail!!!!!, pop_data = b7, compare data = 12
              734000 : Fail!!!!!, pop_data = b7, compare data = 5a
              744000 : Fail!!!!!, pop_data = b7, compare data = da
              764000 : Fail!!!!!, pop_data = b7, compare data = df
              804000 : Fail!!!!!, pop_data = 5b, compare data = d0
              814000 : Fail!!!!!, pop_data = 58, compare data = 4e
              824000 : Fail!!!!!, pop_data = f7, compare data = b6
              834000 : Fail!!!!!, pop_data = f7, compare data = 4d
              874000 : Fail!!!!!, pop_data = f7, compare data = 76
              894000 : Fail!!!!!, pop_data = 5a, compare data = 88
              974000 : Fail!!!!!, pop_data = 5a, compare data = 1c
              994000 : Fail!!!!!, pop_data = d0, compare data = b9
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : Fail!!!!!, pop_data = 01, compare data = 3d
              644000 : Fail!!!!!, pop_data = 3d, compare data = f9
              674000 : Fail!!!!!, pop_data = 3d, compare data = 12
              684000 : Fail!!!!!, pop_data = f9, compare data = ce
              704000 : Fail!!!!!, pop_data = f9, compare data = 65
              724000 : Fail!!!!!, pop_data = f9, compare data = 80
              734000 : Fail!!!!!, pop_data = ce, compare data = d5
              764000 : Fail!!!!!, pop_data = 80, compare data = 0a
              784000 : Fail!!!!!, pop_data = 80, compare data = 4f
              824000 : Fail!!!!!, pop_data = 80, compare data = 7e
              834000 : Fail!!!!!, pop_data = 80, compare data = d9
              854000 : Fail!!!!!, pop_data = 80, compare data = b7
              864000 : Fail!!!!!, pop_data = 80, compare data = 5b
              874000 : Fail!!!!!, pop_data = 7e, compare data = d0
              884000 : Fail!!!!!, pop_data = 7e, compare data = 96
              924000 : Fail!!!!!, pop_data = b7, compare data = 12
              954000 : Fail!!!!!, pop_data = b7, compare data = 85
              964000 : Fail!!!!!, pop_data = b7, compare data = 58
              984000 : Fail!!!!!, pop_data = b7, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1914.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : Fail!!!!!, pop_data = 01, compare data = 3d
              644000 : Fail!!!!!, pop_data = 3d, compare data = f9
              674000 : Fail!!!!!, pop_data = 3d, compare data = 12
              684000 : Fail!!!!!, pop_data = f9, compare data = ce
              704000 : Fail!!!!!, pop_data = f9, compare data = 65
              724000 : Fail!!!!!, pop_data = f9, compare data = 80
              734000 : Fail!!!!!, pop_data = ce, compare data = d5
              764000 : Fail!!!!!, pop_data = 80, compare data = 0a
              784000 : Fail!!!!!, pop_data = 80, compare data = 4f
              824000 : Fail!!!!!, pop_data = 80, compare data = 7e
              834000 : Fail!!!!!, pop_data = 80, compare data = d9
              854000 : Fail!!!!!, pop_data = 80, compare data = b7
              864000 : Fail!!!!!, pop_data = 80, compare data = 5b
              874000 : Fail!!!!!, pop_data = 7e, compare data = d0
              884000 : Fail!!!!!, pop_data = 7e, compare data = 96
              924000 : Fail!!!!!, pop_data = b7, compare data = 12
              954000 : Fail!!!!!, pop_data = b7, compare data = 85
              964000 : Fail!!!!!, pop_data = b7, compare data = 58
              984000 : Fail!!!!!, pop_data = b7, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : Fail!!!!!, pop_data = 01, compare data = 3d
              644000 : Fail!!!!!, pop_data = 3d, compare data = f9
              674000 : Fail!!!!!, pop_data = 3d, compare data = 12
              684000 : Fail!!!!!, pop_data = f9, compare data = ce
              704000 : Fail!!!!!, pop_data = f9, compare data = 65
              724000 : Fail!!!!!, pop_data = f9, compare data = 80
              734000 : Fail!!!!!, pop_data = ce, compare data = d5
              764000 : Fail!!!!!, pop_data = 80, compare data = 0a
              784000 : Fail!!!!!, pop_data = 80, compare data = 4f
              824000 : Fail!!!!!, pop_data = 80, compare data = 7e
              834000 : Fail!!!!!, pop_data = 80, compare data = d9
              854000 : Fail!!!!!, pop_data = 80, compare data = b7
              864000 : Fail!!!!!, pop_data = 80, compare data = 5b
              874000 : Fail!!!!!, pop_data = 7e, compare data = d0
              884000 : Fail!!!!!, pop_data = 7e, compare data = 96
              924000 : Fail!!!!!, pop_data = b7, compare data = 12
              954000 : Fail!!!!!, pop_data = b7, compare data = 85
              964000 : Fail!!!!!, pop_data = b7, compare data = 58
              984000 : Fail!!!!!, pop_data = b7, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1914.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.793 ; gain = 0.000
set_property top tb_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.793 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove:           : "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove:           : "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_fifo/env was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
            20.000ns : [gen] push = 0, pop = 0, wdata = d5, rdata = xx
            20.000ns : [drv] push = 0, pop = 0, wdata = d5, rdata = xx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 0, wdata = d5, rdata = xx
            20.000ns : [drv] push = 0, pop = 0, wdata = d5, rdata = xx
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove:           : "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove:           : "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:70]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:71]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:73]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:79]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:104]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:214]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:221]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:70]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:71]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:73]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:79]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:104]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:214]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:221]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1914.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1914.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.648 ; gain = 18.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.648 ; gain = 18.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.379 ; gain = 33.586
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:70]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:71]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:73]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:79]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:104]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:214]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:221]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:70]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:71]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:73]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:79]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:104]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:214]
ERROR: [VRFC 10-2991] 'clk' is not declared under prefix 'fifo_if' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:221]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'fifo_interface' expects 0 arguments [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:218]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'fifo_interface' expects 0 arguments [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:218]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_fifo_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_1_behav -key {Behavioral:sim_1:Functional:tb_fifo_1} -tclbatch {tb_fifo_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_fifo_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.379 ; gain = 0.000
set_property top tb_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'fifo_interface' expects 0 arguments [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:218]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

set_property top tb_fifo_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
set_property top tb_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'fifo_interface' expects 0 arguments [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:218]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'fifo_interface' expects 0 arguments [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:218]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_fifo/env was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
scb write Data 17 stored in Queue. (Size: 1)
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
scb write Data 99 stored in Queue. (Size: 2)
scb read PASS: Exp = 17, Act = 17
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
scb write Data 163 stored in Queue. (Size: 2)
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
scb write Data 132 stored in Queue. (Size: 3)
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
scb write Data 17 stored in Queue. (Size: 1)
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
scb write Data 99 stored in Queue. (Size: 2)
scb read PASS: Exp = 17, Act = 17
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
scb write Data 163 stored in Queue. (Size: 2)
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
scb write Data 132 stored in Queue. (Size: 3)
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [mon] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [scb] push = 1, pop = 0, wdata = 11, rdata = xx
scb write Data 17 stored in Queue. (Size: 1)
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
            45.000ns : [mon] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [scb] push = 1, pop = 1, wdata = 63, rdata = 11
scb write Data 99 stored in Queue. (Size: 2)
scb read PASS: Exp = 17, Act = 17
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
            55.000ns : [mon] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [scb] push = 1, pop = 0, wdata = a3, rdata = 63
scb write Data 163 stored in Queue. (Size: 2)
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
            65.000ns : [mon] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [scb] push = 1, pop = 0, wdata = 84, rdata = 63
scb write Data 132 stored in Queue. (Size: 3)
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [mon] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [scb] push = 1, pop = 0, wdata = 11, rdata = xx
scb write Data 17 stored in Queue. (Size: 1)
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
            45.000ns : [mon] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [scb] push = 1, pop = 1, wdata = 63, rdata = 11
scb write Data 99 stored in Queue. (Size: 2)
scb read PASS: Exp = 17, Act = 17
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
            55.000ns : [mon] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [scb] push = 1, pop = 0, wdata = a3, rdata = 63
scb write Data 163 stored in Queue. (Size: 2)
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
            65.000ns : [mon] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [scb] push = 1, pop = 0, wdata = 84, rdata = 63
scb write Data 132 stored in Queue. (Size: 3)
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
            75.000ns : [mon] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [scb] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [gen] push = 1, pop = 1, wdata = 57, rdata = xx
            80.000ns : [drv] push = 1, pop = 1, wdata = 57, rdata = xx
            85.000ns : [mon] push = 1, pop = 1, wdata = 57, rdata = 63
            85.000ns : [scb] push = 1, pop = 1, wdata = 57, rdata = 63
scb write Data 87 stored in Queue. (Size: 4)
scb read PASS: Exp = 99, Act = 99
            85.000ns : [gen] push = 1, pop = 0, wdata = 40, rdata = xx
            90.000ns : [drv] push = 1, pop = 0, wdata = 40, rdata = xx
            95.000ns : [mon] push = 1, pop = 0, wdata = 40, rdata = a3
            95.000ns : [scb] push = 1, pop = 0, wdata = 40, rdata = a3
scb write Data 64 stored in Queue. (Size: 4)
            95.000ns : [gen] push = 0, pop = 0, wdata = 12, rdata = xx
           100.000ns : [drv] push = 0, pop = 0, wdata = 12, rdata = xx
           105.000ns : [mon] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [scb] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [gen] push = 1, pop = 1, wdata = 92, rdata = xx
           110.000ns : [drv] push = 1, pop = 1, wdata = 92, rdata = xx
           115.000ns : [mon] push = 1, pop = 1, wdata = 92, rdata = a3
           115.000ns : [scb] push = 1, pop = 1, wdata = 92, rdata = a3
scb write Data 146 stored in Queue. (Size: 5)
scb read PASS: Exp = 163, Act = 163
_______________________________
** fifo verifi **
*******************************
** total try count =  10     **
** pass count =   3          **
** fail count =   0          **
*******************************
$stop called at time : 125 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 213
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [mon] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [scb] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
            45.000ns : [mon] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [scb] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
            55.000ns : [mon] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [scb] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
            65.000ns : [mon] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [scb] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
            75.000ns : [mon] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [scb] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [gen] push = 1, pop = 1, wdata = 57, rdata = xx
            80.000ns : [drv] push = 1, pop = 1, wdata = 57, rdata = xx
            85.000ns : [mon] push = 1, pop = 1, wdata = 57, rdata = 63
            85.000ns : [scb] push = 1, pop = 1, wdata = 57, rdata = 63
            85.000ns : [gen] push = 1, pop = 0, wdata = 40, rdata = xx
            90.000ns : [drv] push = 1, pop = 0, wdata = 40, rdata = xx
            95.000ns : [mon] push = 1, pop = 0, wdata = 40, rdata = a3
            95.000ns : [scb] push = 1, pop = 0, wdata = 40, rdata = a3
            95.000ns : [gen] push = 0, pop = 0, wdata = 12, rdata = xx
           100.000ns : [drv] push = 0, pop = 0, wdata = 12, rdata = xx
           105.000ns : [mon] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [scb] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [gen] push = 1, pop = 1, wdata = 92, rdata = xx
           110.000ns : [drv] push = 1, pop = 1, wdata = 92, rdata = xx
           115.000ns : [mon] push = 1, pop = 1, wdata = 92, rdata = a3
           115.000ns : [scb] push = 1, pop = 1, wdata = 92, rdata = a3
_______________________________
** fifo verifi **
*******************************
** total try count =  10     **
** pass count =   3          **
** fail count =   0          **
*******************************
$stop called at time : 125 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 213
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [mon] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [scb] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
            45.000ns : [mon] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [scb] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
            55.000ns : [mon] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [scb] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
            65.000ns : [mon] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [scb] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
            75.000ns : [mon] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [scb] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [gen] push = 1, pop = 1, wdata = 57, rdata = xx
            80.000ns : [drv] push = 1, pop = 1, wdata = 57, rdata = xx
            85.000ns : [mon] push = 1, pop = 1, wdata = 57, rdata = 63
            85.000ns : [scb] push = 1, pop = 1, wdata = 57, rdata = 63
            85.000ns : [gen] push = 1, pop = 0, wdata = 40, rdata = xx
            90.000ns : [drv] push = 1, pop = 0, wdata = 40, rdata = xx
            95.000ns : [mon] push = 1, pop = 0, wdata = 40, rdata = a3
            95.000ns : [scb] push = 1, pop = 0, wdata = 40, rdata = a3
            95.000ns : [gen] push = 0, pop = 0, wdata = 12, rdata = xx
           100.000ns : [drv] push = 0, pop = 0, wdata = 12, rdata = xx
           105.000ns : [mon] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [scb] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [gen] push = 1, pop = 1, wdata = 92, rdata = xx
           110.000ns : [drv] push = 1, pop = 1, wdata = 92, rdata = xx
           115.000ns : [mon] push = 1, pop = 1, wdata = 92, rdata = a3
           115.000ns : [scb] push = 1, pop = 1, wdata = 92, rdata = a3
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   3          **
** fail count =   0          **
*******************************
$stop called at time : 125 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 214
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [mon] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [scb] push = 1, pop = 0, wdata = 11, rdata = xx
scb write Data 17 stored in Queue. (Size: 1)
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
            45.000ns : [mon] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [scb] push = 1, pop = 1, wdata = 63, rdata = 11
scb write Data 99 stored in Queue. (Size: 2)
scb read PASS: Exp = 17, Act = 17
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
            55.000ns : [mon] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [scb] push = 1, pop = 0, wdata = a3, rdata = 63
scb write Data 163 stored in Queue. (Size: 2)
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
            65.000ns : [mon] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [scb] push = 1, pop = 0, wdata = 84, rdata = 63
scb write Data 132 stored in Queue. (Size: 3)
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
            75.000ns : [mon] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [scb] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [gen] push = 1, pop = 1, wdata = 57, rdata = xx
            80.000ns : [drv] push = 1, pop = 1, wdata = 57, rdata = xx
            85.000ns : [mon] push = 1, pop = 1, wdata = 57, rdata = 63
            85.000ns : [scb] push = 1, pop = 1, wdata = 57, rdata = 63
scb write Data 87 stored in Queue. (Size: 4)
scb read PASS: Exp = 99, Act = 99
            85.000ns : [gen] push = 1, pop = 0, wdata = 40, rdata = xx
            90.000ns : [drv] push = 1, pop = 0, wdata = 40, rdata = xx
            95.000ns : [mon] push = 1, pop = 0, wdata = 40, rdata = a3
            95.000ns : [scb] push = 1, pop = 0, wdata = 40, rdata = a3
scb write Data 64 stored in Queue. (Size: 4)
            95.000ns : [gen] push = 0, pop = 0, wdata = 12, rdata = xx
           100.000ns : [drv] push = 0, pop = 0, wdata = 12, rdata = xx
           105.000ns : [mon] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [scb] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [gen] push = 1, pop = 1, wdata = 92, rdata = xx
           110.000ns : [drv] push = 1, pop = 1, wdata = 92, rdata = xx
           115.000ns : [mon] push = 1, pop = 1, wdata = 92, rdata = a3
           115.000ns : [scb] push = 1, pop = 1, wdata = 92, rdata = a3
scb write Data 146 stored in Queue. (Size: 5)
scb read PASS: Exp = 163, Act = 163
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   3          **
** fail count =   0          **
*******************************
$stop called at time : 125 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 214
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
WARNING: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 138 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
WARNING: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 139 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
WARNING: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 140 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
WARNING: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 141 : Attempting to dereference a null or uninitialized class object in write context : This is not allowed and the write is ignored.
            20.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            25.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            25.000ns : [gen] push = 1, pop = 0, wdata = 11, rdata = xx
            30.000ns : [drv] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [mon] push = 1, pop = 0, wdata = 11, rdata = xx
            35.000ns : [scb] push = 1, pop = 0, wdata = 11, rdata = xx
scb write Data 17 stored in Queue. (Size: 1)
            35.000ns : [gen] push = 1, pop = 1, wdata = 63, rdata = xx
            40.000ns : [drv] push = 1, pop = 1, wdata = 63, rdata = xx
            45.000ns : [mon] push = 1, pop = 1, wdata = 63, rdata = 11
            45.000ns : [scb] push = 1, pop = 1, wdata = 63, rdata = 11
scb write Data 99 stored in Queue. (Size: 2)
scb read PASS: Exp = 17, Act = 17
            45.000ns : [gen] push = 1, pop = 0, wdata = a3, rdata = xx
            50.000ns : [drv] push = 1, pop = 0, wdata = a3, rdata = xx
            55.000ns : [mon] push = 1, pop = 0, wdata = a3, rdata = 63
            55.000ns : [scb] push = 1, pop = 0, wdata = a3, rdata = 63
scb write Data 163 stored in Queue. (Size: 2)
            55.000ns : [gen] push = 1, pop = 0, wdata = 84, rdata = xx
            60.000ns : [drv] push = 1, pop = 0, wdata = 84, rdata = xx
            65.000ns : [mon] push = 1, pop = 0, wdata = 84, rdata = 63
            65.000ns : [scb] push = 1, pop = 0, wdata = 84, rdata = 63
scb write Data 132 stored in Queue. (Size: 3)
            65.000ns : [gen] push = 0, pop = 0, wdata = 2d, rdata = xx
            70.000ns : [drv] push = 0, pop = 0, wdata = 2d, rdata = xx
            75.000ns : [mon] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [scb] push = 0, pop = 0, wdata = 2d, rdata = 63
            75.000ns : [gen] push = 1, pop = 1, wdata = 57, rdata = xx
            80.000ns : [drv] push = 1, pop = 1, wdata = 57, rdata = xx
            85.000ns : [mon] push = 1, pop = 1, wdata = 57, rdata = 63
            85.000ns : [scb] push = 1, pop = 1, wdata = 57, rdata = 63
scb write Data 87 stored in Queue. (Size: 4)
scb read PASS: Exp = 99, Act = 99
            85.000ns : [gen] push = 1, pop = 0, wdata = 40, rdata = xx
            90.000ns : [drv] push = 1, pop = 0, wdata = 40, rdata = xx
            95.000ns : [mon] push = 1, pop = 0, wdata = 40, rdata = a3
            95.000ns : [scb] push = 1, pop = 0, wdata = 40, rdata = a3
scb write Data 64 stored in Queue. (Size: 4)
            95.000ns : [gen] push = 0, pop = 0, wdata = 12, rdata = xx
           100.000ns : [drv] push = 0, pop = 0, wdata = 12, rdata = xx
           105.000ns : [mon] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [scb] push = 0, pop = 0, wdata = 12, rdata = a3
           105.000ns : [gen] push = 1, pop = 1, wdata = 92, rdata = xx
           110.000ns : [drv] push = 1, pop = 1, wdata = 92, rdata = xx
           115.000ns : [mon] push = 1, pop = 1, wdata = 92, rdata = a3
           115.000ns : [scb] push = 1, pop = 1, wdata = 92, rdata = a3
scb write Data 146 stored in Queue. (Size: 5)
scb read PASS: Exp = 163, Act = 163
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   3          **
** fail count =   0          **
*******************************
$stop called at time : 125 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 218
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [mon] push = 0, pop = 0, wdata = 00, rdata = xx
            20.000ns : [scb] push = 0, pop = 0, wdata = 00, rdata = xx
            20.000ns : [gen] push = 1, pop = 1, wdata = b8, rdata = xx
            21.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            30.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            30.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            30.000ns : [gen] push = 0, pop = 0, wdata = 07, rdata = xx
            31.000ns : [drv] push = 1, pop = 1, wdata = b8, rdata = xx
            40.000ns : [mon] push = 1, pop = 1, wdata = b8, rdata = b8
            40.000ns : [scb] push = 1, pop = 1, wdata = b8, rdata = b8
scb write Data 184 stored in Queue. (Size: 1)
scb read PASS: Exp = 184, Act = 184
            40.000ns : [gen] push = 0, pop = 0, wdata = b6, rdata = xx
            41.000ns : [drv] push = 0, pop = 0, wdata = 07, rdata = xx
            50.000ns : [mon] push = 0, pop = 0, wdata = 07, rdata = b8
            50.000ns : [scb] push = 0, pop = 0, wdata = 07, rdata = b8
            50.000ns : [gen] push = 0, pop = 1, wdata = 12, rdata = xx
            51.000ns : [drv] push = 0, pop = 0, wdata = b6, rdata = xx
            60.000ns : [mon] push = 0, pop = 0, wdata = b6, rdata = b8
            60.000ns : [scb] push = 0, pop = 0, wdata = b6, rdata = b8
            60.000ns : [gen] push = 0, pop = 0, wdata = 0a, rdata = xx
            61.000ns : [drv] push = 0, pop = 1, wdata = 12, rdata = xx
            70.000ns : [mon] push = 0, pop = 1, wdata = 12, rdata = xx
            70.000ns : [scb] push = 0, pop = 1, wdata = 12, rdata = xx
scb write Queue Full! Check FIFO design.
            70.000ns : [gen] push = 0, pop = 0, wdata = c0, rdata = xx
            71.000ns : [drv] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [mon] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [scb] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [gen] push = 0, pop = 1, wdata = 6e, rdata = xx
            81.000ns : [drv] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [mon] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [scb] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [gen] push = 1, pop = 0, wdata = e0, rdata = xx
            91.000ns : [drv] push = 0, pop = 1, wdata = 6e, rdata = xx
           100.000ns : [mon] push = 0, pop = 1, wdata = 6e, rdata = xx
           100.000ns : [scb] push = 0, pop = 1, wdata = 6e, rdata = xx
scb write Queue Full! Check FIFO design.
           100.000ns : [gen] push = 0, pop = 1, wdata = e0, rdata = xx
           101.000ns : [drv] push = 1, pop = 0, wdata = e0, rdata = xx
           110.000ns : [mon] push = 1, pop = 0, wdata = e0, rdata = e0
           110.000ns : [scb] push = 1, pop = 0, wdata = e0, rdata = e0
scb write Data 224 stored in Queue. (Size: 1)
           111.000ns : [drv] push = 0, pop = 1, wdata = e0, rdata = xx
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   1          **
** fail count =   0          **
*******************************
$stop called at time : 120 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 215
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [mon] push = 0, pop = 0, wdata = 00, rdata = xx
            20.000ns : [scb] push = 0, pop = 0, wdata = 00, rdata = xx
            20.000ns : [gen] push = 1, pop = 1, wdata = b8, rdata = xx
            21.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            30.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            30.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            30.000ns : [gen] push = 0, pop = 0, wdata = 07, rdata = xx
            31.000ns : [drv] push = 1, pop = 1, wdata = b8, rdata = xx
            40.000ns : [mon] push = 1, pop = 1, wdata = b8, rdata = b8
            40.000ns : [scb] push = 1, pop = 1, wdata = b8, rdata = b8
scb write Data 184 stored in Queue. (Size: 1)
scb read PASS: Exp = 184, Act = 184
            40.000ns : [gen] push = 0, pop = 0, wdata = b6, rdata = xx
            41.000ns : [drv] push = 0, pop = 0, wdata = 07, rdata = xx
            50.000ns : [mon] push = 0, pop = 0, wdata = 07, rdata = b8
            50.000ns : [scb] push = 0, pop = 0, wdata = 07, rdata = b8
            50.000ns : [gen] push = 0, pop = 1, wdata = 12, rdata = xx
            51.000ns : [drv] push = 0, pop = 0, wdata = b6, rdata = xx
            60.000ns : [mon] push = 0, pop = 0, wdata = b6, rdata = b8
            60.000ns : [scb] push = 0, pop = 0, wdata = b6, rdata = b8
            60.000ns : [gen] push = 0, pop = 0, wdata = 0a, rdata = xx
            61.000ns : [drv] push = 0, pop = 1, wdata = 12, rdata = xx
            70.000ns : [mon] push = 0, pop = 1, wdata = 12, rdata = xx
            70.000ns : [scb] push = 0, pop = 1, wdata = 12, rdata = xx
scb write Queue Full! Check FIFO design.
            70.000ns : [gen] push = 0, pop = 0, wdata = c0, rdata = xx
            71.000ns : [drv] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [mon] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [scb] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [gen] push = 0, pop = 1, wdata = 6e, rdata = xx
            81.000ns : [drv] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [mon] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [scb] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [gen] push = 1, pop = 0, wdata = e0, rdata = xx
            91.000ns : [drv] push = 0, pop = 1, wdata = 6e, rdata = xx
           100.000ns : [mon] push = 0, pop = 1, wdata = 6e, rdata = xx
           100.000ns : [scb] push = 0, pop = 1, wdata = 6e, rdata = xx
scb write Queue Full! Check FIFO design.
           100.000ns : [gen] push = 0, pop = 1, wdata = e0, rdata = xx
           101.000ns : [drv] push = 1, pop = 0, wdata = e0, rdata = xx
           110.000ns : [mon] push = 1, pop = 0, wdata = e0, rdata = e0
           110.000ns : [scb] push = 1, pop = 0, wdata = e0, rdata = e0
scb write Data 224 stored in Queue. (Size: 1)
           111.000ns : [drv] push = 0, pop = 1, wdata = e0, rdata = xx
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   1          **
** fail count =   0          **
*******************************
$stop called at time : 120 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 214
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, pop = 1, wdata = 71, rdata = xx
            20.000ns : [mon] push = 0, pop = 0, wdata = 00, rdata = xx
            20.000ns : [scb] push = 0, pop = 0, wdata = 00, rdata = xx
            20.000ns : [gen] push = 1, pop = 1, wdata = b8, rdata = xx
            21.000ns : [drv] push = 0, pop = 1, wdata = 71, rdata = xx
            30.000ns : [mon] push = 0, pop = 1, wdata = 71, rdata = xx
            30.000ns : [scb] push = 0, pop = 1, wdata = 71, rdata = xx
scb write Queue Full! Check FIFO design.
            30.000ns : [gen] push = 0, pop = 0, wdata = 07, rdata = xx
            31.000ns : [drv] push = 1, pop = 1, wdata = b8, rdata = xx
            40.000ns : [mon] push = 1, pop = 1, wdata = b8, rdata = b8
            40.000ns : [scb] push = 1, pop = 1, wdata = b8, rdata = b8
scb write Data 184 stored in Queue. (Size: 1)
scb read PASS: Exp = 184, Act = 184
            40.000ns : [gen] push = 0, pop = 0, wdata = b6, rdata = xx
            41.000ns : [drv] push = 0, pop = 0, wdata = 07, rdata = xx
            50.000ns : [mon] push = 0, pop = 0, wdata = 07, rdata = b8
            50.000ns : [scb] push = 0, pop = 0, wdata = 07, rdata = b8
            50.000ns : [gen] push = 0, pop = 1, wdata = 12, rdata = xx
            51.000ns : [drv] push = 0, pop = 0, wdata = b6, rdata = xx
            60.000ns : [mon] push = 0, pop = 0, wdata = b6, rdata = b8
            60.000ns : [scb] push = 0, pop = 0, wdata = b6, rdata = b8
            60.000ns : [gen] push = 0, pop = 0, wdata = 0a, rdata = xx
            61.000ns : [drv] push = 0, pop = 1, wdata = 12, rdata = xx
            70.000ns : [mon] push = 0, pop = 1, wdata = 12, rdata = xx
            70.000ns : [scb] push = 0, pop = 1, wdata = 12, rdata = xx
scb write Queue Full! Check FIFO design.
            70.000ns : [gen] push = 0, pop = 0, wdata = c0, rdata = xx
            71.000ns : [drv] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [mon] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [scb] push = 0, pop = 0, wdata = 0a, rdata = xx
            80.000ns : [gen] push = 0, pop = 1, wdata = 6e, rdata = xx
            81.000ns : [drv] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [mon] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [scb] push = 0, pop = 0, wdata = c0, rdata = xx
            90.000ns : [gen] push = 1, pop = 0, wdata = e0, rdata = xx
            91.000ns : [drv] push = 0, pop = 1, wdata = 6e, rdata = xx
           100.000ns : [mon] push = 0, pop = 1, wdata = 6e, rdata = xx
           100.000ns : [scb] push = 0, pop = 1, wdata = 6e, rdata = xx
scb write Queue Full! Check FIFO design.
           100.000ns : [gen] push = 0, pop = 1, wdata = e0, rdata = xx
           101.000ns : [drv] push = 1, pop = 0, wdata = e0, rdata = xx
           110.000ns : [mon] push = 1, pop = 0, wdata = e0, rdata = e0
           110.000ns : [scb] push = 1, pop = 0, wdata = e0, rdata = e0
scb write Data 224 stored in Queue. (Size: 1)
           111.000ns : [drv] push = 0, pop = 1, wdata = e0, rdata = xx
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   1          **
** fail count =   0          **
*******************************
$stop called at time : 120 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 214
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:226]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:241]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:241]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:227]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:227]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:227]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:236]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:251]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:251]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:236]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:251]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:251]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:238]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:253]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:253]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:238]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:253]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:253]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:257]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:257]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:242]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'clk' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:257]
WARNING: [VRFC 10-3823] variable 'clk' might have multiple concurrent drivers [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:257]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            20.000ns : [mon] push = 0, wdata = 00, full = x, pop = 0, rdata = xx, empty = x
            20.000ns : [scb] push = 0, wdata = 00, full = x, pop = 0, rdata = xx, empty = x
            20.000ns : [gen] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            26.000ns : [drv] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            30.000ns : [mon] push = 0, wdata = 00, full = x, pop = 1, rdata = xx, empty = x
            30.000ns : [scb] push = 0, wdata = 00, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
            30.000ns : [gen] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [scb] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
scb write Data 184 stored in Queue. (Size: 1)
scb read FAIL: Exp = 184, Act = x
            40.000ns : [gen] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            50.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            50.000ns : [gen] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            60.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            60.000ns : [gen] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            70.000ns : [mon] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            70.000ns : [scb] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
            70.000ns : [gen] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [gen] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [gen] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
           100.000ns : [scb] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
           100.000ns : [gen] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           110.000ns : [mon] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           110.000ns : [scb] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
scb write Data 224 stored in Queue. (Size: 1)
           116.000ns : [drv] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   1          **
*******************************
$stop called at time : 120 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 233
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            20.000ns : [mon] push = 0, wdata = 00, full = x, pop = 0, rdata = xx, empty = x
            20.000ns : [scb] push = 0, wdata = 00, full = x, pop = 0, rdata = xx, empty = x
            20.000ns : [gen] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            26.000ns : [drv] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            30.000ns : [mon] push = 0, wdata = 00, full = x, pop = 1, rdata = xx, empty = x
            30.000ns : [scb] push = 0, wdata = 00, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
            30.000ns : [gen] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [scb] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
scb write Data 184 stored in Queue. (Size: 1)
scb read FAIL: Exp = 184, Act = x
            40.000ns : [gen] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            50.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            50.000ns : [gen] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            60.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = b8, empty = x
            60.000ns : [gen] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            70.000ns : [mon] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            70.000ns : [scb] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
            70.000ns : [gen] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [gen] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [mon] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [scb] push = 0, wdata = b8, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [gen] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
           100.000ns : [scb] push = 0, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
           100.000ns : [gen] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           110.000ns : [mon] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           110.000ns : [scb] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
scb write Data 224 stored in Queue. (Size: 1)
           110.000ns : [gen] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           116.000ns : [drv] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [scb] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
scb read FAIL: Exp = 224, Act = x
           120.000ns : [gen] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [scb] push = 0, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           136.000ns : [drv] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [scb] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
           140.000ns : [gen] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           146.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           150.000ns : [mon] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           150.000ns : [scb] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
scb write Queue Full! Check FIFO design.
           150.000ns : [gen] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           156.000ns : [drv] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           160.000ns : [mon] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           160.000ns : [scb] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
scb write Data 215 stored in Queue. (Size: 1)
           160.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = d7, full = x, pop = 0, rdata = d7, empty = x
           170.000ns : [scb] push = 0, wdata = d7, full = x, pop = 0, rdata = d7, empty = x
           170.000ns : [gen] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           176.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [mon] push = 0, wdata = d7, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [scb] push = 0, wdata = d7, full = x, pop = 1, rdata = xx, empty = x
scb read FAIL: Exp = 215, Act = x
           180.000ns : [gen] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [scb] push = 0, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [gen] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [scb] push = 0, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [gen] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
           206.000ns : [drv] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [mon] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [scb] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
scb write Data 202 stored in Queue. (Size: 1)
scb read FAIL: Exp = 202, Act = x
           216.000ns : [drv] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
_______________________________
** fifo verifi **
*******************************
** total try count =   9     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 220 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 233
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            20.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            20.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            20.000ns : [gen] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            26.000ns : [drv] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            30.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
            30.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
scb write Queue Full! Check FIFO design.
            30.000ns : [gen] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
scb write Data 184 stored in Queue. (Size: 1)
scb read FAIL: Exp = 184, Act = x
            40.000ns : [gen] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            50.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            50.000ns : [gen] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            60.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            60.000ns : [gen] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            70.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
            70.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
scb write Queue Full! Check FIFO design.
            70.000ns : [gen] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            80.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            80.000ns : [gen] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            90.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            90.000ns : [gen] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
           100.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
scb write Queue Full! Check FIFO design.
           100.000ns : [gen] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           110.000ns : [mon] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           110.000ns : [scb] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
scb write Data 224 stored in Queue. (Size: 1)
           110.000ns : [gen] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           116.000ns : [drv] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 0
scb read FAIL: Exp = 224, Act = x
           120.000ns : [gen] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           130.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           130.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           136.000ns : [drv] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           140.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
scb write Queue Full! Check FIFO design.
           140.000ns : [gen] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           146.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           150.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           150.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
scb write Queue Full! Check FIFO design.
           150.000ns : [gen] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           156.000ns : [drv] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           160.000ns : [mon] push = 1, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           160.000ns : [scb] push = 1, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
scb write Data 215 stored in Queue. (Size: 1)
           160.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = d7, empty = 0
           170.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = d7, empty = 0
           170.000ns : [gen] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           176.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 1, rdata = xx, empty = 0
           180.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 1, rdata = xx, empty = 0
scb read FAIL: Exp = 215, Act = x
           180.000ns : [gen] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           190.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           190.000ns : [gen] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           200.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           200.000ns : [gen] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
           206.000ns : [drv] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [mon] push = 1, wdata = ca, full = 0, pop = 1, rdata = xx, empty = 1
           210.000ns : [scb] push = 1, wdata = ca, full = 0, pop = 1, rdata = xx, empty = 1
scb write Data 202 stored in Queue. (Size: 1)
scb read FAIL: Exp = 202, Act = x
           216.000ns : [drv] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
_______________________________
** fifo verifi **
*******************************
** total try count =   9     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 220 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 235
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            20.000ns : [gen] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            20.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            20.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            20.000ns : [gen] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            26.000ns : [drv] push = 0, wdata = 71, full = x, pop = 1, rdata = xx, empty = x
            30.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
            30.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
            30.000ns : [gen] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
 FAIL: Exp = 184, Act = x
            40.000ns : [gen] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            50.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            50.000ns : [gen] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            60.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            60.000ns : [gen] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            70.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
            70.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
            70.000ns : [gen] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            80.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            80.000ns : [gen] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            90.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            90.000ns : [gen] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
           100.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
           100.000ns : [gen] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           110.000ns : [mon] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           110.000ns : [scb] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           110.000ns : [gen] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           116.000ns : [drv] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 224, Act = x
           120.000ns : [gen] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           130.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           130.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           136.000ns : [drv] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           140.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           140.000ns : [gen] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           146.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           150.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           150.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           150.000ns : [gen] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           156.000ns : [drv] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           160.000ns : [mon] push = 1, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           160.000ns : [scb] push = 1, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           160.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = d7, empty = 0
           170.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = d7, empty = 0
           170.000ns : [gen] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           176.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 1, rdata = xx, empty = 0
           180.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 215, Act = x
           180.000ns : [gen] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           190.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           190.000ns : [gen] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           200.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           200.000ns : [gen] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
           206.000ns : [drv] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [mon] push = 1, wdata = ca, full = 0, pop = 1, rdata = xx, empty = 1
           210.000ns : [scb] push = 1, wdata = ca, full = 0, pop = 1, rdata = xx, empty = 1
 FAIL: Exp = 202, Act = x
           216.000ns : [drv] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
_______________________________
** fifo verifi **
*******************************
** total try count =   9     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 220 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 230
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.273 ; gain = 0.328
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            35.000ns : [gen] push = 0, wdata = 76, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            46.000ns : [drv] push = 0, wdata = 76, full = x, pop = 1, rdata = xx, empty = x
            50.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
            50.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
            50.000ns : [gen] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            56.000ns : [drv] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
            60.000ns : [scb] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
 FAIL: Exp = 184, Act = x
            60.000ns : [gen] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            70.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            70.000ns : [gen] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            76.000ns : [drv] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            80.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            80.000ns : [gen] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            86.000ns : [drv] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [gen] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
           100.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
           100.000ns : [gen] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
           110.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
           110.000ns : [gen] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           116.000ns : [drv] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
           120.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
           120.000ns : [gen] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           126.000ns : [drv] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           130.000ns : [scb] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           130.000ns : [gen] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           136.000ns : [drv] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 0
           140.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 224, Act = x
           140.000ns : [gen] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           146.000ns : [drv] push = 0, wdata = ef, full = x, pop = 0, rdata = xx, empty = x
           150.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           150.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           150.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           156.000ns : [drv] push = 0, wdata = 36, full = x, pop = 1, rdata = xx, empty = x
           160.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           160.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           160.000ns : [gen] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           170.000ns : [scb] push = 0, wdata = e0, full = 0, pop = 1, rdata = xx, empty = 1
           170.000ns : [gen] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           176.000ns : [drv] push = 1, wdata = d7, full = x, pop = 0, rdata = xx, empty = x
           180.000ns : [mon] push = 1, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           180.000ns : [scb] push = 1, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           180.000ns : [gen] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 97, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = d7, empty = 0
           190.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = d7, empty = 0
           190.000ns : [gen] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 47, full = x, pop = 1, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 1, rdata = xx, empty = 0
           200.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 215, Act = x
           200.000ns : [gen] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           206.000ns : [drv] push = 0, wdata = 2c, full = x, pop = 0, rdata = xx, empty = x
           210.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           210.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           210.000ns : [gen] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           216.000ns : [drv] push = 0, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
           220.000ns : [mon] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           220.000ns : [scb] push = 0, wdata = d7, full = 0, pop = 0, rdata = xx, empty = 1
           220.000ns : [gen] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
           226.000ns : [drv] push = 1, wdata = ca, full = x, pop = 1, rdata = xx, empty = x
           230.000ns : [mon] push = 1, wdata = ca, full = 0, pop = 1, rdata = xx, empty = 1
           230.000ns : [scb] push = 1, wdata = ca, full = 0, pop = 1, rdata = xx, empty = 1
 FAIL: Exp = 202, Act = x
           236.000ns : [drv] push = 1, wdata = 29, full = x, pop = 0, rdata = xx, empty = x
_______________________________
** fifo verifi **
*******************************
** total try count =   9     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 240 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 231
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.273 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            25.000ns : [gen] push = 0, wdata = 76, full = x, pop = 1, rdata = xx, empty = x
            30.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            30.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 0, rdata = xx, empty = 1
            30.000ns : [gen] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            36.000ns : [drv] push = 0, wdata = 76, full = x, pop = 1, rdata = xx, empty = x
            40.000ns : [mon] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
            40.000ns : [scb] push = 0, wdata = 00, full = 0, pop = 1, rdata = xx, empty = 1
            40.000ns : [gen] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = b8, full = x, pop = 1, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
            50.000ns : [scb] push = 1, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
 FAIL: Exp = 184, Act = x
            50.000ns : [gen] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 07, full = x, pop = 0, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            60.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            60.000ns : [gen] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            66.000ns : [drv] push = 0, wdata = b6, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            70.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = b8, empty = 0
            70.000ns : [gen] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 0, wdata = 12, full = x, pop = 1, rdata = xx, empty = x
            80.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
            80.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 0
            80.000ns : [gen] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
            86.000ns : [drv] push = 0, wdata = 0a, full = x, pop = 0, rdata = xx, empty = x
            90.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            90.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
            90.000ns : [gen] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = c0, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
           100.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 0, rdata = xx, empty = 1
           100.000ns : [gen] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 6e, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
           110.000ns : [scb] push = 0, wdata = b8, full = 0, pop = 1, rdata = xx, empty = 1
           110.000ns : [gen] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = e0, full = x, pop = 0, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           120.000ns : [scb] push = 1, wdata = e0, full = 0, pop = 0, rdata = xx, empty = 1
           126.000ns : [drv] push = 0, wdata = e0, full = x, pop = 1, rdata = xx, empty = x
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   1          **
*******************************
$stop called at time : 130 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 230
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 95, Act = x
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 187, Act = x
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 167, Act = x
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 19, Act = x
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 230
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 95, Act = x
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 187, Act = x
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 167, Act = x
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 19, Act = x
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 230
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 95, Act = x
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 187, Act = x
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 167, Act = x
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 19, Act = x
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 229
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 27 : Accessing non-static members of a null object is not allowed.
Time: 30 ns  Iteration: 0  Process: /$unit_fifo_sv/driver::preset
  File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv

HDL Line: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:28
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 27 : Accessing non-static members of a null object is not allowed.
Time: 30 ns  Iteration: 0  Process: /$unit_fifo_sv/driver::preset
  File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv

HDL Line: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:28
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 27 : Accessing non-static members of a null object is not allowed.
Time: 30 ns  Iteration: 0  Process: /$unit_fifo_sv/driver::preset
  File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv

HDL Line: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:28
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1951.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv Line: 27 : Accessing non-static members of a null object is not allowed.
Time: 30 ns  Iteration: 0  Process: /$unit_fifo_sv/driver::preset
  File: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv

HDL Line: D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv:28
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.008 ; gain = 0.016
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp =  95, COM =   x
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 187, COM =   x
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 167, COM =   x
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp =  19, COM =   x
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 223
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            41.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            41.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            41.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            51.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            51.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            51.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            61.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            61.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp =  95, COM =   x
            61.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            71.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            71.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            71.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            81.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            81.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            81.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            91.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            91.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 187, COM =   x
            91.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           101.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           101.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           101.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           111.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           111.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 167, COM =   x
           111.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           121.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           121.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp =  19, COM =   x
           121.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           131.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           131.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 141 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 224
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 223
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 223
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 223
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
_______________________________
** fifo verifi **
*******************************
** total try count =   4     **
** pass count =   0          **
** fail count =   4          **
*******************************
$stop called at time : 140 ns : File "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" Line 223
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1953.234 ; gain = 0.516
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [gen] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           136.000ns : [drv] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
           140.000ns : [scb] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 97, COM = xx
           140.000ns : [gen] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           146.000ns : [drv] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           150.000ns : [mon] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [scb] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [gen] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           156.000ns : [drv] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           160.000ns : [mon] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
           160.000ns : [scb] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3f, COM = xx
           160.000ns : [gen] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [scb] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [gen] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           176.000ns : [drv] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [mon] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           180.000ns : [scb] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = d2, COM = xx
           180.000ns : [gen] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [gen] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [gen] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           206.000ns : [drv] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           210.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 36, COM = xx
           210.000ns : [gen] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           216.000ns : [drv] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           220.000ns : [mon] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
           220.000ns : [scb] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = c1, COM = xx
           220.000ns : [gen] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           226.000ns : [drv] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           230.000ns : [mon] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           230.000ns : [scb] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 67, COM = xx
           230.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           236.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           240.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [gen] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           246.000ns : [drv] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           250.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           256.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           260.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           260.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 41, COM = xx
           260.000ns : [gen] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           266.000ns : [drv] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           270.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           270.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 61, COM = xx
           270.000ns : [gen] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           276.000ns : [drv] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           280.000ns : [mon] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [scb] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [gen] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           286.000ns : [drv] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           290.000ns : [mon] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [scb] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [gen] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           296.000ns : [drv] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           300.000ns : [mon] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           300.000ns : [scb] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 19, COM = xx
           300.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           306.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           310.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [gen] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           316.000ns : [drv] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           320.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [gen] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           326.000ns : [drv] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           330.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           330.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 4c, COM = xx
           330.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           336.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           340.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           340.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = e9, COM = xx
           340.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           346.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           350.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [gen] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           356.000ns : [drv] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           360.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           360.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           360.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           366.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           370.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [gen] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           376.000ns : [drv] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           380.000ns : [mon] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
           380.000ns : [scb] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           380.000ns : [gen] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           386.000ns : [drv] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           390.000ns : [mon] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [scb] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [gen] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           396.000ns : [drv] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           400.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           400.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = de, COM = xx
           400.000ns : [gen] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           406.000ns : [drv] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           410.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           410.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2d, COM = xx
           410.000ns : [gen] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           416.000ns : [drv] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           420.000ns : [mon] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [scb] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [gen] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           426.000ns : [drv] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           430.000ns : [mon] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
           430.000ns : [scb] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2e, COM = xx
           430.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           436.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           440.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           440.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b7, COM = xx
           440.000ns : [gen] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           446.000ns : [drv] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           450.000ns : [mon] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
           450.000ns : [scb] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           450.000ns : [gen] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           456.000ns : [drv] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           460.000ns : [mon] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [scb] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [gen] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           466.000ns : [drv] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           470.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           470.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 20, COM = xx
           470.000ns : [gen] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           476.000ns : [drv] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           480.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [gen] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           486.000ns : [drv] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           490.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           490.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 0d, COM = xx
           490.000ns : [gen] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           496.000ns : [drv] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           500.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [gen] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           506.000ns : [drv] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           510.000ns : [mon] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [scb] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [gen] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           516.000ns : [drv] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           520.000ns : [mon] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [scb] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [gen] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           526.000ns : [drv] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           530.000ns : [mon] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [scb] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [gen] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           536.000ns : [drv] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           540.000ns : [mon] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
           540.000ns : [scb] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9e, COM = xx
           540.000ns : [gen] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           546.000ns : [drv] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           550.000ns : [mon] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [scb] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [gen] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           556.000ns : [drv] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           560.000ns : [mon] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           560.000ns : [scb] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = eb, COM = xx
           560.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           566.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           570.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           570.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 52, COM = xx
           570.000ns : [gen] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           576.000ns : [drv] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           580.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           580.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 87, COM = xx
           580.000ns : [gen] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           586.000ns : [drv] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           590.000ns : [mon] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [scb] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [gen] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           596.000ns : [drv] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           600.000ns : [mon] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [scb] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [gen] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           606.000ns : [drv] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           610.000ns : [mon] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [scb] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           616.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           620.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [gen] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           626.000ns : [drv] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           630.000ns : [mon] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           630.000ns : [scb] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b1, COM = xx
           630.000ns : [gen] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           636.000ns : [drv] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           640.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           640.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 90, COM = xx
           640.000ns : [gen] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           646.000ns : [drv] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           650.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [gen] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           656.000ns : [drv] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           660.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           660.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           660.000ns : [gen] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           666.000ns : [drv] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           670.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [gen] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           676.000ns : [drv] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           680.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           680.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = ec, COM = xx
           680.000ns : [gen] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           686.000ns : [drv] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           690.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [gen] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           696.000ns : [drv] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           700.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [gen] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           706.000ns : [drv] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           710.000ns : [mon] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [scb] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [gen] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           716.000ns : [drv] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           720.000ns : [mon] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
           720.000ns : [scb] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a3, COM = xx
           720.000ns : [gen] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           726.000ns : [drv] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           730.000ns : [mon] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [scb] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           736.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           740.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           740.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           740.000ns : [gen] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           746.000ns : [drv] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           750.000ns : [mon] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           750.000ns : [scb] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           750.000ns : [gen] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           756.000ns : [drv] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           760.000ns : [mon] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [scb] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           766.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           770.000ns : [mon] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [scb] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [gen] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           776.000ns : [drv] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           780.000ns : [mon] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
           780.000ns : [scb] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 55, COM = xx
           780.000ns : [gen] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           786.000ns : [drv] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           790.000ns : [mon] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [scb] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [gen] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           796.000ns : [drv] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           800.000ns : [mon] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
           800.000ns : [scb] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b3, COM = xx
           800.000ns : [gen] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           806.000ns : [drv] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           810.000ns : [mon] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [scb] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           816.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           820.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [gen] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           826.000ns : [drv] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           830.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [gen] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           836.000ns : [drv] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           840.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [gen] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           846.000ns : [drv] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           850.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           850.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a6, COM = xx
           850.000ns : [gen] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           856.000ns : [drv] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           860.000ns : [mon] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [scb] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           866.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           870.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
           870.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 18, COM = xx
           870.000ns : [gen] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           876.000ns : [drv] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           880.000ns : [mon] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
           880.000ns : [scb] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           880.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           886.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           890.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [gen] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           896.000ns : [drv] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           900.000ns : [mon] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [scb] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [gen] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           906.000ns : [drv] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           910.000ns : [mon] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [scb] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [gen] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           916.000ns : [drv] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           920.000ns : [mon] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [scb] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [gen] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           926.000ns : [drv] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           930.000ns : [mon] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [scb] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [gen] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           936.000ns : [drv] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           940.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           940.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           940.000ns : [gen] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           946.000ns : [drv] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           950.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           950.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           950.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           956.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           960.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           960.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9f, COM = xx
           960.000ns : [gen] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           966.000ns : [drv] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           970.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           970.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           970.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           976.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           980.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           980.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = f0, COM = xx
           980.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           986.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           990.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           990.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 06, COM = xx
           990.000ns : [gen] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
           996.000ns : [drv] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
          1000.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
          1000.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 86, COM = xx
          1000.000ns : [gen] push = 0, wdata = 53, full = x, pop = 0, rdata = xx, empty = x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1953.422 ; gain = 0.184
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [gen] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           136.000ns : [drv] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
           140.000ns : [scb] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 97, COM = xx
           140.000ns : [gen] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           146.000ns : [drv] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           150.000ns : [mon] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [scb] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [gen] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           156.000ns : [drv] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           160.000ns : [mon] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
           160.000ns : [scb] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3f, COM = xx
           160.000ns : [gen] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [scb] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [gen] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           176.000ns : [drv] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [mon] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           180.000ns : [scb] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = d2, COM = xx
           180.000ns : [gen] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [gen] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [gen] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           206.000ns : [drv] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           210.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 36, COM = xx
           210.000ns : [gen] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           216.000ns : [drv] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           220.000ns : [mon] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
           220.000ns : [scb] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = c1, COM = xx
           220.000ns : [gen] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           226.000ns : [drv] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           230.000ns : [mon] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           230.000ns : [scb] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 67, COM = xx
           230.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           236.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           240.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [gen] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           246.000ns : [drv] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           250.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           256.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           260.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           260.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 41, COM = xx
           260.000ns : [gen] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           266.000ns : [drv] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           270.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           270.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 61, COM = xx
           270.000ns : [gen] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           276.000ns : [drv] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           280.000ns : [mon] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [scb] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [gen] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           286.000ns : [drv] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           290.000ns : [mon] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [scb] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [gen] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           296.000ns : [drv] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           300.000ns : [mon] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           300.000ns : [scb] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 19, COM = xx
           300.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           306.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           310.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [gen] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           316.000ns : [drv] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           320.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [gen] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           326.000ns : [drv] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           330.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           330.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 4c, COM = xx
           330.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           336.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           340.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           340.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = e9, COM = xx
           340.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           346.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           350.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [gen] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           356.000ns : [drv] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           360.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           360.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           360.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           366.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           370.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [gen] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           376.000ns : [drv] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           380.000ns : [mon] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
           380.000ns : [scb] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           380.000ns : [gen] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           386.000ns : [drv] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           390.000ns : [mon] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [scb] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [gen] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           396.000ns : [drv] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           400.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           400.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = de, COM = xx
           400.000ns : [gen] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           406.000ns : [drv] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           410.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           410.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2d, COM = xx
           410.000ns : [gen] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           416.000ns : [drv] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           420.000ns : [mon] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [scb] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [gen] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           426.000ns : [drv] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           430.000ns : [mon] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
           430.000ns : [scb] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2e, COM = xx
           430.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           436.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           440.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           440.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b7, COM = xx
           440.000ns : [gen] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           446.000ns : [drv] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           450.000ns : [mon] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
           450.000ns : [scb] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           450.000ns : [gen] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           456.000ns : [drv] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           460.000ns : [mon] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [scb] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [gen] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           466.000ns : [drv] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           470.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           470.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 20, COM = xx
           470.000ns : [gen] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           476.000ns : [drv] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           480.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [gen] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           486.000ns : [drv] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           490.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           490.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 0d, COM = xx
           490.000ns : [gen] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           496.000ns : [drv] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           500.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [gen] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           506.000ns : [drv] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           510.000ns : [mon] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [scb] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [gen] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           516.000ns : [drv] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           520.000ns : [mon] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [scb] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [gen] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           526.000ns : [drv] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           530.000ns : [mon] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [scb] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [gen] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           536.000ns : [drv] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           540.000ns : [mon] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
           540.000ns : [scb] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9e, COM = xx
           540.000ns : [gen] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           546.000ns : [drv] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           550.000ns : [mon] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [scb] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [gen] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           556.000ns : [drv] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           560.000ns : [mon] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           560.000ns : [scb] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = eb, COM = xx
           560.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           566.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           570.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           570.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 52, COM = xx
           570.000ns : [gen] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           576.000ns : [drv] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           580.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           580.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 87, COM = xx
           580.000ns : [gen] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           586.000ns : [drv] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           590.000ns : [mon] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [scb] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [gen] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           596.000ns : [drv] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           600.000ns : [mon] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [scb] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [gen] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           606.000ns : [drv] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           610.000ns : [mon] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [scb] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           616.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           620.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [gen] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           626.000ns : [drv] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           630.000ns : [mon] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           630.000ns : [scb] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b1, COM = xx
           630.000ns : [gen] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           636.000ns : [drv] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           640.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           640.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 90, COM = xx
           640.000ns : [gen] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           646.000ns : [drv] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           650.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [gen] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           656.000ns : [drv] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           660.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           660.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           660.000ns : [gen] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           666.000ns : [drv] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           670.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [gen] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           676.000ns : [drv] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           680.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           680.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = ec, COM = xx
           680.000ns : [gen] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           686.000ns : [drv] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           690.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [gen] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           696.000ns : [drv] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           700.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [gen] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           706.000ns : [drv] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           710.000ns : [mon] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [scb] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [gen] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           716.000ns : [drv] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           720.000ns : [mon] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
           720.000ns : [scb] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a3, COM = xx
           720.000ns : [gen] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           726.000ns : [drv] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           730.000ns : [mon] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [scb] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           736.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           740.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           740.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           740.000ns : [gen] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           746.000ns : [drv] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           750.000ns : [mon] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           750.000ns : [scb] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           750.000ns : [gen] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           756.000ns : [drv] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           760.000ns : [mon] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [scb] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           766.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           770.000ns : [mon] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [scb] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [gen] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           776.000ns : [drv] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           780.000ns : [mon] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
           780.000ns : [scb] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 55, COM = xx
           780.000ns : [gen] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           786.000ns : [drv] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           790.000ns : [mon] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [scb] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [gen] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           796.000ns : [drv] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           800.000ns : [mon] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
           800.000ns : [scb] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b3, COM = xx
           800.000ns : [gen] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           806.000ns : [drv] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           810.000ns : [mon] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [scb] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           816.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           820.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [gen] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           826.000ns : [drv] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           830.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [gen] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           836.000ns : [drv] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           840.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [gen] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           846.000ns : [drv] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           850.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           850.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a6, COM = xx
           850.000ns : [gen] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           856.000ns : [drv] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           860.000ns : [mon] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [scb] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           866.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           870.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
           870.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 18, COM = xx
           870.000ns : [gen] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           876.000ns : [drv] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           880.000ns : [mon] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
           880.000ns : [scb] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           880.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           886.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           890.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [gen] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           896.000ns : [drv] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           900.000ns : [mon] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [scb] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [gen] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           906.000ns : [drv] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           910.000ns : [mon] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [scb] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [gen] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           916.000ns : [drv] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           920.000ns : [mon] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [scb] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [gen] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           926.000ns : [drv] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           930.000ns : [mon] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [scb] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [gen] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           936.000ns : [drv] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           940.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           940.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           940.000ns : [gen] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           946.000ns : [drv] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           950.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           950.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           950.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           956.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           960.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           960.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9f, COM = xx
           960.000ns : [gen] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           966.000ns : [drv] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           970.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           970.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           970.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           976.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           980.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           980.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = f0, COM = xx
           980.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           986.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           990.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           990.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 06, COM = xx
           990.000ns : [gen] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
           996.000ns : [drv] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
          1000.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
          1000.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 86, COM = xx
          1000.000ns : [gen] push = 0, wdata = 53, full = x, pop = 0, rdata = xx, empty = x
set_property top tb_fifo_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_1_behav -key {Behavioral:sim_1:Functional:tb_fifo_1} -tclbatch {tb_fifo_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_fifo_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_1_behav xil_defaultlib.tb_fifo_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1953.957 ; gain = 0.000
run all
             1024000 : pass, pop_data = f7, compare data = f7
             1034000 : pass, pop_data = 5a, compare data = 5a
             1044000 : pass, pop_data = da, compare data = da
             1054000 : pass, pop_data = df, compare data = df
             1094000 : pass, pop_data = d0, compare data = d0
             1114000 : pass, pop_data = 4e, compare data = 4e
             1194000 : pass, pop_data = b6, compare data = b6
             1214000 : pass, pop_data = 4d, compare data = 4d
             1224000 : pass, pop_data = 76, compare data = 76
             1234000 : pass, pop_data = 88, compare data = 88
             1244000 : pass, pop_data = 1c, compare data = 1c
             1264000 : pass, pop_data = b9, compare data = b9
             1314000 : pass, pop_data = c0, compare data = c0
             1354000 : pass, pop_data = 61, compare data = 61
             1384000 : pass, pop_data = 86, compare data = 86
             1394000 : pass, pop_data = c5, compare data = c5
             1424000 : pass, pop_data = b6, compare data = b6
             1434000 : pass, pop_data = fb, compare data = fb
             1444000 : pass, pop_data = c9, compare data = c9
             1454000 : pass, pop_data = ae, compare data = ae
             1494000 : pass, pop_data = 28, compare data = 28
             1504000 : pass, pop_data = c2, compare data = c2
             1514000 : pass, pop_data = d8, compare data = d8
             1544000 : pass, pop_data = 5b, compare data = 5b
             1554000 : pass, pop_data = a1, compare data = a1
             1574000 : pass, pop_data = c8, compare data = c8
             1584000 : pass, pop_data = 1f, compare data = 1f
             1604000 : pass, pop_data = ed, compare data = ed
             1644000 : pass, pop_data = ad, compare data = ad
             1654000 : pass, pop_data = a7, compare data = a7
             1674000 : pass, pop_data = 49, compare data = 49
             1684000 : pass, pop_data = 51, compare data = 51
             1694000 : pass, pop_data = fa, compare data = fa
             1704000 : pass, pop_data = 7c, compare data = 7c
             1714000 : pass, pop_data = f0, compare data = f0
             1724000 : pass, pop_data = 17, compare data = 17
             1734000 : pass, pop_data = 86, compare data = 86
             1754000 : pass, pop_data = 8d, compare data = 8d
             1774000 : pass, pop_data = 4b, compare data = 4b
             1784000 : pass, pop_data = fd, compare data = fd
             1794000 : pass, pop_data = 03, compare data = 03
             1854000 : pass, pop_data = b1, compare data = b1
             1894000 : pass, pop_data = f8, compare data = f8
             1924000 : pass, pop_data = 84, compare data = 84
             1934000 : pass, pop_data = 84, compare data = 84
             1944000 : pass, pop_data = a2, compare data = a2
             1954000 : pass, pop_data = 3d, compare data = 3d
             1984000 : pass, pop_data = 47, compare data = 47
             1994000 : pass, pop_data = 11, compare data = 11
             2004000 : pass, pop_data = df, compare data = df
             2044000 : pass, pop_data = 1c, compare data = 1c
             2054000 : pass, pop_data = 2a, compare data = 2a
             2074000 : pass, pop_data = bb, compare data = bb
             2084000 : pass, pop_data = 51, compare data = 51
             2094000 : pass, pop_data = 4a, compare data = 4a
             2154000 : pass, pop_data = 01, compare data = 01
             2174000 : pass, pop_data = c2, compare data = c2
             2184000 : pass, pop_data = af, compare data = af
             2194000 : pass, pop_data = ee, compare data = ee
             2224000 : pass, pop_data = 81, compare data = 81
             2244000 : pass, pop_data = f0, compare data = f0
             2254000 : pass, pop_data = e2, compare data = e2
             2264000 : pass, pop_data = 4a, compare data = 4a
             2274000 : pass, pop_data = 13, compare data = 13
             2304000 : pass, pop_data = b7, compare data = b7
             2314000 : pass, pop_data = 71, compare data = 71
             2324000 : pass, pop_data = e5, compare data = e5
             2354000 : pass, pop_data = 41, compare data = 41
             2374000 : pass, pop_data = cd, compare data = cd
             2404000 : pass, pop_data = dc, compare data = dc
             2414000 : pass, pop_data = c8, compare data = c8
             2474000 : pass, pop_data = 73, compare data = 73
             2484000 : pass, pop_data = b3, compare data = b3
             2504000 : pass, pop_data = 15, compare data = 15
             2514000 : pass, pop_data = 02, compare data = 02
             2544000 : pass, pop_data = 90, compare data = 90
             2554000 : pass, pop_data = 7b, compare data = 7b
             2564000 : pass, pop_data = 5d, compare data = 5d
             2604000 : pass, pop_data = 45, compare data = 45
             2624000 : pass, pop_data = 26, compare data = 26
             2634000 : pass, pop_data = 6f, compare data = 6f
             2684000 : pass, pop_data = dc, compare data = dc
             2694000 : pass, pop_data = f8, compare data = f8
             2714000 : pass, pop_data = 68, compare data = 68
             2774000 : pass, pop_data = ab, compare data = ab
             2784000 : pass, pop_data = 5d, compare data = 5d
             2794000 : pass, pop_data = bc, compare data = bc
             2804000 : pass, pop_data = 89, compare data = 89
             2824000 : pass, pop_data = b0, compare data = b0
             2834000 : pass, pop_data = 82, compare data = 82
             2864000 : pass, pop_data = 98, compare data = 98
             2914000 : pass, pop_data = fe, compare data = fe
             2954000 : pass, pop_data = e8, compare data = e8
             2964000 : pass, pop_data = 17, compare data = 17
             2984000 : pass, pop_data = 2a, compare data = 2a
             3004000 : pass, pop_data = f4, compare data = f4
             3014000 : pass, pop_data = 85, compare data = 85
             3024000 : pass, pop_data = 60, compare data = 60
             3054000 : pass, pop_data = 98, compare data = 98
             3074000 : pass, pop_data = fa, compare data = fa
             3094000 : pass, pop_data = 6b, compare data = 6b
             3110000 :pass count =         122 , fail count =           0
$stop called at time : 3160 ns : File "D:/workplace/Ondevice/0211_fifo/0211_fifo.srcs/sim_1/new/tb_fifo.v" Line 125
set_property top tb_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fifo_sv
Compiling package std.std
Compiling module xil_defaultlib.fifo_interface
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.863 ; gain = 0.434
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
              604000 : pass, pop_data = 8d, compare data = 8d
              614000 : pass, pop_data = 01, compare data = 01
              634000 : pass, pop_data = 3d, compare data = 3d
              644000 : pass, pop_data = f9, compare data = f9
              674000 : pass, pop_data = 12, compare data = 12
              684000 : pass, pop_data = ce, compare data = ce
              704000 : pass, pop_data = 65, compare data = 65
              724000 : pass, pop_data = 80, compare data = 80
              734000 : pass, pop_data = d5, compare data = d5
              764000 : pass, pop_data = 0a, compare data = 0a
              784000 : pass, pop_data = 4f, compare data = 4f
              824000 : pass, pop_data = 7e, compare data = 7e
              834000 : pass, pop_data = d9, compare data = d9
              854000 : pass, pop_data = b7, compare data = b7
              864000 : pass, pop_data = 5b, compare data = 5b
              874000 : pass, pop_data = d0, compare data = d0
              884000 : pass, pop_data = 96, compare data = 96
              924000 : pass, pop_data = 12, compare data = 12
              954000 : pass, pop_data = 85, compare data = 85
              964000 : pass, pop_data = 58, compare data = 58
              984000 : pass, pop_data = b3, compare data = b3
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.938 ; gain = 0.074
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1954.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:40]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (2#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [D:/workplace/system_verilog/02.26_fifo/02.26_fifo.srcs/sources_1/new/fifo.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1966.824 ; gain = 11.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.691 ; gain = 35.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.691 ; gain = 35.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2007.152 ; gain = 52.215
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_fifo/env was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [gen] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           136.000ns : [drv] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
           140.000ns : [scb] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 97, COM = xx
           140.000ns : [gen] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           146.000ns : [drv] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           150.000ns : [mon] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [scb] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [gen] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           156.000ns : [drv] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           160.000ns : [mon] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
           160.000ns : [scb] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3f, COM = xx
           160.000ns : [gen] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [scb] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [gen] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           176.000ns : [drv] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [mon] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           180.000ns : [scb] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = d2, COM = xx
           180.000ns : [gen] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [gen] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [gen] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           206.000ns : [drv] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           210.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 36, COM = xx
           210.000ns : [gen] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           216.000ns : [drv] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           220.000ns : [mon] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
           220.000ns : [scb] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = c1, COM = xx
           220.000ns : [gen] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           226.000ns : [drv] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           230.000ns : [mon] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           230.000ns : [scb] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 67, COM = xx
           230.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           236.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           240.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [gen] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           246.000ns : [drv] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           250.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           256.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           260.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           260.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 41, COM = xx
           260.000ns : [gen] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           266.000ns : [drv] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           270.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           270.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 61, COM = xx
           270.000ns : [gen] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           276.000ns : [drv] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           280.000ns : [mon] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [scb] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [gen] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           286.000ns : [drv] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           290.000ns : [mon] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [scb] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [gen] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           296.000ns : [drv] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           300.000ns : [mon] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           300.000ns : [scb] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 19, COM = xx
           300.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           306.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           310.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [gen] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           316.000ns : [drv] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           320.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [gen] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           326.000ns : [drv] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           330.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           330.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 4c, COM = xx
           330.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           336.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           340.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           340.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = e9, COM = xx
           340.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           346.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           350.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [gen] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           356.000ns : [drv] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           360.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           360.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           360.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           366.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           370.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [gen] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           376.000ns : [drv] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           380.000ns : [mon] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
           380.000ns : [scb] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           380.000ns : [gen] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           386.000ns : [drv] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           390.000ns : [mon] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [scb] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [gen] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           396.000ns : [drv] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           400.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           400.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = de, COM = xx
           400.000ns : [gen] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           406.000ns : [drv] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           410.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           410.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2d, COM = xx
           410.000ns : [gen] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           416.000ns : [drv] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           420.000ns : [mon] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [scb] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [gen] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           426.000ns : [drv] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           430.000ns : [mon] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
           430.000ns : [scb] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2e, COM = xx
           430.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           436.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           440.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           440.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b7, COM = xx
           440.000ns : [gen] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           446.000ns : [drv] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           450.000ns : [mon] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
           450.000ns : [scb] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           450.000ns : [gen] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           456.000ns : [drv] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           460.000ns : [mon] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [scb] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [gen] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           466.000ns : [drv] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           470.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           470.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 20, COM = xx
           470.000ns : [gen] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           476.000ns : [drv] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           480.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [gen] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           486.000ns : [drv] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           490.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           490.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 0d, COM = xx
           490.000ns : [gen] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           496.000ns : [drv] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           500.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [gen] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           506.000ns : [drv] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           510.000ns : [mon] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [scb] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [gen] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           516.000ns : [drv] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           520.000ns : [mon] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [scb] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [gen] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           526.000ns : [drv] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           530.000ns : [mon] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [scb] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [gen] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           536.000ns : [drv] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           540.000ns : [mon] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
           540.000ns : [scb] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9e, COM = xx
           540.000ns : [gen] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           546.000ns : [drv] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           550.000ns : [mon] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [scb] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [gen] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           556.000ns : [drv] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           560.000ns : [mon] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           560.000ns : [scb] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = eb, COM = xx
           560.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           566.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           570.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           570.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 52, COM = xx
           570.000ns : [gen] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           576.000ns : [drv] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           580.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           580.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 87, COM = xx
           580.000ns : [gen] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           586.000ns : [drv] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           590.000ns : [mon] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [scb] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [gen] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           596.000ns : [drv] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           600.000ns : [mon] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [scb] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [gen] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           606.000ns : [drv] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           610.000ns : [mon] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [scb] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           616.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           620.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [gen] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           626.000ns : [drv] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           630.000ns : [mon] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           630.000ns : [scb] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b1, COM = xx
           630.000ns : [gen] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           636.000ns : [drv] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           640.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           640.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 90, COM = xx
           640.000ns : [gen] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           646.000ns : [drv] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           650.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [gen] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           656.000ns : [drv] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           660.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           660.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           660.000ns : [gen] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           666.000ns : [drv] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           670.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [gen] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           676.000ns : [drv] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           680.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           680.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = ec, COM = xx
           680.000ns : [gen] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           686.000ns : [drv] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           690.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [gen] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           696.000ns : [drv] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           700.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [gen] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           706.000ns : [drv] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           710.000ns : [mon] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [scb] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [gen] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           716.000ns : [drv] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           720.000ns : [mon] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
           720.000ns : [scb] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a3, COM = xx
           720.000ns : [gen] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           726.000ns : [drv] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           730.000ns : [mon] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [scb] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           736.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           740.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           740.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           740.000ns : [gen] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           746.000ns : [drv] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           750.000ns : [mon] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           750.000ns : [scb] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           750.000ns : [gen] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           756.000ns : [drv] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           760.000ns : [mon] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [scb] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           766.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           770.000ns : [mon] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [scb] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [gen] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           776.000ns : [drv] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           780.000ns : [mon] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
           780.000ns : [scb] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 55, COM = xx
           780.000ns : [gen] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           786.000ns : [drv] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           790.000ns : [mon] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [scb] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [gen] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           796.000ns : [drv] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           800.000ns : [mon] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
           800.000ns : [scb] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b3, COM = xx
           800.000ns : [gen] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           806.000ns : [drv] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           810.000ns : [mon] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [scb] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           816.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           820.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [gen] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           826.000ns : [drv] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           830.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [gen] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           836.000ns : [drv] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           840.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [gen] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           846.000ns : [drv] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           850.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           850.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a6, COM = xx
           850.000ns : [gen] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           856.000ns : [drv] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           860.000ns : [mon] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [scb] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           866.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           870.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
           870.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 18, COM = xx
           870.000ns : [gen] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           876.000ns : [drv] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           880.000ns : [mon] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
           880.000ns : [scb] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           880.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           886.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           890.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [gen] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           896.000ns : [drv] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           900.000ns : [mon] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [scb] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [gen] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           906.000ns : [drv] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           910.000ns : [mon] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [scb] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [gen] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           916.000ns : [drv] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           920.000ns : [mon] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [scb] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [gen] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           926.000ns : [drv] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           930.000ns : [mon] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [scb] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [gen] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           936.000ns : [drv] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           940.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           940.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           940.000ns : [gen] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           946.000ns : [drv] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           950.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           950.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           950.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           956.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           960.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           960.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9f, COM = xx
           960.000ns : [gen] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           966.000ns : [drv] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           970.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           970.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           970.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           976.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           980.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           980.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = f0, COM = xx
           980.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           986.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           990.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           990.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 06, COM = xx
           990.000ns : [gen] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
           996.000ns : [drv] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
          1000.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
          1000.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 86, COM = xx
          1000.000ns : [gen] push = 0, wdata = 53, full = x, pop = 0, rdata = xx, empty = x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
            30.000ns : [gen] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            36.000ns : [drv] push = 1, wdata = 5f, full = x, pop = 0, rdata = xx, empty = x
            40.000ns : [mon] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [scb] push = 1, wdata = 5f, full = 0, pop = 0, rdata = xx, empty = 1
            40.000ns : [gen] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            46.000ns : [drv] push = 1, wdata = bb, full = x, pop = 0, rdata = xx, empty = x
            50.000ns : [mon] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [scb] push = 1, wdata = bb, full = 0, pop = 0, rdata = 5f, empty = 0
            50.000ns : [gen] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            56.000ns : [drv] push = 0, wdata = 96, full = x, pop = 1, rdata = xx, empty = x
            60.000ns : [mon] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
            60.000ns : [scb] push = 0, wdata = bb, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 5f, COM = xx
            60.000ns : [gen] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            66.000ns : [drv] push = 1, wdata = a7, full = x, pop = 0, rdata = xx, empty = x
            70.000ns : [mon] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [scb] push = 1, wdata = a7, full = 0, pop = 0, rdata = bb, empty = 0
            70.000ns : [gen] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            76.000ns : [drv] push = 1, wdata = 13, full = x, pop = 0, rdata = xx, empty = x
            80.000ns : [mon] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [scb] push = 1, wdata = 13, full = 0, pop = 0, rdata = bb, empty = 0
            80.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            86.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
            90.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
            90.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = bb, COM = xx
            90.000ns : [gen] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
            96.000ns : [drv] push = 0, wdata = d8, full = x, pop = 0, rdata = xx, empty = x
           100.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 0, rdata = a7, empty = 0
           100.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           106.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           110.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           110.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a7, COM = xx
           110.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           116.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           120.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           120.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 13, COM = xx
           120.000ns : [gen] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           126.000ns : [drv] push = 0, wdata = 24, full = x, pop = 0, rdata = xx, empty = x
           130.000ns : [mon] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [scb] push = 0, wdata = 3f, full = 0, pop = 0, rdata = 97, empty = 0
           130.000ns : [gen] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           136.000ns : [drv] push = 1, wdata = d2, full = x, pop = 1, rdata = xx, empty = x
           140.000ns : [mon] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
           140.000ns : [scb] push = 1, wdata = d2, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 97, COM = xx
           140.000ns : [gen] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           146.000ns : [drv] push = 1, wdata = 36, full = x, pop = 0, rdata = xx, empty = x
           150.000ns : [mon] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [scb] push = 1, wdata = 36, full = 0, pop = 0, rdata = 3f, empty = 0
           150.000ns : [gen] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           156.000ns : [drv] push = 1, wdata = c1, full = x, pop = 1, rdata = xx, empty = x
           160.000ns : [mon] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
           160.000ns : [scb] push = 1, wdata = c1, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3f, COM = xx
           160.000ns : [gen] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           166.000ns : [drv] push = 0, wdata = b0, full = x, pop = 0, rdata = xx, empty = x
           170.000ns : [mon] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [scb] push = 0, wdata = c1, full = 0, pop = 0, rdata = d2, empty = 0
           170.000ns : [gen] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           176.000ns : [drv] push = 1, wdata = 67, full = x, pop = 1, rdata = xx, empty = x
           180.000ns : [mon] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           180.000ns : [scb] push = 1, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = d2, COM = xx
           180.000ns : [gen] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           186.000ns : [drv] push = 0, wdata = 58, full = x, pop = 0, rdata = xx, empty = x
           190.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           190.000ns : [gen] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           196.000ns : [drv] push = 0, wdata = 84, full = x, pop = 0, rdata = xx, empty = x
           200.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 0, rdata = 36, empty = 0
           200.000ns : [gen] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           206.000ns : [drv] push = 0, wdata = a5, full = x, pop = 1, rdata = xx, empty = x
           210.000ns : [mon] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
           210.000ns : [scb] push = 0, wdata = 67, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 36, COM = xx
           210.000ns : [gen] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           216.000ns : [drv] push = 1, wdata = 41, full = x, pop = 1, rdata = xx, empty = x
           220.000ns : [mon] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
           220.000ns : [scb] push = 1, wdata = 41, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = c1, COM = xx
           220.000ns : [gen] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           226.000ns : [drv] push = 1, wdata = 61, full = x, pop = 1, rdata = xx, empty = x
           230.000ns : [mon] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           230.000ns : [scb] push = 1, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 67, COM = xx
           230.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           236.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           240.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           240.000ns : [gen] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           246.000ns : [drv] push = 0, wdata = 56, full = x, pop = 0, rdata = xx, empty = x
           250.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 0, rdata = 41, empty = 0
           250.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           256.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           260.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           260.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 41, COM = xx
           260.000ns : [gen] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           266.000ns : [drv] push = 0, wdata = 7d, full = x, pop = 1, rdata = xx, empty = x
           270.000ns : [mon] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
           270.000ns : [scb] push = 0, wdata = 61, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 61, COM = xx
           270.000ns : [gen] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           276.000ns : [drv] push = 1, wdata = 19, full = x, pop = 1, rdata = xx, empty = x
           280.000ns : [mon] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [scb] push = 1, wdata = 19, full = 0, pop = 1, rdata = xx, empty = 1
           280.000ns : [gen] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           286.000ns : [drv] push = 1, wdata = 4c, full = x, pop = 0, rdata = xx, empty = x
           290.000ns : [mon] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [scb] push = 1, wdata = 4c, full = 0, pop = 0, rdata = 19, empty = 0
           290.000ns : [gen] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           296.000ns : [drv] push = 1, wdata = e9, full = x, pop = 1, rdata = xx, empty = x
           300.000ns : [mon] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           300.000ns : [scb] push = 1, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 19, COM = xx
           300.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           306.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 0, rdata = xx, empty = x
           310.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           310.000ns : [gen] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           316.000ns : [drv] push = 0, wdata = 48, full = x, pop = 0, rdata = xx, empty = x
           320.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 0, rdata = 4c, empty = 0
           320.000ns : [gen] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           326.000ns : [drv] push = 0, wdata = db, full = x, pop = 1, rdata = xx, empty = x
           330.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           330.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 4c, COM = xx
           330.000ns : [gen] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           336.000ns : [drv] push = 0, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           340.000ns : [mon] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
           340.000ns : [scb] push = 0, wdata = e9, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = e9, COM = xx
           340.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           346.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 1, rdata = xx, empty = x
           350.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 1
           350.000ns : [gen] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           356.000ns : [drv] push = 0, wdata = 17, full = x, pop = 1, rdata = xx, empty = x
           360.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           360.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           360.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           366.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           370.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 1
           370.000ns : [gen] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           376.000ns : [drv] push = 1, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           380.000ns : [mon] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
           380.000ns : [scb] push = 1, wdata = de, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           380.000ns : [gen] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           386.000ns : [drv] push = 1, wdata = 2d, full = x, pop = 0, rdata = xx, empty = x
           390.000ns : [mon] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [scb] push = 1, wdata = 2d, full = 0, pop = 0, rdata = de, empty = 0
           390.000ns : [gen] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           396.000ns : [drv] push = 0, wdata = 8b, full = x, pop = 1, rdata = xx, empty = x
           400.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           400.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = de, COM = xx
           400.000ns : [gen] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           406.000ns : [drv] push = 0, wdata = dd, full = x, pop = 1, rdata = xx, empty = x
           410.000ns : [mon] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
           410.000ns : [scb] push = 0, wdata = 2d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2d, COM = xx
           410.000ns : [gen] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           416.000ns : [drv] push = 1, wdata = 2e, full = x, pop = 0, rdata = xx, empty = x
           420.000ns : [mon] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [scb] push = 1, wdata = 2e, full = 0, pop = 0, rdata = 13, empty = 1
           420.000ns : [gen] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           426.000ns : [drv] push = 1, wdata = b7, full = x, pop = 1, rdata = xx, empty = x
           430.000ns : [mon] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
           430.000ns : [scb] push = 1, wdata = b7, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 2e, COM = xx
           430.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           436.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           440.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           440.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b7, COM = xx
           440.000ns : [gen] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           446.000ns : [drv] push = 1, wdata = 20, full = x, pop = 1, rdata = xx, empty = x
           450.000ns : [mon] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
           450.000ns : [scb] push = 1, wdata = 20, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           450.000ns : [gen] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           456.000ns : [drv] push = 1, wdata = 0d, full = x, pop = 0, rdata = xx, empty = x
           460.000ns : [mon] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [scb] push = 1, wdata = 0d, full = 0, pop = 0, rdata = 20, empty = 0
           460.000ns : [gen] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           466.000ns : [drv] push = 0, wdata = 8d, full = x, pop = 1, rdata = xx, empty = x
           470.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           470.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 20, COM = xx
           470.000ns : [gen] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           476.000ns : [drv] push = 0, wdata = 95, full = x, pop = 0, rdata = xx, empty = x
           480.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 0, rdata = 0d, empty = 0
           480.000ns : [gen] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           486.000ns : [drv] push = 0, wdata = 16, full = x, pop = 1, rdata = xx, empty = x
           490.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
           490.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 0d, COM = xx
           490.000ns : [gen] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           496.000ns : [drv] push = 0, wdata = 46, full = x, pop = 1, rdata = xx, empty = x
           500.000ns : [mon] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [scb] push = 0, wdata = 0d, full = 0, pop = 1, rdata = xx, empty = 1
           500.000ns : [gen] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           506.000ns : [drv] push = 1, wdata = 9e, full = x, pop = 1, rdata = xx, empty = x
           510.000ns : [mon] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [scb] push = 1, wdata = 9e, full = 0, pop = 1, rdata = xx, empty = 1
           510.000ns : [gen] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           516.000ns : [drv] push = 1, wdata = eb, full = x, pop = 0, rdata = xx, empty = x
           520.000ns : [mon] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [scb] push = 1, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           520.000ns : [gen] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           526.000ns : [drv] push = 0, wdata = 62, full = x, pop = 0, rdata = xx, empty = x
           530.000ns : [mon] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [scb] push = 0, wdata = eb, full = 0, pop = 0, rdata = 9e, empty = 0
           530.000ns : [gen] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           536.000ns : [drv] push = 1, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           540.000ns : [mon] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
           540.000ns : [scb] push = 1, wdata = 52, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9e, COM = xx
           540.000ns : [gen] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           546.000ns : [drv] push = 0, wdata = dd, full = x, pop = 0, rdata = xx, empty = x
           550.000ns : [mon] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [scb] push = 0, wdata = 52, full = 0, pop = 0, rdata = eb, empty = 0
           550.000ns : [gen] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           556.000ns : [drv] push = 1, wdata = 87, full = x, pop = 1, rdata = xx, empty = x
           560.000ns : [mon] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           560.000ns : [scb] push = 1, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = eb, COM = xx
           560.000ns : [gen] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           566.000ns : [drv] push = 0, wdata = 52, full = x, pop = 1, rdata = xx, empty = x
           570.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           570.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 52, COM = xx
           570.000ns : [gen] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           576.000ns : [drv] push = 0, wdata = 05, full = x, pop = 1, rdata = xx, empty = x
           580.000ns : [mon] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
           580.000ns : [scb] push = 0, wdata = 87, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 87, COM = xx
           580.000ns : [gen] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           586.000ns : [drv] push = 1, wdata = b1, full = x, pop = 0, rdata = xx, empty = x
           590.000ns : [mon] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [scb] push = 1, wdata = b1, full = 0, pop = 0, rdata = 19, empty = 1
           590.000ns : [gen] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           596.000ns : [drv] push = 0, wdata = 12, full = x, pop = 0, rdata = xx, empty = x
           600.000ns : [mon] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [scb] push = 0, wdata = b1, full = 0, pop = 0, rdata = b1, empty = 0
           600.000ns : [gen] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           606.000ns : [drv] push = 1, wdata = 90, full = x, pop = 0, rdata = xx, empty = x
           610.000ns : [mon] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [scb] push = 1, wdata = 90, full = 0, pop = 0, rdata = b1, empty = 0
           610.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           616.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           620.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = b1, empty = 0
           620.000ns : [gen] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           626.000ns : [drv] push = 1, wdata = ec, full = x, pop = 1, rdata = xx, empty = x
           630.000ns : [mon] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           630.000ns : [scb] push = 1, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b1, COM = xx
           630.000ns : [gen] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           636.000ns : [drv] push = 0, wdata = 48, full = x, pop = 1, rdata = xx, empty = x
           640.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           640.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 90, COM = xx
           640.000ns : [gen] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           646.000ns : [drv] push = 0, wdata = 1d, full = x, pop = 0, rdata = xx, empty = x
           650.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 9d, empty = 0
           650.000ns : [gen] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           656.000ns : [drv] push = 0, wdata = c7, full = x, pop = 1, rdata = xx, empty = x
           660.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           660.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           660.000ns : [gen] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           666.000ns : [drv] push = 0, wdata = b7, full = x, pop = 0, rdata = xx, empty = x
           670.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = ec, empty = 0
           670.000ns : [gen] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           676.000ns : [drv] push = 0, wdata = 49, full = x, pop = 1, rdata = xx, empty = x
           680.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
           680.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = ec, COM = xx
           680.000ns : [gen] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           686.000ns : [drv] push = 0, wdata = f3, full = x, pop = 0, rdata = xx, empty = x
           690.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           690.000ns : [gen] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           696.000ns : [drv] push = 0, wdata = 32, full = x, pop = 0, rdata = xx, empty = x
           700.000ns : [mon] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [scb] push = 0, wdata = ec, full = 0, pop = 0, rdata = 43, empty = 1
           700.000ns : [gen] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           706.000ns : [drv] push = 1, wdata = a3, full = x, pop = 1, rdata = xx, empty = x
           710.000ns : [mon] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [scb] push = 1, wdata = a3, full = 0, pop = 1, rdata = xx, empty = 1
           710.000ns : [gen] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           716.000ns : [drv] push = 1, wdata = df, full = x, pop = 1, rdata = xx, empty = x
           720.000ns : [mon] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
           720.000ns : [scb] push = 1, wdata = df, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a3, COM = xx
           720.000ns : [gen] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           726.000ns : [drv] push = 0, wdata = 69, full = x, pop = 0, rdata = xx, empty = x
           730.000ns : [mon] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [scb] push = 0, wdata = df, full = 0, pop = 0, rdata = df, empty = 0
           730.000ns : [gen] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           736.000ns : [drv] push = 1, wdata = 1f, full = x, pop = 1, rdata = xx, empty = x
           740.000ns : [mon] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           740.000ns : [scb] push = 1, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           740.000ns : [gen] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           746.000ns : [drv] push = 0, wdata = c3, full = x, pop = 1, rdata = xx, empty = x
           750.000ns : [mon] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
           750.000ns : [scb] push = 0, wdata = 1f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 1f, COM = xx
           750.000ns : [gen] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           756.000ns : [drv] push = 1, wdata = 55, full = x, pop = 1, rdata = xx, empty = x
           760.000ns : [mon] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [scb] push = 1, wdata = 55, full = 0, pop = 1, rdata = xx, empty = 1
           760.000ns : [gen] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           766.000ns : [drv] push = 0, wdata = 19, full = x, pop = 0, rdata = xx, empty = x
           770.000ns : [mon] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [scb] push = 0, wdata = 55, full = 0, pop = 0, rdata = 55, empty = 0
           770.000ns : [gen] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           776.000ns : [drv] push = 1, wdata = b3, full = x, pop = 1, rdata = xx, empty = x
           780.000ns : [mon] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
           780.000ns : [scb] push = 1, wdata = b3, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 55, COM = xx
           780.000ns : [gen] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           786.000ns : [drv] push = 1, wdata = a6, full = x, pop = 0, rdata = xx, empty = x
           790.000ns : [mon] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [scb] push = 1, wdata = a6, full = 0, pop = 0, rdata = b3, empty = 0
           790.000ns : [gen] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           796.000ns : [drv] push = 1, wdata = 18, full = x, pop = 1, rdata = xx, empty = x
           800.000ns : [mon] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
           800.000ns : [scb] push = 1, wdata = 18, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = b3, COM = xx
           800.000ns : [gen] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           806.000ns : [drv] push = 0, wdata = db, full = x, pop = 0, rdata = xx, empty = x
           810.000ns : [mon] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [scb] push = 0, wdata = 18, full = 0, pop = 0, rdata = a6, empty = 0
           810.000ns : [gen] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           816.000ns : [drv] push = 1, wdata = 3d, full = x, pop = 0, rdata = xx, empty = x
           820.000ns : [mon] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [scb] push = 1, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           820.000ns : [gen] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           826.000ns : [drv] push = 0, wdata = 39, full = x, pop = 0, rdata = xx, empty = x
           830.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           830.000ns : [gen] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           836.000ns : [drv] push = 0, wdata = 9f, full = x, pop = 0, rdata = xx, empty = x
           840.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 0, rdata = a6, empty = 0
           840.000ns : [gen] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           846.000ns : [drv] push = 0, wdata = bc, full = x, pop = 1, rdata = xx, empty = x
           850.000ns : [mon] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
           850.000ns : [scb] push = 0, wdata = 3d, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = a6, COM = xx
           850.000ns : [gen] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           856.000ns : [drv] push = 1, wdata = df, full = x, pop = 0, rdata = xx, empty = x
           860.000ns : [mon] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [scb] push = 1, wdata = df, full = 0, pop = 0, rdata = 18, empty = 0
           860.000ns : [gen] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           866.000ns : [drv] push = 1, wdata = 43, full = x, pop = 1, rdata = xx, empty = x
           870.000ns : [mon] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
           870.000ns : [scb] push = 1, wdata = 43, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 18, COM = xx
           870.000ns : [gen] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           876.000ns : [drv] push = 1, wdata = 9f, full = x, pop = 1, rdata = xx, empty = x
           880.000ns : [mon] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
           880.000ns : [scb] push = 1, wdata = 9f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 3d, COM = xx
           880.000ns : [gen] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           886.000ns : [drv] push = 1, wdata = 9d, full = x, pop = 0, rdata = xx, empty = x
           890.000ns : [mon] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [scb] push = 1, wdata = 9d, full = 0, pop = 0, rdata = df, empty = 0
           890.000ns : [gen] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           896.000ns : [drv] push = 1, wdata = f0, full = x, pop = 0, rdata = xx, empty = x
           900.000ns : [mon] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [scb] push = 1, wdata = f0, full = 0, pop = 0, rdata = df, empty = 0
           900.000ns : [gen] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           906.000ns : [drv] push = 1, wdata = 06, full = x, pop = 0, rdata = xx, empty = x
           910.000ns : [mon] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [scb] push = 1, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           910.000ns : [gen] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           916.000ns : [drv] push = 0, wdata = f1, full = x, pop = 0, rdata = xx, empty = x
           920.000ns : [mon] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [scb] push = 0, wdata = 06, full = 0, pop = 0, rdata = df, empty = 0
           920.000ns : [gen] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           926.000ns : [drv] push = 1, wdata = 86, full = x, pop = 0, rdata = xx, empty = x
           930.000ns : [mon] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [scb] push = 1, wdata = 86, full = 0, pop = 0, rdata = df, empty = 0
           930.000ns : [gen] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           936.000ns : [drv] push = 0, wdata = e5, full = x, pop = 1, rdata = xx, empty = x
           940.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           940.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = df, COM = xx
           940.000ns : [gen] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           946.000ns : [drv] push = 0, wdata = ff, full = x, pop = 1, rdata = xx, empty = x
           950.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           950.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 43, COM = xx
           950.000ns : [gen] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           956.000ns : [drv] push = 0, wdata = 6d, full = x, pop = 1, rdata = xx, empty = x
           960.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           960.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9f, COM = xx
           960.000ns : [gen] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           966.000ns : [drv] push = 0, wdata = de, full = x, pop = 1, rdata = xx, empty = x
           970.000ns : [mon] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
           970.000ns : [scb] push = 0, wdata = 86, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 9d, COM = xx
           970.000ns : [gen] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           976.000ns : [drv] push = 1, wdata = 3f, full = x, pop = 1, rdata = xx, empty = x
           980.000ns : [mon] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
           980.000ns : [scb] push = 1, wdata = 3f, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = f0, COM = xx
           980.000ns : [gen] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           986.000ns : [drv] push = 1, wdata = 97, full = x, pop = 1, rdata = xx, empty = x
           990.000ns : [mon] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
           990.000ns : [scb] push = 1, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 06, COM = xx
           990.000ns : [gen] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
           996.000ns : [drv] push = 0, wdata = 70, full = x, pop = 1, rdata = xx, empty = x
          1000.000ns : [mon] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
          1000.000ns : [scb] push = 0, wdata = 97, full = 0, pop = 1, rdata = xx, empty = 0
 FAIL: Exp = 86, COM = xx
          1000.000ns : [gen] push = 0, wdata = 53, full = x, pop = 0, rdata = xx, empty = x
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/workplace/system_verilog/02.26_fifo/02.26_fifo.sim/sim_1/behav/xsim'
"xelab -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cacc0e8fe08444338051b339b016cf60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
