[{"name":"陳彥霖","email":"ylchen@csie.ntut.edu.tw","latestUpdate":"2021-09-06 17:54:19","objective":"本課程接續計算機組織，介紹現今行動平台處理器之之組成原理與設計概念，並且結合VHDL硬體描述語言與FPGA實驗平台，修課同學可以學習如何使用FPGA平台自行設計處理器，並可應用於現代主流手機與手持裝置處理器架構分析與開發，與開發人工智慧AI相關處理器應用。","schedule":"Introduction to CAD Tools – VHDL Language (2 weeks)\nCombinational Logic Systems using VHDL (3 weeks)\nSynchronous Sequential Circuits and Finite State Machines using VHDL (3 weeks)\nAdvanced Topics in VHDL Design (3 weeks)\nDesign the Components of a Processor using VHDL (2 weeks)\nDesign the Processor's Datapath and Control on FPGA system (3 weeks)","scorePolicy":"Lab Practices &amp; Reports &amp; Course Participation: 60%\nFinishing lab practice in the course time will get bonus scores.\nMidterm on-line exam: 20%\nFinal Project: 20%","materials":"David A. Patterson and John L. Hennessy, “Computer Organization and Design: The Hardware / Software Interface”,&nbsp;5th Ed., Morgan Kaufmann, 2013.\nISBN: 9780123744937, 東華書局代理.\nLab. Materials\n自編實驗講義教材\nMajor references","foreignLanguageTextbooks":true}]
