TimeQuest Timing Analyzer report for Thesis_Project
Tue Dec 03 01:15:25 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_i'
 13. Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 14. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 15. Slow 1200mV 85C Model Setup: 'UARTCLK'
 16. Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 17. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 18. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 19. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 20. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 21. Slow 1200mV 85C Model Hold: 'UARTCLK'
 22. Slow 1200mV 85C Model Hold: 'clk_i'
 23. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 24. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 25. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 26. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 27. Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 28. Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 29. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 30. Slow 1200mV 85C Model Recovery: 'clk_i'
 31. Slow 1200mV 85C Model Removal: 'clk_i'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_i'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'UARTCLK'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Propagation Delay
 46. Minimum Propagation Delay
 47. Slow 1200mV 85C Model Metastability Report
 48. Slow 1200mV 0C Model Fmax Summary
 49. Slow 1200mV 0C Model Setup Summary
 50. Slow 1200mV 0C Model Hold Summary
 51. Slow 1200mV 0C Model Recovery Summary
 52. Slow 1200mV 0C Model Removal Summary
 53. Slow 1200mV 0C Model Minimum Pulse Width Summary
 54. Slow 1200mV 0C Model Setup: 'clk_i'
 55. Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 56. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 57. Slow 1200mV 0C Model Setup: 'UARTCLK'
 58. Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 59. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 60. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 61. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 62. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 63. Slow 1200mV 0C Model Hold: 'UARTCLK'
 64. Slow 1200mV 0C Model Hold: 'clk_i'
 65. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 66. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 67. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 68. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 69. Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 70. Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 71. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 72. Slow 1200mV 0C Model Recovery: 'clk_i'
 73. Slow 1200mV 0C Model Removal: 'clk_i'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_i'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Propagation Delay
 88. Minimum Propagation Delay
 89. Slow 1200mV 0C Model Metastability Report
 90. Fast 1200mV 0C Model Setup Summary
 91. Fast 1200mV 0C Model Hold Summary
 92. Fast 1200mV 0C Model Recovery Summary
 93. Fast 1200mV 0C Model Removal Summary
 94. Fast 1200mV 0C Model Minimum Pulse Width Summary
 95. Fast 1200mV 0C Model Setup: 'clk_i'
 96. Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 97. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
 98. Fast 1200mV 0C Model Setup: 'UARTCLK'
 99. Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
100. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
101. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
102. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
103. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
104. Fast 1200mV 0C Model Hold: 'UARTCLK'
105. Fast 1200mV 0C Model Hold: 'clk_i'
106. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
107. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
108. Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
109. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
110. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
111. Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
112. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
113. Fast 1200mV 0C Model Recovery: 'clk_i'
114. Fast 1200mV 0C Model Removal: 'clk_i'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_i'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Propagation Delay
129. Minimum Propagation Delay
130. Fast 1200mV 0C Model Metastability Report
131. Multicorner Timing Analysis Summary
132. Setup Times
133. Hold Times
134. Clock to Output Times
135. Minimum Clock to Output Times
136. Progagation Delay
137. Minimum Progagation Delay
138. Board Trace Model Assignments
139. Input Transition Times
140. Signal Integrity Metrics (Slow 1200mv 0c Model)
141. Signal Integrity Metrics (Slow 1200mv 85c Model)
142. Signal Integrity Metrics (Fast 1200mv 0c Model)
143. Setup Transfers
144. Hold Transfers
145. Recovery Transfers
146. Removal Transfers
147. Report TCCS
148. Report RSKM
149. Unconstrained Paths
150. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Thesis_Project                                                    ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX30CF23C6                                                    ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg }                            ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT }  ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] }           ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 }                 ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag } ;
; clk_i                                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_i }                                                                                                               ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] }                                     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] }                             ;
; UARTCLK                                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UARTCLK }                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                 ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 68.63 MHz  ; 68.63 MHz       ; clk_i                                                                                               ;                                                               ;
; 263.71 MHz ; 250.0 MHz       ; UARTCLK                                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 502.51 MHz ; 502.51 MHz      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ;                                                               ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                               ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk_i                                                                                                               ; -13.570 ; -19208.082    ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -6.884  ; -210.143      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; -3.597  ; -19.071       ;
; UARTCLK                                                                                                             ; -2.792  ; -642.967      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -2.496  ; -64.499       ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -1.173  ; -8.926        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.495  ; -3.775        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -0.273  ; -2.143        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -0.106  ; -0.626        ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                             ; -0.959 ; -2.088        ;
; clk_i                                                                                                               ; -0.647 ; -0.887        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.451 ; -2.945        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -0.292 ; -2.046        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.047  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.156  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.251  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.935  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 1.998  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk_i ; -4.162 ; -1166.486             ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk_i ; 0.139 ; 0.000                 ;
+-------+-------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -3.000 ; -3466.000     ;
; UARTCLK                                                                                                             ; -3.000 ; -333.000      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.352  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0.379  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.385  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.390  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.391  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.422  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 0.457  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_i'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.472     ;
; -13.537 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.439     ;
; -13.471 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.373     ;
; -13.456 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.358     ;
; -13.424 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.326     ;
; -13.393 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.295     ;
; -13.391 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.293     ;
; -13.325 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.227     ;
; -13.310 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.212     ;
; -13.276 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 14.157     ;
; -13.247 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.149     ;
; -13.240 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.142     ;
; -13.189 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.091     ;
; -13.170 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.072     ;
; -13.156 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.058     ;
; -13.130 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 14.011     ;
; -13.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.030     ;
; -13.117 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.019     ;
; -13.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.008     ;
; -13.103 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 14.005     ;
; -13.097 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.999     ;
; -13.090 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.992     ;
; -13.075 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.977     ;
; -13.069 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.971     ;
; -13.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.957     ;
; -13.027 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.929     ;
; -13.024 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.926     ;
; -13.012 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.914     ;
; -13.002 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.904     ;
; -12.960 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.862     ;
; -12.958 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.839     ;
; -12.957 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.859     ;
; -12.956 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.858     ;
; -12.951 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.853     ;
; -12.949 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.851     ;
; -12.945 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.847     ;
; -12.937 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.818     ;
; -12.922 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.824     ;
; -12.916 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.818     ;
; -12.909 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.811     ;
; -12.895 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.776     ;
; -12.889 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.791     ;
; -12.856 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.758     ;
; -12.856 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.758     ;
; -12.840 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 13.763     ;
; -12.834 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.736     ;
; -12.815 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.717     ;
; -12.812 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.693     ;
; -12.797 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.699     ;
; -12.791 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.672     ;
; -12.790 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.692     ;
; -12.789 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.691     ;
; -12.775 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.677     ;
; -12.770 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.672     ;
; -12.765 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.667     ;
; -12.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.627     ;
; -12.722 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.624     ;
; -12.721 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.623     ;
; -12.716 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.618     ;
; -12.712 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.614     ;
; -12.710 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.612     ;
; -12.687 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.589     ;
; -12.674 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.576     ;
; -12.669 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.571     ;
; -12.650 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 13.573     ;
; -12.641 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.543     ;
; -12.621 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.523     ;
; -12.595 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.476     ;
; -12.577 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.458     ;
; -12.562 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.464     ;
; -12.556 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.437     ;
; -12.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.437     ;
; -12.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.437     ;
; -12.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.436     ;
; -12.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.432     ;
; -12.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.111     ; 13.410     ;
; -12.501 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.403     ;
; -12.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.391     ;
; -12.485 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.105     ; 13.375     ;
; -12.457 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.359     ;
; -12.434 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.336     ;
; -12.430 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.332     ;
; -12.425 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.327     ;
; -12.422 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.324     ;
; -12.421 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.323     ;
; -12.416 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.318     ;
; -12.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.312     ;
; -12.408 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.106     ; 13.297     ;
; -12.406 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.308     ;
; -12.387 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.289     ;
; -12.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 13.304     ;
; -12.374 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.276     ;
; -12.362 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.111     ; 13.246     ;
; -12.340 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_wren    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.242     ;
; -12.325 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.227     ;
; -12.321 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 13.223     ;
; -12.295 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.105     ; 13.185     ;
; -12.285 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.111     ; 13.169     ;
; -12.277 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.158     ;
; -12.256 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.114     ; 13.137     ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -6.884 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.453      ; 7.466      ;
; -6.836 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.451      ; 7.407      ;
; -6.809 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.459      ; 7.388      ;
; -6.804 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.382      ;
; -6.778 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.459      ; 7.357      ;
; -6.773 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.351      ;
; -6.771 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.342      ; 7.388      ;
; -6.765 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.444      ; 7.338      ;
; -6.734 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.444      ; 7.307      ;
; -6.711 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.441      ; 7.272      ;
; -6.706 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.284      ;
; -6.706 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.440      ; 7.266      ;
; -6.696 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.424      ; 7.249      ;
; -6.693 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.464      ; 7.277      ;
; -6.692 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.463      ; 7.275      ;
; -6.688 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.463      ; 7.271      ;
; -6.688 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.266      ;
; -6.681 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.468      ; 7.269      ;
; -6.678 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.464      ; 7.262      ;
; -6.675 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.459      ; 7.254      ;
; -6.671 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.474      ; 7.284      ;
; -6.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.421      ; 7.209      ;
; -6.667 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.426      ; 7.222      ;
; -6.666 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.459      ; 7.245      ;
; -6.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.239      ;
; -6.660 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.444      ; 7.233      ;
; -6.658 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.405      ; 7.337      ;
; -6.654 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.623      ; 7.260      ;
; -6.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.449      ; 7.227      ;
; -6.639 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.427      ; 7.341      ;
; -6.634 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.449      ; 7.212      ;
; -6.633 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.469      ; 7.223      ;
; -6.631 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.444      ; 7.204      ;
; -6.628 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.405      ; 7.307      ;
; -6.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.438      ; 7.186      ;
; -6.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.444      ; 7.195      ;
; -6.615 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.438      ; 7.173      ;
; -6.608 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.427      ; 7.310      ;
; -6.595 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.450      ; 7.171      ;
; -6.595 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.371      ; 7.241      ;
; -6.594 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.438      ; 7.152      ;
; -6.593 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 7.252      ;
; -6.591 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.346      ; 7.196      ;
; -6.587 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[28][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.344      ; 7.206      ;
; -6.583 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.444      ; 7.155      ;
; -6.581 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 7.265      ;
; -6.580 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.306      ; 7.158      ;
; -6.578 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.446      ; 7.155      ;
; -6.578 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.387      ; 7.239      ;
; -6.577 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.405      ; 7.256      ;
; -6.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.445      ; 7.159      ;
; -6.572 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.421      ; 7.113      ;
; -6.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 7.254      ;
; -6.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.494      ; 7.203      ;
; -6.569 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.479      ; 7.174      ;
; -6.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.459      ; 7.143      ;
; -6.563 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.594      ; 7.140      ;
; -6.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.467      ; 7.147      ;
; -6.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.405      ; 7.239      ;
; -6.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.346      ; 7.165      ;
; -6.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.306      ; 7.137      ;
; -6.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.336      ; 7.166      ;
; -6.555 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.500      ; 7.175      ;
; -6.551 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.470      ; 7.141      ;
; -6.550 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.443      ; 7.130      ;
; -6.546 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.459      ; 7.125      ;
; -6.545 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.440      ; 7.105      ;
; -6.542 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.441      ; 7.103      ;
; -6.541 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.119      ;
; -6.541 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.409      ; 7.225      ;
; -6.540 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.439      ; 7.099      ;
; -6.537 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.405      ; 7.224      ;
; -6.537 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.440      ; 7.097      ;
; -6.536 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.405      ; 7.215      ;
; -6.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.438      ; 7.098      ;
; -6.533 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.439      ; 7.092      ;
; -6.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.441      ; 7.090      ;
; -6.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.472      ; 7.138      ;
; -6.528 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.488      ; 7.136      ;
; -6.527 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.336      ; 7.135      ;
; -6.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.104      ;
; -6.525 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.458      ; 7.103      ;
; -6.523 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.432      ; 7.230      ;
; -6.520 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.360      ; 7.160      ;
; -6.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.459      ; 7.096      ;
; -6.508 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.432      ; 7.215      ;
; -6.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.405      ; 7.193      ;
; -6.505 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.427      ; 7.207      ;
; -6.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.444      ; 7.075      ;
; -6.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.424      ; 7.055      ;
; -6.501 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.425      ; 7.055      ;
; -6.500 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.360      ; 7.140      ;
; -6.498 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.426      ; 7.053      ;
; -6.498 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.441      ; 7.059      ;
; -6.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 7.156      ;
; -6.496 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.427      ; 7.198      ;
; -6.493 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.328      ; 7.080      ;
; -6.486 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.487      ; 7.093      ;
; -6.483 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.440      ; 7.044      ;
; -6.481 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.485      ; 7.097      ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.597 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.563     ; 2.634      ;
; -3.539 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.716     ; 2.535      ;
; -3.480 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.563     ; 2.517      ;
; -3.440 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.714     ; 2.443      ;
; -3.422 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.716     ; 2.418      ;
; -3.382 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.567     ; 2.419      ;
; -3.377 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.563     ; 2.414      ;
; -3.336 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.716     ; 2.332      ;
; -3.323 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.714     ; 2.326      ;
; -3.292 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.716     ; 2.288      ;
; -3.265 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.567     ; 2.302      ;
; -3.233 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.563     ; 2.270      ;
; -3.227 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.714     ; 2.230      ;
; -3.175 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.716     ; 2.171      ;
; -3.160 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.567     ; 2.197      ;
; -3.076 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.714     ; 2.079      ;
; -3.018 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.567     ; 2.055      ;
; -2.992 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.563     ; 2.029      ;
; -2.907 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.970      ;
; -2.894 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.957      ;
; -2.880 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.714     ; 1.883      ;
; -2.859 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.922      ;
; -2.850 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.688     ; 1.879      ;
; -2.833 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.567     ; 1.870      ;
; -2.828 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.890      ;
; -2.733 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.795      ;
; -2.704 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.691     ; 1.725      ;
; -2.616 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.541     ; 1.679      ;
; -2.592 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.655      ;
; -2.584 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.689     ; 1.612      ;
; -2.581 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.690     ; 1.607      ;
; -2.532 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.688     ; 1.560      ;
; -2.527 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.542     ; 1.589      ;
; -2.489 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.542     ; 1.551      ;
; -2.478 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.540      ;
; -2.476 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.688     ; 1.504      ;
; -2.461 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.689     ; 1.488      ;
; -2.453 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.690     ; 1.479      ;
; -2.384 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.690     ; 1.410      ;
; -2.355 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.689     ; 1.382      ;
; -2.276 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.339      ;
; -2.260 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.689     ; 1.288      ;
; -2.169 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.690     ; 1.195      ;
; -2.145 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.691     ; 1.166      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UARTCLK'                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.792 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.084     ; 3.703      ;
; -2.638 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.090     ; 3.543      ;
; -2.633 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.094     ; 3.534      ;
; -2.588 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]    ; clk_i        ; UARTCLK     ; 1.000        ; -0.085     ; 3.478      ;
; -2.587 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.084     ; 3.498      ;
; -2.583 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][6]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.421     ; 3.157      ;
; -2.573 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.069     ; 3.499      ;
; -2.570 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.492      ;
; -2.568 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.485     ; 3.078      ;
; -2.533 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][4]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.423     ; 3.105      ;
; -2.516 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.069     ; 3.442      ;
; -2.512 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.068     ; 3.439      ;
; -2.508 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]   ; clk_i        ; UARTCLK     ; 1.000        ; -0.091     ; 3.392      ;
; -2.505 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.054     ; 3.446      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.336      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.336      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.336      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.336      ;
; -2.481 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][3]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.061     ; 3.415      ;
; -2.476 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.092     ; 3.379      ;
; -2.470 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.447     ; 3.018      ;
; -2.457 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.103     ; 3.349      ;
; -2.456 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 3.352      ;
; -2.452 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.068     ; 3.379      ;
; -2.449 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]    ; clk_i        ; UARTCLK     ; 1.000        ; -0.085     ; 3.339      ;
; -2.448 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 3.380      ;
; -2.445 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.090     ; 3.350      ;
; -2.441 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.119     ; 3.317      ;
; -2.437 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 3.369      ;
; -2.435 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.084     ; 3.346      ;
; -2.421 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.094     ; 3.322      ;
; -2.410 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.329      ;
; -2.410 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.329      ;
; -2.410 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.329      ;
; -2.410 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 3.342      ;
; -2.408 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.422     ; 2.981      ;
; -2.407 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.113     ; 3.289      ;
; -2.407 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.113     ; 3.289      ;
; -2.407 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.113     ; 3.289      ;
; -2.407 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.113     ; 3.289      ;
; -2.407 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.113     ; 3.289      ;
; -2.406 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][3]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.408     ; 2.993      ;
; -2.395 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.270      ;
; -2.395 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.270      ;
; -2.395 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.270      ;
; -2.391 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]    ; clk_i        ; UARTCLK     ; 1.000        ; -0.085     ; 3.281      ;
; -2.391 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.275      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][6]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][2]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][4]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.272      ;
; -2.386 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.098     ; 3.283      ;
; -2.385 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.108     ; 3.272      ;
; -2.382 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]   ; clk_i        ; UARTCLK     ; 1.000        ; -0.091     ; 3.266      ;
; -2.361 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.274      ;
; -2.360 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.235      ;
; -2.360 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.235      ;
; -2.360 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.235      ;
; -2.359 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.278      ;
; -2.359 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.278      ;
; -2.359 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.076     ; 3.278      ;
; -2.357 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.068     ; 3.284      ;
; -2.357 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.106     ; 3.246      ;
; -2.355 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 3.309      ;
; -2.353 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.073     ; 3.275      ;
; -2.353 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.079     ; 3.269      ;
; -2.345 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.049     ; 3.291      ;
; -2.333 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.038     ; 3.290      ;
; -2.332 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.172      ;
; -2.332 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.172      ;
; -2.332 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.172      ;
; -2.332 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4] ; clk_i        ; UARTCLK     ; 1.000        ; -0.135     ; 3.172      ;
; -2.332 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.253      ;
; -2.329 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.416     ; 2.908      ;
; -2.323 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.198      ;
; -2.323 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.198      ;
; -2.323 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.120     ; 3.198      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][6]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][2]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.320 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][4]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.112     ; 3.203      ;
; -2.315 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.090     ; 3.220      ;
; -2.315 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.069     ; 3.241      ;
; -2.314 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][3]   ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.239      ;
; -2.311 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]   ; clk_i        ; UARTCLK     ; 1.000        ; -0.091     ; 3.195      ;
; -2.310 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]   ; clk_i        ; UARTCLK     ; 1.000        ; -0.120     ; 3.165      ;
; -2.309 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]    ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 3.163      ;
; -2.309 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]    ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 3.163      ;
; -2.309 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]    ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 3.163      ;
; -2.308 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.088     ; 3.215      ;
; -2.307 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.115     ; 3.187      ;
; -2.307 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.458     ; 2.844      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.496 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.454      ; 3.037      ;
; -2.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.452      ; 2.988      ;
; -2.445 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.608      ; 3.029      ;
; -2.434 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.450      ; 2.943      ;
; -2.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.447      ; 2.916      ;
; -2.388 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.462      ; 3.074      ;
; -2.382 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.461      ; 3.067      ;
; -2.346 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.597      ; 3.055      ;
; -2.333 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.990      ;
; -2.328 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.453      ; 2.840      ;
; -2.326 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.451      ; 2.864      ;
; -2.300 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.458      ; 2.998      ;
; -2.295 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.462      ; 2.977      ;
; -2.283 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.598      ; 2.993      ;
; -2.281 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.606      ; 2.863      ;
; -2.280 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.447      ; 2.786      ;
; -2.278 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.608      ; 2.862      ;
; -2.276 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.452      ; 2.815      ;
; -2.272 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.453      ; 3.108      ;
; -2.260 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.453      ; 2.772      ;
; -2.246 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.447      ; 2.918      ;
; -2.241 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.461      ; 2.925      ;
; -2.238 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.461      ; 2.920      ;
; -2.233 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.459      ; 2.910      ;
; -2.232 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.474      ; 2.927      ;
; -2.226 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.467      ; 2.911      ;
; -2.222 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.467      ; 2.915      ;
; -2.212 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.588      ; 2.906      ;
; -2.212 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.459      ; 2.894      ;
; -2.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.451      ; 2.720      ;
; -2.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.884      ;
; -2.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.860      ;
; -2.199 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.877      ;
; -2.191 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.462      ; 2.874      ;
; -2.187 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.673      ; 2.953      ;
; -2.187 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.464      ; 2.875      ;
; -2.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.462      ; 2.865      ;
; -2.174 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.459      ; 2.873      ;
; -2.169 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.446      ; 2.839      ;
; -2.165 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.600      ; 2.877      ;
; -2.156 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.456      ; 2.984      ;
; -2.151 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.578      ; 2.835      ;
; -2.148 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.458      ; 2.824      ;
; -2.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.461      ; 2.845      ;
; -2.140 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.443      ; 2.642      ;
; -2.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.453      ; 2.964      ;
; -2.124 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.463      ; 2.813      ;
; -2.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.447      ; 2.788      ;
; -2.113 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.446      ; 2.943      ;
; -2.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.454      ; 2.790      ;
; -2.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.606      ; 2.691      ;
; -2.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.463      ; 2.789      ;
; -2.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.589      ; 2.800      ;
; -2.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.449      ; 2.772      ;
; -2.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.473      ; 2.798      ;
; -2.098 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.590      ; 2.800      ;
; -2.096 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.467      ; 2.781      ;
; -2.092 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.467      ; 2.785      ;
; -2.085 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.474      ; 2.780      ;
; -2.081 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.461      ; 2.765      ;
; -2.081 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.450      ; 2.755      ;
; -2.080 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.460      ; 2.794      ;
; -2.078 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.592      ; 2.782      ;
; -2.078 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.470      ; 2.766      ;
; -2.074 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.459      ; 2.756      ;
; -2.069 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.471      ; 2.766      ;
; -2.068 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.473      ; 2.764      ;
; -2.065 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.475      ; 2.763      ;
; -2.065 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.471      ; 2.754      ;
; -2.061 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.443      ; 2.760      ;
; -2.060 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.737      ;
; -2.060 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.738      ;
; -2.054 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.893      ;
; -2.050 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.585      ; 2.741      ;
; -2.049 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.744      ;
; -2.044 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.454      ; 2.585      ;
; -2.043 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.444      ; 2.574      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.448      ; 2.577      ;
; -2.041 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.600      ; 2.753      ;
; -2.037 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.439      ; 2.732      ;
; -2.032 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.461      ; 2.733      ;
; -2.030 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.586      ; 2.722      ;
; -2.029 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.446      ; 2.699      ;
; -2.021 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.459      ; 2.698      ;
; -2.018 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.447      ; 2.524      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.466      ; 2.730      ;
; -2.009 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.461      ; 2.672      ;
; -2.009 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.456      ; 2.837      ;
; -2.005 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.464      ; 2.723      ;
; -1.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.456      ; 2.707      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.465      ; 2.680      ;
; -1.994 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.588      ; 2.688      ;
; -1.991 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.447      ; 2.497      ;
; -1.980 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.459      ; 2.679      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.455      ; 2.652      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.445      ; 2.680      ;
; -1.978 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.462      ; 2.664      ;
; -1.977 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.458      ; 2.658      ;
; -1.977 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.446      ; 2.482      ;
; -1.975 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.471      ; 2.672      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.173 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.768      ; 0.768      ;
; -1.054 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.667      ; 1.282      ;
; -1.008 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.667      ; 1.251      ;
; -0.822 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.765      ; 1.064      ;
; -0.820 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.751      ; 1.035      ;
; -0.798 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.766      ; 1.028      ;
; -0.757 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.701      ; 1.042      ;
; -0.710 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.718      ; 1.003      ;
; -0.651 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.562      ; 0.902      ;
; -0.453 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.721      ; 0.746      ;
; -0.346 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.694      ; 0.611      ;
; -0.334 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.684      ; 0.602      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.495 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.375      ; 0.492      ;
; -0.484 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.380      ; 0.483      ;
; -0.479 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.357      ; 0.454      ;
; -0.466 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.378      ; 0.464      ;
; -0.463 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.386      ; 0.469      ;
; -0.461 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.385      ; 0.468      ;
; -0.461 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.384      ; 0.468      ;
; -0.429 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.385      ; 0.436      ;
; -0.037 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.139      ; 0.548      ;
; 0.009  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.139      ; 0.843      ;
; 0.048  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.138      ; 0.844      ;
; 0.158  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.138      ; 0.855      ;
; 0.185  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.139      ; 0.548      ;
; 0.186  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.137      ; 0.548      ;
; 0.189  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.140      ; 0.548      ;
; 0.305  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.137      ; 0.548      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.273 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.554      ; 0.548      ;
; -0.271 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.556      ; 0.548      ;
; -0.270 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.556      ; 0.548      ;
; -0.267 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.557      ; 0.548      ;
; -0.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.556      ; 0.548      ;
; -0.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.558      ; 0.548      ;
; -0.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.557      ; 0.548      ;
; -0.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.558      ; 0.548      ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.106 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.264      ; 0.492      ;
; -0.095 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.269      ; 0.483      ;
; -0.090 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.246      ; 0.454      ;
; -0.077 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.267      ; 0.464      ;
; -0.074 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.275      ; 0.469      ;
; -0.072 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.274      ; 0.468      ;
; -0.072 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.273      ; 0.468      ;
; -0.040 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.274      ; 0.436      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.959 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 3.073      ; 2.500      ;
; -0.470 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 2.919      ; 2.835      ;
; -0.396 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 3.073      ; 2.563      ;
; -0.297 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 3.073      ; 3.162      ;
; -0.203 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 3.073      ; 3.256      ;
; -0.159 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 2.919      ; 3.146      ;
; 0.191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 2.919      ; 2.996      ;
; 0.264  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.000        ; 3.073      ; 3.723      ;
; 0.346  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.577      ;
; 0.347  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.073      ; 0.577      ;
; 0.348  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.072      ; 0.577      ;
; 0.348  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                     ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.072      ; 0.577      ;
; 0.348  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                     ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.072      ; 0.577      ;
; 0.363  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.594      ;
; 0.365  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 3.073      ; 3.324      ;
; 0.381  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.612      ;
; 0.382  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.613      ;
; 0.382  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.613      ;
; 0.386  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.073      ; 0.616      ;
; 0.387  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.618      ;
; 0.389  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.000        ; 3.073      ; 3.848      ;
; 0.451  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.451      ; 1.059      ;
; 0.471  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.055      ;
; 0.473  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.057      ;
; 0.473  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.417      ; 1.047      ;
; 0.486  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 3.073      ; 3.445      ;
; 0.495  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.072      ; 0.724      ;
; 0.500  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.072      ; 0.729      ;
; 0.501  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.390      ; 1.048      ;
; 0.526  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.443      ; 1.126      ;
; 0.550  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 2.919      ; 3.355      ;
; 0.561  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.792      ;
; 0.579  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.810      ;
; 0.584  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.073      ; 0.814      ;
; 0.585  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.816      ;
; 0.590  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.447      ; 1.194      ;
; 0.591  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.822      ;
; 0.591  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.447      ; 1.195      ;
; 0.593  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.824      ;
; 0.603  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.073      ; 0.833      ;
; 0.614  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.073      ; 0.844      ;
; 0.615  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.073      ; 0.845      ;
; 0.621  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1       ; clk_i                                                                                                     ; UARTCLK     ; 0.000        ; 0.125      ; 0.943      ;
; 0.621  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.822      ;
; 0.626  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.827      ;
; 0.628  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.072      ; 0.857      ;
; 0.636  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.867      ;
; 0.657  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.888      ;
; 0.658  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.889      ;
; 0.659  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.417      ; 1.233      ;
; 0.661  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.245      ;
; 0.661  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.417      ; 1.235      ;
; 0.664  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.248      ;
; 0.667  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.257      ;
; 0.667  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][4]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.076      ; 0.900      ;
; 0.668  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][5]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.258      ;
; 0.669  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.076      ; 0.902      ;
; 0.669  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.076      ; 0.902      ;
; 0.669  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][4]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.259      ;
; 0.669  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.253      ;
; 0.670  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.076      ; 0.903      ;
; 0.670  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][2]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.260      ;
; 0.671  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.447      ; 1.275      ;
; 0.671  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.076      ; 0.904      ;
; 0.672  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.076      ; 0.905      ;
; 0.672  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][6]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.262      ;
; 0.672  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.076      ; 0.905      ;
; 0.674  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][0]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.264      ;
; 0.674  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][3]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.264      ;
; 0.674  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.447      ; 1.278      ;
; 0.675  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.906      ;
; 0.678  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][1]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.433      ; 1.268      ;
; 0.687  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.390      ; 1.234      ;
; 0.694  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.423      ; 1.274      ;
; 0.695  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.279      ;
; 0.695  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.423      ; 1.275      ;
; 0.702  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.286      ;
; 0.703  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.287      ;
; 0.708  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.939      ;
; 0.710  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.110      ; 0.977      ;
; 0.716  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.414      ; 1.287      ;
; 0.716  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.414      ; 1.287      ;
; 0.719  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.440      ; 1.316      ;
; 0.719  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.440      ; 1.316      ;
; 0.719  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.440      ; 1.316      ;
; 0.719  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.440      ; 1.316      ;
; 0.720  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.440      ; 1.317      ;
; 0.726  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.079      ; 0.962      ;
; 0.739  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.323      ;
; 0.741  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.443      ; 1.341      ;
; 0.745  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.443      ; 1.345      ;
; 0.746  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.330      ;
; 0.752  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.084      ; 0.993      ;
; 0.756  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.427      ; 1.340      ;
; 0.759  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.443      ; 1.359      ;
; 0.767  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.443      ; 1.367      ;
; 0.767  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.263      ; 1.187      ;
; 0.772  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.085      ; 1.014      ;
; 0.774  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.996      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_i'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                      ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i       ; 0.000        ; 3.153      ; 2.892      ;
; -0.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 3.153      ; 3.359      ;
; -0.110 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i       ; -0.500       ; 3.153      ; 2.929      ;
; -0.060 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; clk_i       ; 0.000        ; 3.067      ; 3.393      ;
; 0.039  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 3.094      ; 3.519      ;
; 0.079  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 3.084      ; 3.549      ;
; 0.096  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 3.094      ; 3.576      ;
; 0.123  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 3.094      ; 3.603      ;
; 0.145  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 3.100      ; 3.631      ;
; 0.271  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                          ; UARTCLK                                                                                                             ; clk_i       ; 0.000        ; 0.125      ; 0.593      ;
; 0.276  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 3.100      ; 3.762      ;
; 0.330  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.090      ; 0.577      ;
; 0.330  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[50][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[50][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.090      ; 0.577      ;
; 0.330  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[34][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[34][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.090      ; 0.577      ;
; 0.330  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[2][1]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[2][1]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.090      ; 0.577      ;
; 0.330  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][1]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][1]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.090      ; 0.577      ;
; 0.330  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[12][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[12][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.090      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[38][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[38][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[52][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[52][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[27][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[27][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[59][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[59][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[40][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[40][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.331  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.089      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[23][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[23][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[44][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[44][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][0]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][0]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[45][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[45][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[47][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[47][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[46][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[46][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[9][6]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[9][6]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.332  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.088      ; 0.577      ;
; 0.342  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]                                 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[0]                                                   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; -0.057     ; 0.472      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][4]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][4]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[41][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[41][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[83][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][1]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][1]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[106][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[31][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[31][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[30][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][4]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][4]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[126][4]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[126][4]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][4]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][4]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][4]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][4]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][6]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][6]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][6]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][6]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][6]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][6]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][6]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][6]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[98][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[98][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.451 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.433      ; 0.512      ;
; -0.450 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.432      ; 0.512      ;
; -0.450 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.432      ; 0.512      ;
; -0.448 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.430      ; 0.512      ;
; -0.448 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.430      ; 0.512      ;
; -0.239 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.432      ; 0.723      ;
; -0.236 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.431      ; 0.725      ;
; -0.223 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.431      ; 0.738      ;
; 0.051  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.841      ; 0.412      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.842      ; 0.443      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.841      ; 0.442      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.840      ; 0.441      ;
; 0.086  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.834      ; 0.440      ;
; 0.093  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.812      ; 0.425      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.836      ; 0.461      ;
; 0.120  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.831      ; 0.471      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.292 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.684      ; 0.412      ;
; -0.262 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.685      ; 0.443      ;
; -0.262 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.684      ; 0.442      ;
; -0.262 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.683      ; 0.441      ;
; -0.257 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.677      ; 0.440      ;
; -0.250 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.655      ; 0.425      ;
; -0.238 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.679      ; 0.461      ;
; -0.223 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.674      ; 0.471      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.047 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.973      ; 0.550      ;
; 0.049 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.960      ; 0.539      ;
; 0.123 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.054      ; 0.707      ;
; 0.166 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.999      ; 0.695      ;
; 0.370 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.051      ; 0.951      ;
; 0.395 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.036      ; 0.961      ;
; 0.406 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.996      ; 0.932      ;
; 0.407 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.050      ; 0.987      ;
; 0.451 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.834      ; 0.815      ;
; 0.457 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.979      ; 0.966      ;
; 0.694 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.943      ; 1.167      ;
; 0.723 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.943      ; 1.196      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.826      ; 0.512      ;
; 0.157 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.825      ; 0.512      ;
; 0.158 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.824      ; 0.512      ;
; 0.158 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.824      ; 0.512      ;
; 0.158 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.824      ; 0.512      ;
; 0.159 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.823      ; 0.512      ;
; 0.159 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.823      ; 0.512      ;
; 0.160 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.822      ; 0.512      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.251 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.953      ; 1.234      ;
; 0.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.876      ; 1.432      ;
; 0.583 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.341      ;
; 0.598 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.727      ; 1.355      ;
; 0.657 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.415      ;
; 0.713 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.742      ; 1.485      ;
; 0.729 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.952      ; 1.711      ;
; 0.770 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.953      ; 1.753      ;
; 0.782 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.877      ; 1.689      ;
; 0.800 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.877      ; 1.707      ;
; 0.837 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.724      ; 1.591      ;
; 0.844 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.868      ; 1.742      ;
; 0.879 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.952      ; 1.861      ;
; 0.901 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.943      ; 1.874      ;
; 0.907 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.721      ; 1.658      ;
; 0.908 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.869      ; 1.807      ;
; 0.909 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.731      ; 1.670      ;
; 0.914 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.724      ; 1.668      ;
; 0.926 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.684      ;
; 0.975 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.733      ;
; 0.978 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.730      ; 1.738      ;
; 1.002 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.742      ; 1.774      ;
; 1.016 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.710      ; 1.756      ;
; 1.016 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.732      ; 1.778      ;
; 1.017 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.719      ; 1.766      ;
; 1.027 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.882      ; 1.939      ;
; 1.028 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.749      ; 1.807      ;
; 1.045 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.867      ; 1.942      ;
; 1.051 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.809      ;
; 1.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.869      ; 1.951      ;
; 1.059 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.721      ; 1.810      ;
; 1.061 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.720      ; 1.811      ;
; 1.068 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.948      ; 2.046      ;
; 1.070 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.877      ; 1.977      ;
; 1.074 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.868      ; 1.972      ;
; 1.076 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.947      ; 2.053      ;
; 1.077 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.720      ; 1.827      ;
; 1.090 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.730      ; 1.850      ;
; 1.092 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.857      ; 1.979      ;
; 1.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.722      ; 1.856      ;
; 1.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.870      ;
; 1.113 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.857      ; 2.000      ;
; 1.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.750      ; 1.896      ;
; 1.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.748      ; 1.896      ;
; 1.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.727      ; 1.875      ;
; 1.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.749      ; 1.907      ;
; 1.129 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.948      ; 2.107      ;
; 1.131 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.721      ; 1.882      ;
; 1.134 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.951      ; 2.115      ;
; 1.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.703      ; 1.872      ;
; 1.141 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.748      ; 1.919      ;
; 1.143 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.868      ; 2.041      ;
; 1.143 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.743      ; 1.916      ;
; 1.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.749      ; 1.923      ;
; 1.149 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.731      ; 1.910      ;
; 1.153 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.743      ; 1.926      ;
; 1.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.750      ; 1.942      ;
; 1.165 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.707      ; 1.902      ;
; 1.166 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.869      ; 2.065      ;
; 1.167 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.723      ; 1.920      ;
; 1.169 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.727      ; 1.926      ;
; 1.169 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.859      ; 2.058      ;
; 1.171 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.929      ;
; 1.178 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.720      ; 1.928      ;
; 1.183 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.711      ; 1.924      ;
; 1.184 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.721      ; 1.935      ;
; 1.190 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.748      ; 1.968      ;
; 1.192 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.730      ; 1.952      ;
; 1.194 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.720      ; 1.944      ;
; 1.196 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.861      ; 2.087      ;
; 1.196 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.869      ; 2.095      ;
; 1.199 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.721      ; 1.950      ;
; 1.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.741      ; 1.976      ;
; 1.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.873      ; 2.108      ;
; 1.206 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.880      ; 2.116      ;
; 1.211 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.877      ; 2.118      ;
; 1.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.974      ;
; 1.217 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.730      ; 1.977      ;
; 1.217 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.722      ; 1.969      ;
; 1.220 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.734      ; 1.984      ;
; 1.220 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.729      ; 1.979      ;
; 1.230 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.749      ; 2.009      ;
; 1.231 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.872      ; 2.133      ;
; 1.231 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.712      ; 1.973      ;
; 1.233 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.860      ; 2.123      ;
; 1.239 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 1.997      ;
; 1.241 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.718      ; 1.989      ;
; 1.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.881      ; 2.161      ;
; 1.255 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.747      ; 2.032      ;
; 1.255 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.852      ; 2.137      ;
; 1.256 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.747      ; 2.033      ;
; 1.260 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.717      ; 2.007      ;
; 1.265 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.728      ; 2.023      ;
; 1.271 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.750      ; 2.051      ;
; 1.272 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.742      ; 2.044      ;
; 1.281 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.712      ; 2.023      ;
; 1.287 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.729      ; 2.046      ;
; 1.290 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.861      ; 2.181      ;
; 1.292 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.733      ; 2.055      ;
; 1.292 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.729      ; 2.051      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.935 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.650      ; 1.615      ;
; 1.129 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.711      ; 1.870      ;
; 1.161 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.742      ; 1.933      ;
; 1.236 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.619      ; 1.885      ;
; 1.255 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.595      ; 1.880      ;
; 1.287 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.711      ; 2.028      ;
; 1.310 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.702      ; 2.042      ;
; 1.380 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.793      ; 2.203      ;
; 1.411 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.780      ; 2.221      ;
; 1.433 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.782      ; 2.245      ;
; 1.467 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.780      ; 2.277      ;
; 1.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.431      ; 1.935      ;
; 1.487 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.787      ; 2.304      ;
; 1.493 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.717      ; 2.240      ;
; 1.494 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.735      ; 2.259      ;
; 1.494 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.431      ; 1.955      ;
; 1.504 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.389      ; 1.923      ;
; 1.512 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.761      ; 2.303      ;
; 1.525 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.763      ; 2.318      ;
; 1.525 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.711      ; 2.266      ;
; 1.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.632      ; 2.221      ;
; 1.563 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.431      ; 2.024      ;
; 1.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[31][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.740      ; 2.345      ;
; 1.609 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.944      ; 2.583      ;
; 1.612 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.396      ; 2.038      ;
; 1.620 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.437      ; 2.087      ;
; 1.628 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.679      ; 2.337      ;
; 1.632 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.760      ; 2.422      ;
; 1.641 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.309      ; 1.980      ;
; 1.642 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.944      ; 2.616      ;
; 1.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.757      ; 2.434      ;
; 1.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.760      ; 2.439      ;
; 1.660 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[18][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.742      ; 2.432      ;
; 1.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.788      ; 2.479      ;
; 1.662 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.323      ; 2.015      ;
; 1.663 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.817      ; 2.510      ;
; 1.666 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.308      ; 2.004      ;
; 1.674 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.783      ; 2.487      ;
; 1.674 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.671      ; 2.375      ;
; 1.684 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[15][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.757      ; 2.471      ;
; 1.685 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.754      ; 2.469      ;
; 1.686 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.787      ; 2.503      ;
; 1.695 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.735      ; 2.460      ;
; 1.703 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[6][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.741      ; 2.474      ;
; 1.723 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.763      ; 2.516      ;
; 1.734 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.384      ; 2.148      ;
; 1.734 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.920      ; 2.684      ;
; 1.742 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[41][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.763      ; 2.535      ;
; 1.748 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.693      ; 2.471      ;
; 1.748 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.775      ; 2.553      ;
; 1.761 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[2][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.391      ; 2.182      ;
; 1.762 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.807      ; 2.599      ;
; 1.765 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.807      ; 2.602      ;
; 1.771 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.656      ; 2.457      ;
; 1.773 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[23][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.740      ; 2.543      ;
; 1.784 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.735      ; 2.549      ;
; 1.787 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.638      ; 2.455      ;
; 1.790 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[15][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.923      ; 2.743      ;
; 1.795 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.736      ; 2.561      ;
; 1.801 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.610      ; 2.441      ;
; 1.804 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.724      ; 2.558      ;
; 1.806 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[13][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.763      ; 2.599      ;
; 1.809 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[26][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.742      ; 2.581      ;
; 1.810 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.458      ; 2.298      ;
; 1.810 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.876      ; 2.716      ;
; 1.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.724      ; 2.568      ;
; 1.816 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.716      ; 2.562      ;
; 1.817 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.716      ; 2.563      ;
; 1.818 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.757      ; 2.605      ;
; 1.825 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.674      ; 2.529      ;
; 1.826 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.740      ; 2.596      ;
; 1.830 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.689      ; 2.549      ;
; 1.831 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.439      ; 2.300      ;
; 1.835 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.422      ; 2.287      ;
; 1.837 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[5][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.650      ; 2.517      ;
; 1.845 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.766      ; 2.641      ;
; 1.845 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.746      ; 2.621      ;
; 1.847 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.760      ; 2.637      ;
; 1.848 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.462      ; 2.340      ;
; 1.851 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.783      ; 2.664      ;
; 1.855 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.405      ; 2.290      ;
; 1.856 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.296      ; 2.182      ;
; 1.857 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.786      ; 2.673      ;
; 1.860 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.780      ; 2.670      ;
; 1.862 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[42][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.726      ; 2.618      ;
; 1.876 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.788      ; 2.694      ;
; 1.883 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.656      ; 2.569      ;
; 1.885 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.679      ; 2.594      ;
; 1.886 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[22][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.742      ; 2.658      ;
; 1.891 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.671      ; 2.592      ;
; 1.899 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.284      ; 2.213      ;
; 1.900 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[26][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.765      ; 2.695      ;
; 1.900 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[14][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.741      ; 2.671      ;
; 1.905 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.736      ; 2.671      ;
; 1.910 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.771      ; 2.711      ;
; 1.914 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.790      ; 2.734      ;
; 1.915 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.592      ; 2.537      ;
; 1.922 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.735      ; 2.687      ;
; 1.932 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.920      ; 2.882      ;
; 1.933 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.631      ; 2.594      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.998 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.474     ; 1.054      ;
; 2.018 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.316     ; 1.232      ;
; 2.042 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.475     ; 1.097      ;
; 2.080 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.473     ; 1.137      ;
; 2.113 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.317     ; 1.326      ;
; 2.167 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.474     ; 1.223      ;
; 2.208 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.473     ; 1.265      ;
; 2.220 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.320     ; 1.430      ;
; 2.240 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.320     ; 1.450      ;
; 2.268 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.319     ; 1.479      ;
; 2.299 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.473     ; 1.356      ;
; 2.312 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.316     ; 1.526      ;
; 2.312 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.474     ; 1.368      ;
; 2.358 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.472     ; 1.416      ;
; 2.361 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.472     ; 1.419      ;
; 2.376 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.473     ; 1.433      ;
; 2.406 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.474     ; 1.462      ;
; 2.482 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.317     ; 1.695      ;
; 2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.316     ; 1.710      ;
; 2.511 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.316     ; 1.725      ;
; 2.520 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.475     ; 1.575      ;
; 2.523 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.316     ; 1.737      ;
; 2.536 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.317     ; 1.749      ;
; 2.571 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.344     ; 1.757      ;
; 2.696 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.497     ; 1.729      ;
; 2.725 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.341     ; 1.914      ;
; 2.742 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.472     ; 1.800      ;
; 2.744 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.344     ; 1.930      ;
; 2.842 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.344     ; 2.028      ;
; 2.929 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.497     ; 1.962      ;
; 2.951 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.341     ; 2.140      ;
; 2.993 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.344     ; 2.179      ;
; 3.018 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.497     ; 2.051      ;
; 3.029 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.499     ; 2.060      ;
; 3.044 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.341     ; 2.233      ;
; 3.061 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.499     ; 2.092      ;
; 3.102 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.344     ; 2.288      ;
; 3.108 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.499     ; 2.139      ;
; 3.178 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.497     ; 2.211      ;
; 3.200 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.341     ; 2.389      ;
; 3.278 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.499     ; 2.309      ;
; 3.287 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.497     ; 2.320      ;
; 3.309 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.341     ; 2.498      ;
; 3.387 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.499     ; 2.418      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_i'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.990      ;
; -4.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.990      ;
; -4.157 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 5.059      ;
; -4.157 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 5.059      ;
; -4.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 5.011      ;
; -4.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 5.011      ;
; -4.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 5.011      ;
; -4.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 5.011      ;
; -4.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 5.011      ;
; -4.127 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 5.038      ;
; -4.127 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 5.038      ;
; -4.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 5.022      ;
; -4.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 5.022      ;
; -4.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 5.022      ;
; -4.113 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.941      ;
; -4.113 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.941      ;
; -4.108 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 5.010      ;
; -4.108 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 5.010      ;
; -4.101 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.949      ;
; -4.101 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.949      ;
; -4.101 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.949      ;
; -4.095 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.962      ;
; -4.095 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.962      ;
; -4.095 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.962      ;
; -4.095 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.962      ;
; -4.095 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.962      ;
; -4.092 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.994      ;
; -4.092 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.994      ;
; -4.088 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 5.004      ;
; -4.088 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 5.004      ;
; -4.088 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 5.004      ;
; -4.088 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 5.004      ;
; -4.088 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.144     ; 4.939      ;
; -4.088 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.144     ; 4.939      ;
; -4.078 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.989      ;
; -4.078 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.989      ;
; -4.071 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.973      ;
; -4.071 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.973      ;
; -4.071 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.973      ;
; -4.070 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.898      ;
; -4.070 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.898      ;
; -4.065 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.967      ;
; -4.065 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.967      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.919      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.919      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.919      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.919      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.919      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.900      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.900      ;
; -4.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.900      ;
; -4.043 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.945      ;
; -4.043 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.945      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.955      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.955      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.955      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.955      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.144     ; 4.890      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.144     ; 4.890      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.867      ;
; -4.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.867      ;
; -4.035 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.946      ;
; -4.035 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.946      ;
; -4.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.936      ;
; -4.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.936      ;
; -4.028 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.930      ;
; -4.028 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.930      ;
; -4.028 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.930      ;
; -4.021 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.888      ;
; -4.021 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.888      ;
; -4.021 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.888      ;
; -4.021 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.888      ;
; -4.021 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.888      ;
; -4.019 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.847      ;
; -4.019 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.167     ; 4.847      ;
; -4.014 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.916      ;
; -4.014 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.916      ;
; -4.009 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.857      ;
; -4.009 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.857      ;
; -4.009 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.147     ; 4.857      ;
; -4.004 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.915      ;
; -4.004 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.915      ;
; -4.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.868      ;
; -4.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.868      ;
; -4.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.868      ;
; -4.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.868      ;
; -4.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.128     ; 4.868      ;
; -4.000 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.902      ;
; -4.000 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.902      ;
; -3.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.899      ;
; -3.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.899      ;
; -3.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.093     ; 4.899      ;
; -3.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.912      ;
; -3.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.912      ;
; -3.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.912      ;
; -3.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.912      ;
; -3.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.144     ; 4.847      ;
; -3.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.144     ; 4.847      ;
; -3.994 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.913      ;
; -3.994 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.913      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_i'                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                            ; Launch Clock                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.174      ; 3.699      ;
; 0.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.174      ; 3.699      ;
; 0.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.749      ;
; 0.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[8]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.749      ;
; 0.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.749      ;
; 0.195 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.750      ;
; 0.195 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.750      ;
; 0.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.742      ;
; 0.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.742      ;
; 0.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[10]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.128      ; 3.743      ;
; 0.231 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[26]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.788      ;
; 0.231 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.788      ;
; 0.231 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.788      ;
; 0.231 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.788      ;
; 0.248 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[6]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.817      ;
; 0.248 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[5]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.817      ;
; 0.248 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[4]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.817      ;
; 0.248 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.817      ;
; 0.248 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.183      ; 3.817      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[2]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.789      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.789      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.805      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.789      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.805      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.805      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[30]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.805      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[24]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.805      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.805      ;
; 0.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.169      ; 3.805      ;
; 0.257 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[6]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.791      ;
; 0.257 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[27]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.791      ;
; 0.257 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.791      ;
; 0.260 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.799      ;
; 0.260 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.799      ;
; 0.260 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.799      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_wren      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[3]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.181      ; 3.828      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.181      ; 3.828      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.153      ; 3.800      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.149      ; 3.797      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.149      ; 3.797      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.149      ; 3.797      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[23]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.149      ; 3.797      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[17]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.819      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.819      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.128      ; 3.776      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.128      ; 3.776      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[9]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.819      ;
; 0.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.171      ; 3.819      ;
; 0.273 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.128      ; 3.787      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[12]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.808      ;
; 0.275 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.157      ; 3.818      ;
; 0.275 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[11]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.157      ; 3.818      ;
; 0.275 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.157      ; 3.818      ;
; 0.277 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.165      ; 3.828      ;
; 0.283 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.175      ; 3.844      ;
; 0.285 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.133      ; 3.804      ;
; 0.285 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.133      ; 3.804      ;
; 0.290 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[25]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.167      ; 3.843      ;
; 0.300 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.146      ; 3.832      ;
; 0.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[7]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.150      ; 3.841      ;
; 0.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.150      ; 3.841      ;
; 0.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.150      ; 3.841      ;
; 0.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.150      ; 3.841      ;
; 0.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.150      ; 3.841      ;
; 0.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.150      ; 3.841      ;
; 0.314 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.152      ; 3.852      ;
; 0.314 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.152      ; 3.852      ;
; 0.335 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.174      ; 3.895      ;
; 0.338 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.149      ; 3.873      ;
; 0.358 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.151      ; 3.895      ;
; 0.358 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.151      ; 3.895      ;
; 0.358 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.151      ; 3.895      ;
; 0.427 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.107      ; 3.920      ;
; 0.427 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.107      ; 3.920      ;
; 0.440 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.104      ; 3.930      ;
; 0.440 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.104      ; 3.930      ;
; 0.440 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.104      ; 3.930      ;
; 0.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.983      ;
; 0.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.983      ;
; 0.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.983      ;
; 0.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.148      ; 3.983      ;
; 0.455 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 3.133      ; 3.974      ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_i'                                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_i ; Rise       ; clk_i                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]           ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'UARTCLK'                                                                                                                                   ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]            ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 0.352 ; 0.352        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.352 ; 0.352        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                   ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                   ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                   ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                   ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                   ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                   ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                   ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                 ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                   ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                   ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                   ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                   ;
; 0.594 ; 0.594        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                   ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                   ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                   ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datad                                   ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datad                                    ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datad                                    ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|dataa                                   ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                     ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                     ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                     ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                     ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                     ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                     ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                     ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                     ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                     ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                     ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                     ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                     ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|dataa                                   ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datad                                    ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datad                                    ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datad                                   ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                       ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                         ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                                    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                                    ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                      ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                                    ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                                    ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                                    ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                                    ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                                    ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                                    ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                                    ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                                    ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                       ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                                        ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|dataa                                        ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|dataa                                        ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                                        ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|dataa                                       ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                                       ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                                       ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|dataa                                       ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                                        ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|dataa                                        ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|dataa                                        ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                                        ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.607 ; 0.607        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datad                                ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datad                                ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datad                                ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datad                                 ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datac                                 ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datad                                ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datac                                ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datad                                ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datad                                ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datad                                ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datad                                ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datac                                ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datad                                 ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|dataa                                ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|dataa                                ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datac                                ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datad                                 ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datad                                ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datad                                ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datac                                ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datad                                ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datad                                ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datad                                ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datac                                 ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.583 ; 0.583        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datad                                ;
; 0.583 ; 0.583        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datad                                 ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datad                                ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|inclk[0]                              ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|outclk                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][3]|datac                              ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][6]|datac                              ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datac                              ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datac                              ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datac                              ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][7]|datac                              ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][0]|datac                              ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][0]|datac                              ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][1]|datab                              ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][6]|datac                              ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datac                              ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datad                              ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datad                              ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][7]|datad                              ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datad                              ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datad                              ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datac                              ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datad                              ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datad                              ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datad                              ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datad                              ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datad                              ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datad                              ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datad                              ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datad                              ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datad                              ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datad                              ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datac                              ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datad                              ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datad                              ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datad                              ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datad                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                              ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]                         ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk                           ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                                  ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datad                                  ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datad                                   ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                                  ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                                   ;
; 0.483 ; 0.483        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datac                                  ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                                        ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                                   ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datac                                  ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datad                                  ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datad                                   ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                                  ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                                  ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]                         ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk                           ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; 3.346 ; 3.770 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; 4.191 ; 4.723 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 4.191 ; 4.723 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 2.201 ; 2.658 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 4.407 ; 4.381 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.754 ; 4.289 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.565 ; 4.073 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.477 ; 4.118 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.874 ; 3.432 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.877 ; 3.425 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.754 ; 4.289 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.233 ; 3.819 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.754 ; 4.283 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.442 ; 4.013 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; -1.035 ; -1.497 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; -1.318 ; -1.794 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -1.534 ; -2.010 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -1.318 ; -1.794 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.826 ; -0.790 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.577 ; -2.101 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.283 ; -2.768 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.312 ; -2.883 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.577 ; -2.101 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.662 ; -2.197 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.611 ; -3.125 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.109 ; -2.670 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.462 ; -2.974 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.302 ; -2.848 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 12.592 ; 12.638 ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 9.449  ; 9.459  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 9.449  ; 9.459  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 7.950  ; 7.918  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 9.077  ; 9.189  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 7.202  ; 7.231  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 7.659  ; 7.690  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 9.132  ; 9.323  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 8.243  ; 8.234  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 8.129  ; 8.231  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 8.393  ; 8.529  ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 9.198  ; 9.283  ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 7.170  ; 7.197  ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 8.294  ; 8.266  ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 8.078  ; 8.118  ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 8.585  ; 8.564  ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 8.359  ; 8.392  ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 8.267  ; 8.245  ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 7.383  ; 7.400  ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 7.273  ; 7.274  ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 7.415  ; 7.435  ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 7.112  ; 7.129  ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 7.570  ; 7.647  ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 7.379  ; 7.399  ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 6.924  ; 6.962  ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 7.783  ; 7.889  ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 8.941  ; 9.049  ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 7.191  ; 7.222  ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 7.702  ; 7.727  ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 6.880  ; 6.910  ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 6.924  ; 6.963  ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 7.096  ; 7.151  ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 7.178  ; 7.202  ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 7.676  ; 7.751  ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 7.162  ; 7.194  ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 7.668  ; 7.718  ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 7.398  ; 7.420  ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 7.627  ; 7.633  ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 7.314  ; 7.324  ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 8.438  ; 8.545  ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 9.198  ; 9.283  ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 7.149  ; 7.167  ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 11.018 ; 11.170 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 9.865  ; 10.146 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 8.952  ; 9.152  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 8.989  ; 9.114  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 9.730  ; 9.841  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 9.744  ; 9.914  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 8.098  ; 8.203  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 9.221  ; 9.338  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 9.370  ; 9.544  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 8.383  ; 8.517  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 7.933  ; 8.042  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 8.895  ; 9.023  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 8.465  ; 8.515  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 8.182  ; 8.212  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 9.484  ; 9.658  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 7.696  ; 7.726  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 8.710  ; 8.842  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 9.722  ; 9.838  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 7.690  ; 7.717  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 8.800  ; 8.780  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 8.629  ; 8.684  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 7.812  ; 7.873  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 8.291  ; 8.349  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 8.718  ; 8.746  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 7.717  ; 7.745  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 7.842  ; 7.919  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 8.757  ; 8.737  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 7.705  ; 7.727  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 10.045 ; 10.176 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 7.157  ; 7.192  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 8.005  ; 8.061  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 7.751  ; 7.804  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 11.018 ; 11.170 ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 9.702  ; 9.767  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 7.818  ; 7.803  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 7.248  ; 7.310  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 8.950  ; 9.060  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 7.255  ; 7.297  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 9.702  ; 9.767  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 7.960  ; 8.001  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 7.752  ; 7.788  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 8.189  ; 8.209  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 7.851  ; 7.872  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 8.344  ; 8.418  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 7.790  ; 7.862  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 8.204  ; 8.261  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 8.420  ; 8.436  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 7.951  ; 7.973  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 8.548  ; 8.706  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 8.248  ; 8.379  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 7.780  ; 7.831  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 7.725  ; 7.749  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 7.732  ; 7.785  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 8.236  ; 8.281  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 7.514  ; 7.562  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 7.840  ; 7.847  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 7.898  ; 7.912  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 7.551  ; 7.609  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 8.261  ; 8.294  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 8.842  ; 8.915  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 7.455  ; 7.485  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 7.851  ; 7.880  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 8.501  ; 8.468  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 8.410  ; 8.383  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 8.309  ; 8.309  ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 11.647 ; 11.810 ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 10.553 ; 10.843 ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 11.647 ; 11.749 ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 10.811 ; 10.883 ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 10.523 ; 10.564 ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 11.198 ; 11.472 ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 11.058 ; 11.342 ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 11.589 ; 11.810 ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 10.290 ; 10.487 ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 9.015  ; 9.129  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 10.098 ; 10.145 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 7.944  ; 7.997  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 8.226  ; 8.240  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 9.271  ; 9.378  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 8.047  ; 8.076  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 7.792  ; 7.829  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 8.116  ; 8.153  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 8.264  ; 8.294  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 10.098 ; 10.145 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 8.142  ; 8.226  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 8.329  ; 8.453  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 8.316  ; 8.392  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 8.463  ; 8.535  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 7.661  ; 7.760  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 7.691  ; 7.709  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 9.632  ; 9.674  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 9.696  ; 9.762  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 7.976  ; 8.042  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 8.947  ; 9.106  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 8.062  ; 8.111  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 9.052  ; 9.245  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 7.646  ; 7.666  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 8.451  ; 8.491  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 7.588  ; 7.632  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 8.329  ; 8.348  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 9.659  ; 9.715  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 7.697  ; 7.765  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 8.254  ; 8.356  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 8.102  ; 8.187  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 9.500  ; 9.610  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 7.958  ; 7.989  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 7.495  ; 7.531  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 5.092  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 5.092  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 5.145  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 5.145  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 8.622  ; 8.499  ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 6.962  ; 6.989  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 9.120  ; 9.128  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 7.681  ; 7.648  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 8.816  ; 8.926  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 6.962  ; 6.989  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 7.400  ; 7.429  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 8.815  ; 8.997  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 7.961  ; 7.951  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 7.852  ; 7.949  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 8.110  ; 8.239  ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 6.657  ; 6.685  ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 6.935  ; 6.959  ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 8.010  ; 7.982  ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 7.807  ; 7.843  ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 8.290  ; 8.268  ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 8.076  ; 8.107  ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 7.984  ; 7.962  ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 7.139  ; 7.154  ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 7.033  ; 7.033  ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 7.170  ; 7.188  ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 6.879  ; 6.894  ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 7.320  ; 7.393  ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 7.136  ; 7.154  ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 6.699  ; 6.735  ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 7.525  ; 7.625  ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 8.687  ; 8.793  ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 6.952  ; 6.981  ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 7.447  ; 7.469  ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 6.657  ; 6.685  ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 6.700  ; 6.736  ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 6.864  ; 6.917  ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 6.943  ; 6.965  ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 7.421  ; 7.492  ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 6.929  ; 6.959  ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 7.414  ; 7.462  ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 7.154  ; 7.174  ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 7.372  ; 7.376  ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 7.073  ; 7.081  ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 8.203  ; 8.307  ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 8.925  ; 9.010  ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 6.914  ; 6.930  ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 6.923  ; 6.955  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 9.523  ; 9.791  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 8.642  ; 8.834  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 8.677  ; 8.796  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 9.388  ; 9.494  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 9.449  ; 9.615  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 7.826  ; 7.926  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 8.904  ; 9.015  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 9.047  ; 9.213  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 8.103  ; 8.230  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 7.668  ; 7.772  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 8.591  ; 8.713  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 8.175  ; 8.222  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 7.902  ; 7.930  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 9.199  ; 9.368  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 7.440  ; 7.468  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 8.415  ; 8.541  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 9.436  ; 9.550  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 7.434  ; 7.459  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 8.497  ; 8.477  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 8.337  ; 8.389  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 7.547  ; 7.606  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 8.013  ; 8.068  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 8.423  ; 8.447  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 7.460  ; 7.486  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 7.581  ; 7.653  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 8.455  ; 8.434  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 7.449  ; 7.469  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 9.745  ; 9.873  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 6.923  ; 6.955  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 7.738  ; 7.791  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 7.489  ; 7.539  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 10.680 ; 10.828 ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 7.011  ; 7.057  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 7.554  ; 7.538  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 7.011  ; 7.069  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 8.695  ; 8.803  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 7.018  ; 7.057  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 9.408  ; 9.474  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 7.693  ; 7.732  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 7.496  ; 7.529  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 7.915  ; 7.933  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 7.590  ; 7.609  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 8.063  ; 8.132  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 7.531  ; 7.599  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 7.929  ; 7.982  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 8.135  ; 8.150  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 7.686  ; 7.706  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 8.259  ; 8.410  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 7.971  ; 8.096  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 7.518  ; 7.566  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 7.470  ; 7.491  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 7.474  ; 7.524  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 7.955  ; 7.998  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 7.260  ; 7.305  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 7.573  ; 7.578  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 7.634  ; 7.646  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 7.303  ; 7.358  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 7.980  ; 8.011  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 8.540  ; 8.609  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 7.210  ; 7.238  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 7.589  ; 7.616  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 8.210  ; 8.177  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 8.121  ; 8.094  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 8.025  ; 8.024  ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 7.420  ; 7.518  ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 8.331  ; 8.390  ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 8.199  ; 8.249  ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 7.543  ; 7.593  ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 7.545  ; 7.601  ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 7.816  ; 7.878  ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 7.871  ; 7.898  ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 8.710  ; 8.715  ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 7.420  ; 7.518  ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 8.705  ; 8.814  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 7.247  ; 7.280  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 7.679  ; 7.729  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 7.950  ; 7.962  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 9.002  ; 9.106  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 7.780  ; 7.806  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 7.532  ; 7.566  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 7.847  ; 7.881  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 7.986  ; 8.014  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 9.746  ; 9.790  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 7.869  ; 7.947  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 8.048  ; 8.165  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 8.036  ; 8.108  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 8.177  ; 8.245  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 7.407  ; 7.501  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 7.437  ; 7.454  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 9.299  ; 9.337  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 9.360  ; 9.422  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 7.712  ; 7.774  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 8.641  ; 8.793  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 7.792  ; 7.838  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 8.744  ; 8.928  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 7.393  ; 7.411  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 8.165  ; 8.202  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 7.339  ; 7.380  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 8.051  ; 8.068  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 9.324  ; 9.377  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 7.443  ; 7.508  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 7.975  ; 8.072  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 7.831  ; 7.911  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 9.222  ; 9.329  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 7.694  ; 7.722  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 7.247  ; 7.280  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 4.925  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 4.925  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 4.975  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 4.975  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 9.390  ; 9.402  ; 9.954  ; 9.957  ;
; data_input[9] ; data_out[1] ; 9.634  ; 9.628  ; 10.098 ; 10.124 ;
; data_input[9] ; data_out[2] ; 9.084  ; 9.070  ; 9.560  ; 9.589  ;
; data_input[9] ; data_out[3] ; 8.934  ; 8.989  ; 9.479  ; 9.421  ;
; data_input[9] ; data_out[4] ; 9.986  ; 10.077 ; 10.628 ; 10.562 ;
; data_input[9] ; data_out[5] ; 9.556  ; 9.637  ; 10.216 ; 10.127 ;
; data_input[9] ; data_out[6] ; 10.817 ; 10.812 ; 11.396 ; 11.414 ;
; data_input[9] ; data_out[7] ; 9.116  ; 9.098  ; 9.656  ; 9.741  ;
; data_input[9] ; data_out[8] ;        ; 7.291  ; 7.742  ;        ;
+---------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 9.062  ; 9.072  ; 9.610  ; 9.611  ;
; data_input[9] ; data_out[1] ; 9.299  ; 9.293  ; 9.751  ; 9.775  ;
; data_input[9] ; data_out[2] ; 8.754  ; 8.740  ; 9.207  ; 9.230  ;
; data_input[9] ; data_out[3] ; 8.613  ; 8.650  ; 9.138  ; 9.079  ;
; data_input[9] ; data_out[4] ; 9.638  ; 9.718  ; 10.247 ; 10.191 ;
; data_input[9] ; data_out[5] ; 9.218  ; 9.291  ; 9.846  ; 9.770  ;
; data_input[9] ; data_out[6] ; 10.426 ; 10.416 ; 10.965 ; 10.992 ;
; data_input[9] ; data_out[7] ; 8.791  ; 8.783  ; 9.329  ; 9.383  ;
; data_input[9] ; data_out[8] ;        ; 7.050  ; 7.488  ;        ;
+---------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 76.41 MHz  ; 76.41 MHz       ; clk_i                                                                                               ;                                                               ;
; 291.38 MHz ; 250.0 MHz       ; UARTCLK                                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 562.43 MHz ; 562.43 MHz      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ;                                                               ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                               ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk_i                                                                                                               ; -12.088 ; -16955.258    ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -6.076  ; -185.495      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; -3.231  ; -17.160       ;
; UARTCLK                                                                                                             ; -2.432  ; -546.366      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -2.171  ; -56.226       ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -1.053  ; -7.929        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.389  ; -2.975        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -0.238  ; -1.864        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.002   ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                             ; -0.880 ; -1.802        ;
; clk_i                                                                                                               ; -0.618 ; -0.750        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.296 ; -1.736        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -0.259 ; -1.824        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.147  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.234  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.275  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.858  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 1.908  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk_i ; -3.624 ; -999.647             ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk_i ; 0.103 ; 0.000                ;
+-------+-------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -3.000 ; -3466.000     ;
; UARTCLK                                                                                                             ; -3.000 ; -333.000      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.362  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 0.431  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0.432  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.433  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.435  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.436  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.443  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.088 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.995     ;
; -12.056 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.963     ;
; -11.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.877     ;
; -11.958 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.865     ;
; -11.952 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.859     ;
; -11.946 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.853     ;
; -11.920 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.827     ;
; -11.832 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.739     ;
; -11.822 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.729     ;
; -11.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.721     ;
; -11.810 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.717     ;
; -11.781 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.688     ;
; -11.749 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.656     ;
; -11.748 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.641     ;
; -11.737 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.644     ;
; -11.708 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.615     ;
; -11.687 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.594     ;
; -11.682 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.589     ;
; -11.676 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.583     ;
; -11.651 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.558     ;
; -11.643 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.550     ;
; -11.639 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.546     ;
; -11.635 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.542     ;
; -11.626 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.533     ;
; -11.612 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.505     ;
; -11.610 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.517     ;
; -11.608 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.515     ;
; -11.581 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.488     ;
; -11.581 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.488     ;
; -11.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.467     ;
; -11.552 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.459     ;
; -11.551 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.458     ;
; -11.546 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.453     ;
; -11.509 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.416     ;
; -11.505 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.412     ;
; -11.499 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.392     ;
; -11.499 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.406     ;
; -11.498 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.391     ;
; -11.490 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.397     ;
; -11.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.384     ;
; -11.472 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.379     ;
; -11.451 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.358     ;
; -11.445 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.352     ;
; -11.445 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.352     ;
; -11.444 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.351     ;
; -11.441 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.334     ;
; -11.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.317     ;
; -11.405 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 12.333     ;
; -11.404 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.311     ;
; -11.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.288     ;
; -11.380 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.287     ;
; -11.379 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.286     ;
; -11.375 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.282     ;
; -11.371 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.278     ;
; -11.367 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.274     ;
; -11.363 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.256     ;
; -11.362 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.255     ;
; -11.355 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.262     ;
; -11.328 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.235     ;
; -11.319 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.226     ;
; -11.308 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.215     ;
; -11.301 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.208     ;
; -11.296 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 12.224     ;
; -11.289 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.196     ;
; -11.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.181     ;
; -11.272 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.179     ;
; -11.240 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.147     ;
; -11.233 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.140     ;
; -11.233 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.140     ;
; -11.219 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.126     ;
; -11.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.123     ;
; -11.201 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.100     ; 12.096     ;
; -11.192 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.085     ;
; -11.191 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.084     ;
; -11.169 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 12.062     ;
; -11.163 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.070     ;
; -11.138 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.045     ;
; -11.137 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.044     ;
; -11.125 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 12.053     ;
; -11.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.025     ;
; -11.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.016     ;
; -11.108 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.015     ;
; -11.103 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 12.010     ;
; -11.081 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.988     ;
; -11.073 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.094     ; 11.974     ;
; -11.057 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.964     ;
; -11.056 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.963     ;
; -11.051 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 11.949     ;
; -11.048 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.955     ;
; -11.047 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.954     ;
; -11.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.100     ; 11.937     ;
; -11.029 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.936     ;
; -11.016 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_wren    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.923     ;
; -11.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.100     ; 11.910     ;
; -11.007 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.914     ;
; -11.002 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.909     ;
; -11.000 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.907     ;
; -10.985 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.094     ; 11.886     ;
; -10.961 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 11.868     ;
; -10.920 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.102     ; 11.813     ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -6.076 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.695      ;
; -6.059 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.678      ;
; -6.037 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.399      ; 6.645      ;
; -6.032 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.403      ; 6.652      ;
; -6.027 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.415      ; 6.651      ;
; -6.023 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.642      ;
; -6.011 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.397      ; 6.617      ;
; -6.006 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.396      ; 6.619      ;
; -6.005 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.415      ; 6.629      ;
; -6.003 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.412      ; 6.624      ;
; -5.989 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.396      ; 6.602      ;
; -5.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.412      ; 6.607      ;
; -5.985 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.604      ;
; -5.978 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.597      ;
; -5.957 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.401      ; 6.575      ;
; -5.954 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.417      ; 6.580      ;
; -5.953 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.396      ; 6.566      ;
; -5.950 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.412      ; 6.571      ;
; -5.941 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.383      ; 6.541      ;
; -5.938 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.399      ; 6.546      ;
; -5.935 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.401      ; 6.553      ;
; -5.932 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.417      ; 6.558      ;
; -5.930 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.300      ; 6.579      ;
; -5.915 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.396      ; 6.528      ;
; -5.914 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.423      ; 6.559      ;
; -5.912 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.412      ; 6.533      ;
; -5.901 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.564      ; 6.562      ;
; -5.894 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.370      ; 6.474      ;
; -5.889 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.417      ; 6.515      ;
; -5.886 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.505      ;
; -5.886 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.505      ;
; -5.883 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.387      ; 6.479      ;
; -5.882 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.419      ; 6.510      ;
; -5.882 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.396      ; 6.495      ;
; -5.881 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.397      ; 6.487      ;
; -5.874 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.393      ; 6.489      ;
; -5.873 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.373      ; 6.463      ;
; -5.870 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.440      ; 6.532      ;
; -5.868 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.387      ; 6.470      ;
; -5.868 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.397      ; 6.474      ;
; -5.862 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.392      ; 6.472      ;
; -5.851 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.365      ; 6.564      ;
; -5.844 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 6.577      ;
; -5.835 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.410      ; 6.454      ;
; -5.834 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.365      ; 6.547      ;
; -5.829 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.387      ; 6.431      ;
; -5.823 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.422      ; 6.466      ;
; -5.822 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.269      ; 6.435      ;
; -5.818 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 6.551      ;
; -5.817 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.427      ; 6.460      ;
; -5.816 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.396      ; 6.429      ;
; -5.816 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.396      ; 6.429      ;
; -5.813 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.412      ; 6.434      ;
; -5.813 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.412      ; 6.434      ;
; -5.813 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.393      ; 6.416      ;
; -5.811 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.383      ; 6.411      ;
; -5.808 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.399      ; 6.416      ;
; -5.806 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.397      ; 6.419      ;
; -5.805 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.269      ; 6.418      ;
; -5.802 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.370      ; 6.520      ;
; -5.799 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.392      ; 6.412      ;
; -5.799 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.387      ; 6.395      ;
; -5.798 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.383      ; 6.398      ;
; -5.798 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.365      ; 6.511      ;
; -5.796 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.393      ; 6.399      ;
; -5.795 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.421      ; 6.426      ;
; -5.795 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.399      ; 6.403      ;
; -5.790 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.393      ; 6.397      ;
; -5.790 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.412      ; 6.411      ;
; -5.789 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.342      ; 6.479      ;
; -5.788 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.309      ; 6.430      ;
; -5.787 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.373      ; 6.377      ;
; -5.786 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.446      ; 6.441      ;
; -5.786 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.352      ; 6.486      ;
; -5.782 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.434      ; 6.430      ;
; -5.780 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.370      ; 6.498      ;
; -5.772 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.322      ; 6.447      ;
; -5.766 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.299      ; 6.409      ;
; -5.765 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.370      ; 6.345      ;
; -5.764 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.398      ; 6.372      ;
; -5.763 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.397      ; 6.369      ;
; -5.763 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.389      ; 6.361      ;
; -5.762 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.330      ; 6.441      ;
; -5.762 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.309      ; 6.404      ;
; -5.760 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[28][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.306      ; 6.415      ;
; -5.760 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.365      ; 6.473      ;
; -5.760 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.365      ; 6.473      ;
; -5.760 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.393      ; 6.363      ;
; -5.759 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.372      ; 6.479      ;
; -5.759 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.436      ; 6.404      ;
; -5.757 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.415      ; 6.381      ;
; -5.756 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.434      ; 6.404      ;
; -5.754 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.534      ; 6.385      ;
; -5.752 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.414      ; 6.376      ;
; -5.751 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.390      ; 6.489      ;
; -5.748 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.380      ; 6.338      ;
; -5.746 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.322      ; 6.421      ;
; -5.742 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.448      ; 6.399      ;
; -5.742 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.393      ; 6.357      ;
; -5.742 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.398      ; 6.350      ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.231 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.561     ; 2.365      ;
; -3.195 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.697     ; 2.292      ;
; -3.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.561     ; 2.264      ;
; -3.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.696     ; 2.208      ;
; -3.094 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.697     ; 2.191      ;
; -3.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.564     ; 2.188      ;
; -3.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.561     ; 2.182      ;
; -3.004 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.696     ; 2.107      ;
; -2.998 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.697     ; 2.095      ;
; -2.951 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.564     ; 2.087      ;
; -2.948 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.697     ; 2.045      ;
; -2.911 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.561     ; 2.045      ;
; -2.899 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.696     ; 2.002      ;
; -2.875 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.697     ; 1.972      ;
; -2.834 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.564     ; 1.970      ;
; -2.785 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.696     ; 1.888      ;
; -2.732 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.564     ; 1.868      ;
; -2.702 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.561     ; 1.836      ;
; -2.588 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.696     ; 1.691      ;
; -2.587 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.748      ;
; -2.581 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.742      ;
; -2.561 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.669     ; 1.691      ;
; -2.546 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.707      ;
; -2.534 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.564     ; 1.670      ;
; -2.522 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.682      ;
; -2.457 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.617      ;
; -2.412 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.671     ; 1.535      ;
; -2.332 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.537     ; 1.495      ;
; -2.307 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.468      ;
; -2.307 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.670     ; 1.436      ;
; -2.297 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.670     ; 1.426      ;
; -2.280 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.668     ; 1.410      ;
; -2.251 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.413      ;
; -2.230 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.668     ; 1.360      ;
; -2.214 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.538     ; 1.376      ;
; -2.208 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.535     ; 1.368      ;
; -2.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.670     ; 1.330      ;
; -2.200 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.669     ; 1.329      ;
; -2.127 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.670     ; 1.256      ;
; -2.102 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.669     ; 1.231      ;
; -2.026 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.534     ; 1.187      ;
; -2.018 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.670     ; 1.147      ;
; -1.931 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.670     ; 1.060      ;
; -1.928 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.671     ; 1.051      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UARTCLK'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.432 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.350      ;
; -2.302 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.219      ;
; -2.246 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.164      ;
; -2.243 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.084     ; 3.154      ;
; -2.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]            ; clk_i        ; UARTCLK     ; 1.000        ; -0.077     ; 3.130      ;
; -2.190 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][6]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.380     ; 2.805      ;
; -2.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.438     ; 2.736      ;
; -2.176 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 3.111      ;
; -2.167 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.064     ; 3.098      ;
; -2.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]           ; clk_i        ; UARTCLK     ; 1.000        ; -0.078     ; 3.044      ;
; -2.145 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][4]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.380     ; 2.760      ;
; -2.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]            ; clk_i        ; UARTCLK     ; 1.000        ; -0.077     ; 3.029      ;
; -2.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 3.064      ;
; -2.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.048      ;
; -2.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.984      ;
; -2.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.984      ;
; -2.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.984      ;
; -2.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.984      ;
; -2.125 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 3.074      ;
; -2.123 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 3.058      ;
; -2.122 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 3.040      ;
; -2.115 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.104     ; 3.006      ;
; -2.104 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.411     ; 2.688      ;
; -2.094 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][3]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.051     ; 3.038      ;
; -2.093 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.059     ; 3.029      ;
; -2.091 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.100     ; 2.986      ;
; -2.091 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.100     ; 2.986      ;
; -2.091 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.100     ; 2.986      ;
; -2.091 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.100     ; 2.986      ;
; -2.091 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.100     ; 2.986      ;
; -2.088 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.087     ; 2.996      ;
; -2.080 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]           ; clk_i        ; UARTCLK     ; 1.000        ; -0.078     ; 2.977      ;
; -2.080 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.080     ; 2.995      ;
; -2.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.969      ;
; -2.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.969      ;
; -2.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.969      ;
; -2.075 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.003      ;
; -2.075 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.003      ;
; -2.075 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.003      ;
; -2.074 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.382     ; 2.687      ;
; -2.072 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.061     ; 3.006      ;
; -2.072 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.089     ; 2.978      ;
; -2.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.084     ; 2.979      ;
; -2.063 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.059     ; 2.999      ;
; -2.062 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]            ; clk_i        ; UARTCLK     ; 1.000        ; -0.077     ; 2.960      ;
; -2.050 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.940      ;
; -2.050 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.940      ;
; -2.050 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.940      ;
; -2.039 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.059     ; 2.975      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][6]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][2]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][4]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.928      ;
; -2.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.061     ; 2.966      ;
; -2.027 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][3]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.371     ; 2.651      ;
; -2.021 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 2.938      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][6]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][2]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.016 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][4]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 2.912      ;
; -2.015 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.063     ; 2.947      ;
; -2.015 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.086     ; 2.924      ;
; -2.012 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.095     ; 2.912      ;
; -2.011 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 2.939      ;
; -2.011 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 2.939      ;
; -2.011 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 2.939      ;
; -2.009 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.098     ; 2.906      ;
; -2.006 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.077     ; 2.924      ;
; -2.004 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][3]           ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.061     ; 2.938      ;
; -1.999 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 2.919      ;
; -1.994 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 2.929      ;
; -1.993 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 2.886      ;
; -1.993 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.092     ; 2.896      ;
; -1.989 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.843      ;
; -1.989 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.843      ;
; -1.989 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.843      ;
; -1.989 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]         ; clk_i        ; UARTCLK     ; 1.000        ; -0.121     ; 2.843      ;
; -1.986 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.876      ;
; -1.986 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.876      ;
; -1.986 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]            ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.105     ; 2.876      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] ; clk_i        ; UARTCLK     ; 1.000        ; -0.097     ; 2.863      ;
; -1.985 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 2.937      ;
; -1.981 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]         ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.038     ; 2.938      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.171 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.366      ; 2.719      ;
; -2.140 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.355      ; 2.652      ;
; -2.136 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.358      ; 2.651      ;
; -2.134 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.681      ;
; -2.115 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.501      ; 2.700      ;
; -2.079 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.373      ; 2.757      ;
; -2.061 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.374      ; 2.740      ;
; -2.059 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.364      ; 2.710      ;
; -2.024 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.355      ; 2.536      ;
; -2.020 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.360      ; 2.537      ;
; -2.016 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.495      ; 2.719      ;
; -2.008 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.364      ; 2.554      ;
; -2.003 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.362      ; 2.803      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.356      ; 2.655      ;
; -1.989 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.536      ;
; -1.984 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.374      ; 2.660      ;
; -1.978 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.367      ; 2.663      ;
; -1.969 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.501      ; 2.554      ;
; -1.966 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.500      ; 2.550      ;
; -1.965 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.377      ; 2.643      ;
; -1.963 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.376      ; 2.646      ;
; -1.958 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.496      ; 2.662      ;
; -1.954 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.360      ; 2.471      ;
; -1.943 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.364      ; 2.594      ;
; -1.941 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.370      ; 2.617      ;
; -1.939 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.383      ; 2.624      ;
; -1.933 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.373      ; 2.608      ;
; -1.933 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.368      ; 2.602      ;
; -1.930 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.601      ;
; -1.927 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.594      ;
; -1.920 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.369      ; 2.595      ;
; -1.917 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.557      ; 2.662      ;
; -1.915 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.375      ; 2.595      ;
; -1.914 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.359      ; 2.430      ;
; -1.904 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.374      ; 2.580      ;
; -1.900 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.485      ; 2.587      ;
; -1.899 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.355      ; 2.560      ;
; -1.887 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.362      ; 2.687      ;
; -1.880 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.480      ; 2.562      ;
; -1.879 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.374      ; 2.555      ;
; -1.876 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.356      ; 2.539      ;
; -1.874 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.668      ;
; -1.874 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.368      ; 2.560      ;
; -1.868 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.497      ; 2.573      ;
; -1.862 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.500      ; 2.446      ;
; -1.859 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.367      ; 2.527      ;
; -1.858 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.369      ; 2.545      ;
; -1.849 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.377      ; 2.527      ;
; -1.847 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.376      ; 2.530      ;
; -1.846 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.488      ; 2.541      ;
; -1.845 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.354      ; 2.638      ;
; -1.843 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.355      ; 2.355      ;
; -1.843 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.492      ; 2.543      ;
; -1.836 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.370      ; 2.511      ;
; -1.824 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.376      ; 2.507      ;
; -1.822 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.368      ; 2.510      ;
; -1.822 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.358      ; 2.486      ;
; -1.815 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.375      ; 2.492      ;
; -1.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.485      ;
; -1.812 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.364      ; 2.494      ;
; -1.811 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.478      ;
; -1.811 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.381      ; 2.499      ;
; -1.810 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.383      ; 2.495      ;
; -1.808 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.352      ; 2.484      ;
; -1.808 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.381      ; 2.495      ;
; -1.804 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.383      ; 2.492      ;
; -1.801 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.380      ; 2.488      ;
; -1.801 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.483      ; 2.486      ;
; -1.800 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.369      ; 2.475      ;
; -1.798 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.348      ; 2.470      ;
; -1.797 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.381      ; 2.479      ;
; -1.795 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.359      ; 2.460      ;
; -1.794 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.355      ; 2.306      ;
; -1.791 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.369      ; 2.466      ;
; -1.788 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.484      ; 2.474      ;
; -1.787 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.497      ; 2.492      ;
; -1.786 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.380      ; 2.467      ;
; -1.784 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.491      ; 2.482      ;
; -1.783 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.355      ; 2.444      ;
; -1.774 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.367      ; 2.581      ;
; -1.773 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.361      ; 2.316      ;
; -1.766 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.366      ; 2.314      ;
; -1.766 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.485      ; 2.453      ;
; -1.765 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.369      ; 2.421      ;
; -1.760 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.369      ; 2.447      ;
; -1.759 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.361      ; 2.302      ;
; -1.757 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.365      ; 2.551      ;
; -1.757 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.372      ; 2.449      ;
; -1.751 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.376      ; 2.429      ;
; -1.745 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.364      ; 2.410      ;
; -1.744 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.368      ; 2.430      ;
; -1.736 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.354      ; 2.247      ;
; -1.736 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.368      ; 2.405      ;
; -1.734 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.366      ; 2.406      ;
; -1.730 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.364      ; 2.412      ;
; -1.730 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.488      ; 2.425      ;
; -1.730 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.373      ; 2.423      ;
; -1.726 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.354      ; 2.519      ;
; -1.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.492      ; 2.425      ;
; -1.722 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.355      ; 2.234      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.053 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.633      ; 0.683      ;
; -0.938 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.548      ; 1.146      ;
; -0.894 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.548      ; 1.115      ;
; -0.735 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.631      ; 0.950      ;
; -0.733 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.619      ; 0.924      ;
; -0.714 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.631      ; 0.918      ;
; -0.669 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.582      ; 0.932      ;
; -0.628 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.594      ; 0.894      ;
; -0.580 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.453      ; 0.806      ;
; -0.398 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.599      ; 0.665      ;
; -0.299 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.577      ; 0.544      ;
; -0.288 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.567      ; 0.536      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.389 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.349      ; 0.456      ;
; -0.384 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.353      ; 0.450      ;
; -0.372 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.333      ; 0.418      ;
; -0.365 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.353      ; 0.431      ;
; -0.364 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.358      ; 0.435      ;
; -0.360 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.357      ; 0.435      ;
; -0.359 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.359      ; 0.435      ;
; -0.328 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.359      ; 0.404      ;
; -0.054 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.963      ; 0.491      ;
; 0.010  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.963      ; 0.747      ;
; 0.034  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.962      ; 0.748      ;
; 0.134  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.962      ; 0.758      ;
; 0.161  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.963      ; 0.491      ;
; 0.163  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.961      ; 0.491      ;
; 0.165  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.964      ; 0.491      ;
; 0.269  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.961      ; 0.491      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.238 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.451      ; 0.491      ;
; -0.237 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.452      ; 0.491      ;
; -0.237 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.452      ; 0.491      ;
; -0.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.453      ; 0.491      ;
; -0.231 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.454      ; 0.491      ;
; -0.231 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.453      ; 0.491      ;
; -0.230 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.453      ; 0.491      ;
; -0.228 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.455      ; 0.491      ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.002 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.240      ; 0.456      ;
; 0.007 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.244      ; 0.450      ;
; 0.019 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.224      ; 0.418      ;
; 0.026 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.244      ; 0.431      ;
; 0.027 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.249      ; 0.435      ;
; 0.031 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.248      ; 0.435      ;
; 0.032 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.250      ; 0.435      ;
; 0.063 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.250      ; 0.404      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.880 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 2.770      ; 2.244      ;
; -0.413 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 2.671      ; 2.612      ;
; -0.282 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 2.770      ; 2.342      ;
; -0.214 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 2.770      ; 2.910      ;
; -0.148 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 2.671      ; 2.877      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 2.770      ; 2.977      ;
; 0.147  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 2.671      ; 2.672      ;
; 0.281  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.000        ; 2.770      ; 3.405      ;
; 0.302  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.511      ;
; 0.303  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.511      ;
; 0.303  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.511      ;
; 0.303  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                     ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.511      ;
; 0.303  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                     ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.511      ;
; 0.329  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.066      ; 0.539      ;
; 0.333  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.034      ; 0.511      ;
; 0.343  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 2.770      ; 2.967      ;
; 0.344  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.552      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.066      ; 0.555      ;
; 0.347  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.066      ; 0.557      ;
; 0.348  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.066      ; 0.558      ;
; 0.352  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.066      ; 0.562      ;
; 0.406  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.000        ; 2.770      ; 3.530      ;
; 0.421  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.409      ; 0.974      ;
; 0.434  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 0.963      ;
; 0.435  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.383      ; 0.962      ;
; 0.436  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 0.965      ;
; 0.441  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.649      ;
; 0.453  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.661      ;
; 0.461  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 2.770      ; 3.085      ;
; 0.463  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.356      ; 0.963      ;
; 0.483  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 2.671      ; 3.008      ;
; 0.492  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.401      ; 1.037      ;
; 0.507  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.066      ; 0.717      ;
; 0.523  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.066      ; 0.733      ;
; 0.529  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.738      ;
; 0.530  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.738      ;
; 0.535  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.744      ;
; 0.536  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.745      ;
; 0.545  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.405      ; 1.094      ;
; 0.546  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.405      ; 1.095      ;
; 0.547  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.755      ;
; 0.556  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.764      ;
; 0.558  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.766      ;
; 0.562  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.038      ; 0.744      ;
; 0.565  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.064      ; 0.773      ;
; 0.566  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1       ; clk_i                                                                                                     ; UARTCLK     ; 0.000        ; 0.110      ; 0.860      ;
; 0.567  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.038      ; 0.749      ;
; 0.579  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.788      ;
; 0.597  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.136      ;
; 0.598  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][5]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.137      ;
; 0.599  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][4]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.138      ;
; 0.601  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.810      ;
; 0.601  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.810      ;
; 0.601  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][2]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.140      ;
; 0.602  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][6]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.141      ;
; 0.602  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.383      ; 1.129      ;
; 0.603  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.383      ; 1.130      ;
; 0.604  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][3]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.143      ;
; 0.605  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][0]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.144      ;
; 0.609  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][1]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.395      ; 1.148      ;
; 0.610  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.139      ;
; 0.611  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][4]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.067      ; 0.822      ;
; 0.612  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.141      ;
; 0.613  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.067      ; 0.824      ;
; 0.615  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.824      ;
; 0.616  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.405      ; 1.165      ;
; 0.618  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.147      ;
; 0.619  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.067      ; 0.830      ;
; 0.619  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.405      ; 1.168      ;
; 0.620  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.067      ; 0.831      ;
; 0.622  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.067      ; 0.833      ;
; 0.622  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.067      ; 0.833      ;
; 0.622  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.067      ; 0.833      ;
; 0.630  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.356      ; 1.130      ;
; 0.635  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.164      ;
; 0.639  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.381      ; 1.164      ;
; 0.640  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.381      ; 1.165      ;
; 0.643  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.172      ;
; 0.644  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.173      ;
; 0.648  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.065      ; 0.857      ;
; 0.652  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.399      ; 1.195      ;
; 0.653  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.399      ; 1.196      ;
; 0.653  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.399      ; 1.196      ;
; 0.653  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.399      ; 1.196      ;
; 0.654  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.399      ; 1.197      ;
; 0.655  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.097      ; 0.896      ;
; 0.657  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.374      ; 1.175      ;
; 0.658  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.374      ; 1.176      ;
; 0.666  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.072      ; 0.882      ;
; 0.671  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.200      ;
; 0.684  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.213      ;
; 0.686  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.401      ; 1.231      ;
; 0.690  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.401      ; 1.235      ;
; 0.690  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.074      ; 0.908      ;
; 0.695  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.224      ;
; 0.697  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.401      ; 1.242      ;
; 0.705  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.073      ; 0.922      ;
; 0.707  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.401      ; 1.252      ;
; 0.712  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.385      ; 1.241      ;
; 0.714  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE         ; clk_i                                                                                                     ; UARTCLK     ; 0.000        ; 0.110      ; 1.008      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                      ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.618 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i       ; 0.000        ; 2.853      ; 2.589      ;
; -0.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 2.853      ; 3.087      ;
; -0.051 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i       ; -0.500       ; 2.853      ; 2.656      ;
; -0.012 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; clk_i       ; 0.000        ; 2.767      ; 3.109      ;
; 0.059  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 2.783      ; 3.196      ;
; 0.077  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 2.796      ; 3.227      ;
; 0.142  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 2.796      ; 3.292      ;
; 0.144  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 2.799      ; 3.297      ;
; 0.144  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 2.796      ; 3.294      ;
; 0.243  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                          ; UARTCLK                                                                                                             ; clk_i       ; 0.000        ; 0.111      ; 0.538      ;
; 0.252  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]                                 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[0]                                                   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 0.002      ; 0.428      ;
; 0.263  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 2.799      ; 3.416      ;
; 0.278  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25]                                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[25]                                                  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; -0.126     ; 0.326      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[34][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[34][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[2][1]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[2][1]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][1]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][1]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.286  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.081      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[38][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[38][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[50][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[50][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[52][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[52][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[53][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[27][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[27][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[59][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[59][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[40][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[40][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[9][6]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[9][6]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.287  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[12][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[12][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.080      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[23][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[23][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[45][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[45][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[62][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[43][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[47][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[47][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[46][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[46][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.288  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.079      ; 0.511      ;
; 0.289  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[44][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[44][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.078      ; 0.511      ;
; 0.289  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][0]                        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[3][0]                                 ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.078      ; 0.511      ;
; 0.292  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]                                 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[12]                                                  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 0.003      ; 0.469      ;
; 0.293  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]                                 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[2]                                                   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 0.003      ; 0.470      ;
; 0.293  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]                                 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_inst[3]                                                   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 0.003      ; 0.470      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][4]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][4]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][4]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][4]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][0]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][0]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][6]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][6]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][6]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[109][6]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][6]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][6]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][6]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][6]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][7]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][7]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[118][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[118][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[119][7]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[119][7]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[81][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[85][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][1]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][1]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[107][1]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[107][1]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][1]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][1]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][1]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[111][1]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][1]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][1]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[100][2]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[100][2]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][2]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][2]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][2]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[78][2]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[100][3]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[100][3]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][3]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][3]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][3]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][3]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][3]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][3]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[110][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[108][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[99][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[118][5]                      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[118][5]                               ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][5]                       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][5]                                ; clk_i                                                                                                               ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.296 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.220      ; 0.454      ;
; -0.295 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.219      ; 0.454      ;
; -0.294 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.218      ; 0.454      ;
; -0.292 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.216      ; 0.454      ;
; -0.292 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.216      ; 0.454      ;
; -0.094 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.218      ; 0.654      ;
; -0.092 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.218      ; 0.656      ;
; -0.081 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.218      ; 0.667      ;
; 0.094  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.754      ; 0.368      ;
; 0.120  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.753      ; 0.393      ;
; 0.121  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.755      ; 0.396      ;
; 0.121  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.754      ; 0.395      ;
; 0.122  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.748      ; 0.390      ;
; 0.129  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.729      ; 0.378      ;
; 0.139  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.750      ; 0.409      ;
; 0.154  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.745      ; 0.419      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.259 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.607      ; 0.368      ;
; -0.233 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.606      ; 0.393      ;
; -0.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.608      ; 0.396      ;
; -0.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.607      ; 0.395      ;
; -0.231 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.601      ; 0.390      ;
; -0.224 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.582      ; 0.378      ;
; -0.214 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.603      ; 0.409      ;
; -0.199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.598      ; 0.419      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.822      ; 0.499      ;
; 0.148 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.812      ; 0.490      ;
; 0.235 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.886      ; 0.651      ;
; 0.263 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.845      ; 0.638      ;
; 0.462 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.884      ; 0.876      ;
; 0.480 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.872      ; 0.882      ;
; 0.488 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.884      ; 0.902      ;
; 0.488 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.841      ; 0.859      ;
; 0.521 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.693      ; 0.744      ;
; 0.528 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.828      ; 0.886      ;
; 0.754 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.792      ; 1.076      ;
; 0.775 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.793      ; 1.098      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.234 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.690      ; 0.454      ;
; 0.234 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.690      ; 0.454      ;
; 0.235 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.689      ; 0.454      ;
; 0.235 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.689      ; 0.454      ;
; 0.236 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.688      ; 0.454      ;
; 0.236 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.688      ; 0.454      ;
; 0.236 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.688      ; 0.454      ;
; 0.238 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.686      ; 0.454      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.275 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.805      ; 1.110      ;
; 0.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.739      ; 1.295      ;
; 0.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.212      ;
; 0.596 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.607      ; 1.233      ;
; 0.633 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.271      ;
; 0.705 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.619      ; 1.354      ;
; 0.712 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.804      ; 1.546      ;
; 0.737 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.740      ; 1.507      ;
; 0.748 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.740      ; 1.518      ;
; 0.759 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.805      ; 1.594      ;
; 0.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.600      ; 1.444      ;
; 0.827 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.736      ; 1.593      ;
; 0.857 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.801      ; 1.688      ;
; 0.863 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.804      ; 1.697      ;
; 0.874 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.512      ;
; 0.877 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.515      ;
; 0.878 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.737      ; 1.645      ;
; 0.880 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.600      ; 1.510      ;
; 0.884 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.596      ; 1.510      ;
; 0.934 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.607      ; 1.571      ;
; 0.941 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.603      ; 1.574      ;
; 0.954 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.592      ; 1.576      ;
; 0.962 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.609      ; 1.601      ;
; 0.966 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.745      ; 1.741      ;
; 0.975 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.619      ; 1.624      ;
; 0.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.595      ; 1.607      ;
; 0.988 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.626      ;
; 0.993 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.740      ; 1.763      ;
; 0.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.625      ; 1.650      ;
; 1.000 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.735      ; 1.765      ;
; 1.005 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.737      ; 1.772      ;
; 1.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.723      ; 1.768      ;
; 1.016 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.602      ; 1.648      ;
; 1.017 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.603      ; 1.650      ;
; 1.025 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.597      ; 1.652      ;
; 1.026 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.723      ; 1.779      ;
; 1.027 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.799      ; 1.856      ;
; 1.030 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.736      ; 1.796      ;
; 1.031 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.800      ; 1.861      ;
; 1.048 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.607      ; 1.685      ;
; 1.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.626      ; 1.708      ;
; 1.054 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.624      ; 1.708      ;
; 1.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.800      ; 1.885      ;
; 1.057 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.607      ; 1.694      ;
; 1.058 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.696      ;
; 1.061 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.597      ; 1.688      ;
; 1.062 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.624      ; 1.716      ;
; 1.077 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.735      ; 1.842      ;
; 1.087 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.586      ; 1.703      ;
; 1.087 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.725      ;
; 1.090 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.620      ; 1.740      ;
; 1.091 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.733      ; 1.854      ;
; 1.093 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.620      ; 1.743      ;
; 1.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.736      ; 1.860      ;
; 1.096 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.596      ; 1.722      ;
; 1.098 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.803      ; 1.931      ;
; 1.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.623      ; 1.752      ;
; 1.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.736      ; 1.871      ;
; 1.107 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.584      ; 1.721      ;
; 1.107 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.624      ; 1.761      ;
; 1.108 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.602      ; 1.740      ;
; 1.110 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.740      ; 1.880      ;
; 1.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.750      ;
; 1.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.588      ; 1.734      ;
; 1.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.625      ; 1.775      ;
; 1.121 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.618      ; 1.769      ;
; 1.122 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.603      ; 1.755      ;
; 1.122 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.727      ; 1.879      ;
; 1.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.603      ; 1.756      ;
; 1.124 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.740      ; 1.894      ;
; 1.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.596      ; 1.754      ;
; 1.130 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.596      ; 1.756      ;
; 1.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.596      ; 1.761      ;
; 1.138 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.606      ; 1.774      ;
; 1.140 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.743      ; 1.913      ;
; 1.140 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.624      ; 1.794      ;
; 1.156 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.611      ; 1.797      ;
; 1.158 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.741      ; 1.929      ;
; 1.161 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 1.799      ;
; 1.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.605      ; 1.797      ;
; 1.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.609      ; 1.801      ;
; 1.164 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.726      ; 1.920      ;
; 1.168 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.606      ; 1.804      ;
; 1.168 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.603      ; 1.801      ;
; 1.174 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.625      ; 1.829      ;
; 1.179 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.724      ; 1.933      ;
; 1.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.593      ; 1.803      ;
; 1.181 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.623      ; 1.834      ;
; 1.185 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.597      ; 1.812      ;
; 1.186 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.598      ; 1.814      ;
; 1.197 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.744      ; 1.971      ;
; 1.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.609      ; 1.837      ;
; 1.199 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.623      ; 1.852      ;
; 1.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.745      ; 1.978      ;
; 1.209 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.625      ; 1.864      ;
; 1.212 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.605      ; 1.847      ;
; 1.212 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.619      ; 1.861      ;
; 1.217 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.595      ; 1.842      ;
; 1.217 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.613      ; 1.860      ;
; 1.222 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.731      ; 1.983      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.858 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.580      ; 1.468      ;
; 1.022 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.635      ; 1.687      ;
; 1.060 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.668      ; 1.758      ;
; 1.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.551      ; 1.720      ;
; 1.152 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.530      ; 1.712      ;
; 1.181 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.635      ; 1.846      ;
; 1.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.627      ; 1.857      ;
; 1.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.711      ; 2.003      ;
; 1.293 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.701      ; 2.024      ;
; 1.300 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.706      ; 2.036      ;
; 1.347 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.383      ; 1.760      ;
; 1.351 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.701      ; 2.082      ;
; 1.356 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.707      ; 2.093      ;
; 1.361 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.381      ; 1.772      ;
; 1.364 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.656      ; 2.050      ;
; 1.366 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.341      ; 1.737      ;
; 1.374 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.640      ; 2.044      ;
; 1.377 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.680      ; 2.087      ;
; 1.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.635      ; 2.049      ;
; 1.387 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.682      ; 2.099      ;
; 1.406 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[31][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.661      ; 2.097      ;
; 1.427 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.566      ; 2.023      ;
; 1.429 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.383      ; 1.842      ;
; 1.470 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.347      ; 1.847      ;
; 1.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.853      ; 2.360      ;
; 1.484 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.387      ; 1.901      ;
; 1.485 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.609      ; 2.124      ;
; 1.493 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.683      ; 2.206      ;
; 1.498 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.679      ; 2.207      ;
; 1.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.269      ; 1.801      ;
; 1.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.683      ; 2.220      ;
; 1.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.284      ; 1.825      ;
; 1.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.853      ; 2.394      ;
; 1.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.271      ; 1.815      ;
; 1.516 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.708      ; 2.254      ;
; 1.520 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[18][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.665      ; 2.215      ;
; 1.522 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.732      ; 2.284      ;
; 1.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.605      ; 2.161      ;
; 1.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[15][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.682      ; 2.244      ;
; 1.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.702      ; 2.266      ;
; 1.539 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.707      ; 2.276      ;
; 1.540 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.672      ; 2.242      ;
; 1.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[6][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.660      ; 2.239      ;
; 1.555 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.656      ; 2.241      ;
; 1.580 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.683      ; 2.293      ;
; 1.581 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.695      ; 2.306      ;
; 1.590 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.830      ; 2.450      ;
; 1.596 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.336      ; 1.962      ;
; 1.599 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[2][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.340      ; 1.969      ;
; 1.605 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[41][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.680      ; 2.315      ;
; 1.606 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.660      ; 2.296      ;
; 1.611 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.622      ; 2.263      ;
; 1.618 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.588      ; 2.236      ;
; 1.621 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.656      ; 2.307      ;
; 1.624 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.726      ; 2.380      ;
; 1.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.726      ; 2.381      ;
; 1.629 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[15][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.835      ; 2.494      ;
; 1.632 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[23][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.661      ; 2.323      ;
; 1.634 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.573      ; 2.237      ;
; 1.640 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.647      ; 2.317      ;
; 1.641 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.407      ; 2.078      ;
; 1.643 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.787      ; 2.460      ;
; 1.643 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.388      ; 2.061      ;
; 1.645 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.682      ; 2.357      ;
; 1.646 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[13][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.680      ; 2.356      ;
; 1.651 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.543      ; 2.224      ;
; 1.664 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.661      ; 2.355      ;
; 1.664 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.640      ; 2.334      ;
; 1.664 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.640      ; 2.334      ;
; 1.665 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[26][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.665      ; 2.360      ;
; 1.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.689      ; 2.387      ;
; 1.669 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.654      ; 2.353      ;
; 1.678 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.613      ; 2.321      ;
; 1.679 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.374      ; 2.083      ;
; 1.680 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[5][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.578      ; 2.288      ;
; 1.680 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.703      ; 2.413      ;
; 1.680 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.703      ; 2.413      ;
; 1.683 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.601      ; 2.314      ;
; 1.692 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.415      ; 2.137      ;
; 1.697 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.669      ; 2.396      ;
; 1.700 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.683      ; 2.413      ;
; 1.701 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.353      ; 2.084      ;
; 1.706 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.258      ; 1.994      ;
; 1.707 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[42][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.649      ; 2.386      ;
; 1.709 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.710      ; 2.449      ;
; 1.714 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.708      ; 2.452      ;
; 1.715 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[26][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.689      ; 2.434      ;
; 1.720 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[22][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.661      ; 2.411      ;
; 1.724 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.660      ; 2.414      ;
; 1.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.605      ; 2.360      ;
; 1.727 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.588      ; 2.345      ;
; 1.728 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.691      ; 2.449      ;
; 1.734 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.611      ; 2.375      ;
; 1.735 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.244      ; 2.009      ;
; 1.735 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.716      ; 2.481      ;
; 1.748 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[14][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.660      ; 2.438      ;
; 1.749 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.530      ; 2.309      ;
; 1.753 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.656      ; 2.439      ;
; 1.763 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.565      ; 2.358      ;
; 1.768 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.656      ; 2.454      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.908 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.482     ; 0.956      ;
; 1.936 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.127      ;
; 1.946 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.483     ; 0.993      ;
; 1.981 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.481     ; 1.030      ;
; 2.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.340     ; 1.204      ;
; 2.062 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.482     ; 1.110      ;
; 2.115 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.481     ; 1.164      ;
; 2.118 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.343     ; 1.305      ;
; 2.135 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.343     ; 1.322      ;
; 2.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.342     ; 1.344      ;
; 2.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.482     ; 1.227      ;
; 2.195 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.481     ; 1.244      ;
; 2.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.392      ;
; 2.226 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.480     ; 1.276      ;
; 2.227 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.480     ; 1.277      ;
; 2.252 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.481     ; 1.301      ;
; 2.283 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.482     ; 1.331      ;
; 2.341 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.532      ;
; 2.351 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.340     ; 1.541      ;
; 2.381 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.572      ;
; 2.388 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.483     ; 1.435      ;
; 2.396 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.339     ; 1.587      ;
; 2.410 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.340     ; 1.600      ;
; 2.445 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.368     ; 1.607      ;
; 2.552 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.506     ; 1.576      ;
; 2.563 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.365     ; 1.728      ;
; 2.572 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.368     ; 1.734      ;
; 2.573 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.480     ; 1.623      ;
; 2.687 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.368     ; 1.849      ;
; 2.741 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.506     ; 1.765      ;
; 2.771 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.365     ; 1.936      ;
; 2.800 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.368     ; 1.962      ;
; 2.832 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.508     ; 1.854      ;
; 2.845 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.506     ; 1.869      ;
; 2.855 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.365     ; 2.020      ;
; 2.885 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.508     ; 1.907      ;
; 2.908 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.368     ; 2.070      ;
; 2.927 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.508     ; 1.949      ;
; 2.969 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.506     ; 1.993      ;
; 2.999 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.365     ; 2.164      ;
; 3.060 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.508     ; 2.082      ;
; 3.077 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.506     ; 2.101      ;
; 3.107 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.365     ; 2.272      ;
; 3.168 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.508     ; 2.190      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_i'                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.624 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.463      ;
; -3.624 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.463      ;
; -3.619 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.526      ;
; -3.619 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.526      ;
; -3.606 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.484      ;
; -3.606 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.484      ;
; -3.606 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.484      ;
; -3.606 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.484      ;
; -3.606 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.484      ;
; -3.595 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.511      ;
; -3.595 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.511      ;
; -3.592 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.431      ;
; -3.592 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.431      ;
; -3.587 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.494      ;
; -3.587 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.494      ;
; -3.586 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.493      ;
; -3.586 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.493      ;
; -3.586 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.493      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.452      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.452      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.452      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.452      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.452      ;
; -3.566 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.428      ;
; -3.566 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.428      ;
; -3.566 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.428      ;
; -3.563 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.479      ;
; -3.563 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.479      ;
; -3.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.467      ;
; -3.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.467      ;
; -3.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.480      ;
; -3.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.480      ;
; -3.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.480      ;
; -3.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.480      ;
; -3.557 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.419      ;
; -3.557 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.419      ;
; -3.554 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.461      ;
; -3.554 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.461      ;
; -3.554 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.461      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.374      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.374      ;
; -3.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.396      ;
; -3.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.396      ;
; -3.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.396      ;
; -3.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.437      ;
; -3.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.437      ;
; -3.528 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.435      ;
; -3.528 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.435      ;
; -3.527 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.448      ;
; -3.527 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.448      ;
; -3.527 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.448      ;
; -3.527 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.448      ;
; -3.525 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.387      ;
; -3.525 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.387      ;
; -3.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.395      ;
; -3.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.395      ;
; -3.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.395      ;
; -3.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.395      ;
; -3.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.395      ;
; -3.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.346      ;
; -3.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.346      ;
; -3.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.422      ;
; -3.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.422      ;
; -3.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.409      ;
; -3.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.409      ;
; -3.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.404      ;
; -3.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.404      ;
; -3.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.404      ;
; -3.494 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.333      ;
; -3.494 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.333      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.396      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.396      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.367      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.367      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.367      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.367      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.367      ;
; -3.482 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.321      ;
; -3.482 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.156     ; 4.321      ;
; -3.478 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.394      ;
; -3.478 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 4.394      ;
; -3.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.384      ;
; -3.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.384      ;
; -3.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.339      ;
; -3.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.339      ;
; -3.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.133     ; 4.339      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.395      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.395      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 4.395      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.354      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.354      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.354      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.354      ;
; -3.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.117     ; 4.354      ;
; -3.471 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.378      ;
; -3.471 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.378      ;
; -3.470 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.391      ;
; -3.470 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.391      ;
; -3.470 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.391      ;
; -3.470 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 4.391      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_i'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                            ; Launch Clock                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.103 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.867      ; 3.324      ;
; 0.103 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.867      ; 3.324      ;
; 0.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.369      ;
; 0.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[8]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.369      ;
; 0.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.369      ;
; 0.153 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.368      ;
; 0.153 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.368      ;
; 0.166 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.365      ;
; 0.166 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.365      ;
; 0.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[10]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.825      ; 3.359      ;
; 0.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[26]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.864      ; 3.400      ;
; 0.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.864      ; 3.400      ;
; 0.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.864      ; 3.400      ;
; 0.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.864      ; 3.400      ;
; 0.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[6]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.847      ; 3.399      ;
; 0.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[27]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.847      ; 3.399      ;
; 0.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.847      ; 3.399      ;
; 0.199 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[2]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.406      ;
; 0.199 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.406      ;
; 0.199 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.406      ;
; 0.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[6]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.430      ;
; 0.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[5]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.430      ;
; 0.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[4]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.430      ;
; 0.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.430      ;
; 0.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.876      ; 3.430      ;
; 0.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.848      ; 3.405      ;
; 0.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.848      ; 3.405      ;
; 0.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.848      ; 3.405      ;
; 0.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[23]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.848      ; 3.405      ;
; 0.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.420      ;
; 0.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.420      ;
; 0.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.420      ;
; 0.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[30]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.420      ;
; 0.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[24]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.420      ;
; 0.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.420      ;
; 0.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.861      ; 3.420      ;
; 0.206 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[17]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.865      ; 3.425      ;
; 0.206 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.865      ; 3.425      ;
; 0.206 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[9]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.865      ; 3.425      ;
; 0.206 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.865      ; 3.425      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_wren      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[3]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.873      ; 3.434      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.873      ; 3.434      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.414      ;
; 0.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.825      ; 3.387      ;
; 0.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.825      ; 3.387      ;
; 0.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.417      ;
; 0.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.417      ;
; 0.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.853      ; 3.417      ;
; 0.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.854      ; 3.424      ;
; 0.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[11]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.854      ; 3.424      ;
; 0.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.854      ; 3.424      ;
; 0.219 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.825      ; 3.398      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[12]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.422      ;
; 0.224 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.859      ; 3.437      ;
; 0.228 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.871      ; 3.453      ;
; 0.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.830      ; 3.413      ;
; 0.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.830      ; 3.413      ;
; 0.235 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[25]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.864      ; 3.453      ;
; 0.241 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.842      ; 3.437      ;
; 0.245 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[7]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.850      ; 3.449      ;
; 0.245 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.850      ; 3.449      ;
; 0.245 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.850      ; 3.449      ;
; 0.245 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.850      ; 3.449      ;
; 0.245 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.850      ; 3.449      ;
; 0.245 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.850      ; 3.449      ;
; 0.259 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.843      ; 3.456      ;
; 0.259 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.843      ; 3.456      ;
; 0.277 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.867      ; 3.498      ;
; 0.281 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.841      ; 3.476      ;
; 0.299 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.843      ; 3.496      ;
; 0.299 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.843      ; 3.496      ;
; 0.299 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.843      ; 3.496      ;
; 0.359 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.806      ; 3.519      ;
; 0.359 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.806      ; 3.519      ;
; 0.368 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.806      ; 3.528      ;
; 0.368 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.806      ; 3.528      ;
; 0.368 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.806      ; 3.528      ;
; 0.378 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.577      ;
; 0.378 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.577      ;
; 0.378 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.577      ;
; 0.378 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.845      ; 3.577      ;
; 0.382 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 2.830      ; 3.566      ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_i'                                                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_i ; Rise       ; clk_i                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]           ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]            ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datad                                ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datad                                ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datad                                 ;
; 0.389 ; 0.389        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datac                                 ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datad                                ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datad                                ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datad                                ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datad                                ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datad                                ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datad                                ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datad                                 ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datac                                ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datac                                ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|dataa                                ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|dataa                                ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datac                                ;
; 0.600 ; 0.600        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datad                                 ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datad                                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datac                                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datad                                ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datad                                ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datad                                ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.604 ; 0.604        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.604 ; 0.604        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datad                                ;
; 0.604 ; 0.604        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.605 ; 0.605        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datad                                ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datad                                ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datad                                 ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datad                                ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datac                                 ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.609 ; 0.609        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.609 ; 0.609        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.609 ; 0.609        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                              ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datad                                  ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datad                                   ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                                  ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                                  ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                                   ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datac                                  ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]                         ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                                        ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]                         ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk                           ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datac                                  ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                                   ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datad                                  ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datad                                   ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                                  ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                                  ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                     ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                     ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                     ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                     ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                     ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                     ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                     ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datad                                    ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datad                                    ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|dataa                                   ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datad                                   ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datad                                   ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|dataa                                   ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datad                                    ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datad                                    ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                     ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                     ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                     ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                     ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                     ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                     ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                     ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                 ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                   ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                   ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                   ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                   ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                   ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                   ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                   ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                   ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                   ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                   ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                   ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                   ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                   ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                 ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                       ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                         ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                                    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                      ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                                    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                                    ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                       ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                                       ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|dataa                                       ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|dataa                                        ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                                        ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|dataa                                        ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                                        ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|dataa                                       ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                                        ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|dataa                                        ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                                       ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datad                              ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datad                              ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datad                              ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datad                              ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][1]|datab                              ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datac                              ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][3]|datac                              ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datad                              ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datad                              ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datad                              ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datad                              ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datad                              ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][7]|datad                              ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datac                              ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][0]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][0]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][6]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][7]|datac                              ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datac                              ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datac                              ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datac                              ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][6]|datac                              ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|inclk[0]                              ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|outclk                                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|inclk[0]                              ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|outclk                                ;
; 0.532 ; 0.532        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datac                              ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datac                              ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][6]|datac                              ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datac                              ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][0]|datac                              ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][0]|datac                              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][6]|datac                              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][7]|datac                              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datad                              ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datac                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; 2.924 ; 3.292 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; 3.761 ; 4.090 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 3.761 ; 4.090 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 1.904 ; 2.276 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 4.054 ; 3.994 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.352 ; 3.717 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.175 ; 3.526 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.079 ; 3.548 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.525 ; 2.938 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.537 ; 2.940 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.352 ; 3.717 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.860 ; 3.287 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.329 ; 3.699 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.051 ; 3.480 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; -0.863 ; -1.222 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; -1.113 ; -1.502 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -1.311 ; -1.683 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -1.113 ; -1.502 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.758 ; -0.787 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.358 ; -1.750 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.026 ; -2.359 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.035 ; -2.452 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.358 ; -1.750 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.447 ; -1.846 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.328 ; -2.679 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.855 ; -2.267 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.174 ; -2.533 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.034 ; -2.443 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 11.392 ; 11.298 ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 8.537  ; 8.455  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 8.537  ; 8.455  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 7.162  ; 7.073  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 8.142  ; 8.134  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 6.469  ; 6.448  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 6.884  ; 6.862  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 8.245  ; 8.327  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 7.429  ; 7.344  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 7.322  ; 7.351  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 7.560  ; 7.613  ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 8.257  ; 8.225  ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 6.408  ; 6.429  ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 7.480  ; 7.396  ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 7.240  ; 7.265  ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 7.746  ; 7.661  ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 7.497  ; 7.512  ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 7.448  ; 7.357  ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 6.611  ; 6.611  ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 6.508  ; 6.486  ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 6.636  ; 6.642  ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 6.369  ; 6.363  ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 6.786  ; 6.833  ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 6.599  ; 6.611  ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 6.189  ; 6.213  ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 6.981  ; 7.059  ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 8.005  ; 8.022  ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 6.465  ; 6.447  ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 6.902  ; 6.908  ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 6.151  ; 6.166  ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 6.191  ; 6.215  ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 6.347  ; 6.388  ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 6.417  ; 6.435  ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 6.878  ; 6.939  ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 6.409  ; 6.424  ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 6.881  ; 6.886  ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 6.625  ; 6.629  ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 6.863  ; 6.814  ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 6.552  ; 6.532  ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 7.534  ; 7.574  ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 8.257  ; 8.225  ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 6.391  ; 6.403  ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 9.919  ; 9.932  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 8.913  ; 9.062  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 8.092  ; 8.175  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 8.121  ; 8.146  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 8.804  ; 8.804  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 8.763  ; 8.799  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 7.274  ; 7.325  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 8.293  ; 8.353  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 8.456  ; 8.536  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 7.553  ; 7.620  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 7.128  ; 7.184  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 8.013  ; 8.074  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 7.641  ; 7.615  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 7.383  ; 7.338  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 8.520  ; 8.566  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 6.887  ; 6.905  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 7.845  ; 7.901  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 8.719  ; 8.739  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 6.885  ; 6.901  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 7.942  ; 7.845  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 7.751  ; 7.772  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 7.030  ; 7.034  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 7.453  ; 7.469  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 7.838  ; 7.830  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 6.903  ; 6.922  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 7.045  ; 7.073  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 7.902  ; 7.802  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 6.896  ; 6.910  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 9.013  ; 9.031  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 6.404  ; 6.419  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 7.183  ; 7.200  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 6.976  ; 6.964  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 9.919  ; 9.932  ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 8.722  ; 8.662  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 7.043  ; 6.966  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 6.490  ; 6.521  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 8.001  ; 8.039  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 6.494  ; 6.519  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 8.722  ; 8.662  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 7.142  ; 7.146  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 6.952  ; 6.963  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 7.344  ; 7.344  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 7.042  ; 7.026  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 7.491  ; 7.528  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 6.989  ; 7.020  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 7.369  ; 7.391  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 7.567  ; 7.539  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 7.134  ; 7.127  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 7.697  ; 7.784  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 7.415  ; 7.486  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 7.006  ; 6.992  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 6.917  ; 6.927  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 6.927  ; 6.956  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 7.424  ; 7.399  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 6.759  ; 6.751  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 7.057  ; 7.002  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 7.095  ; 7.066  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 6.770  ; 6.792  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 7.450  ; 7.417  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 7.945  ; 7.969  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 6.678  ; 6.682  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 7.046  ; 7.037  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 7.671  ; 7.560  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 7.591  ; 7.487  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 7.484  ; 7.415  ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 10.525 ; 10.561 ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 9.561  ; 9.687  ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 10.525 ; 10.523 ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 9.775  ; 9.747  ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 9.509  ; 9.458  ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 10.122 ; 10.252 ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 10.022 ; 10.131 ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 10.489 ; 10.561 ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 9.298  ; 9.369  ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 8.133  ; 8.142  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 9.087  ; 9.091  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 7.152  ; 7.181  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 7.382  ; 7.371  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 8.294  ; 8.325  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 7.217  ; 7.229  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 6.991  ; 6.989  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 7.272  ; 7.295  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 7.411  ; 7.417  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 9.087  ; 9.091  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 7.324  ; 7.346  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 7.500  ; 7.542  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 7.476  ; 7.498  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 7.594  ; 7.625  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 6.874  ; 6.930  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 6.904  ; 6.887  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 8.662  ; 8.664  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 8.721  ; 8.745  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 7.162  ; 7.198  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 8.059  ; 8.140  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 7.244  ; 7.250  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 8.170  ; 8.276  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 6.863  ; 6.840  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 7.609  ; 7.591  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 6.803  ; 6.824  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 7.485  ; 7.474  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 8.682  ; 8.706  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 6.903  ; 6.946  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 7.417  ; 7.471  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 7.292  ; 7.310  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 8.505  ; 8.535  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 7.154  ; 7.137  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 6.726  ; 6.725  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 4.549  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 4.549  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 4.577  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 4.577  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 7.750 ; 7.612 ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 6.257 ; 6.236 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 8.243 ; 8.163 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 6.923 ; 6.836 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 7.908 ; 7.900 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 6.257 ; 6.236 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 6.655 ; 6.633 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 7.963 ; 8.041 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 7.179 ; 7.096 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 7.076 ; 7.102 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 7.304 ; 7.355 ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 5.951 ; 5.965 ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 6.198 ; 6.218 ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 7.229 ; 7.148 ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 6.997 ; 7.020 ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 7.484 ; 7.401 ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 7.244 ; 7.258 ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 7.196 ; 7.108 ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 6.392 ; 6.392 ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 6.293 ; 6.271 ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 6.416 ; 6.421 ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 6.160 ; 6.154 ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 6.561 ; 6.605 ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 6.381 ; 6.392 ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 5.988 ; 6.010 ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 6.748 ; 6.823 ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 7.777 ; 7.793 ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 6.254 ; 6.235 ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 6.672 ; 6.677 ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 5.951 ; 5.965 ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 5.989 ; 6.012 ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 6.139 ; 6.178 ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 6.207 ; 6.223 ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 6.649 ; 6.707 ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 6.199 ; 6.213 ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 6.653 ; 6.658 ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 6.406 ; 6.410 ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 6.636 ; 6.588 ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 6.336 ; 6.317 ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 7.324 ; 7.362 ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 8.015 ; 7.985 ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 6.181 ; 6.192 ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 6.195 ; 6.209 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 8.603 ; 8.745 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 7.815 ; 7.895 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 7.843 ; 7.866 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 8.498 ; 8.498 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 8.500 ; 8.536 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 7.029 ; 7.078 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 8.008 ; 8.064 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 8.164 ; 8.240 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 7.300 ; 7.364 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 6.891 ; 6.945 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 7.740 ; 7.797 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 7.383 ; 7.358 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 7.134 ; 7.090 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 8.266 ; 8.311 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 6.658 ; 6.674 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 7.579 ; 7.632 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 8.462 ; 8.481 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 6.655 ; 6.670 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 7.673 ; 7.578 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 7.489 ; 7.509 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 6.796 ; 6.799 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 7.204 ; 7.218 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 7.572 ; 7.564 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 6.674 ; 6.691 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 6.811 ; 6.837 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 7.633 ; 7.536 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 6.667 ; 6.679 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 8.743 ; 8.761 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 6.195 ; 6.209 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 6.944 ; 6.960 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 6.744 ; 6.732 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 9.614 ; 9.627 ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 6.277 ; 6.305 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 6.810 ; 6.735 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 6.277 ; 6.306 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 7.773 ; 7.810 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 6.282 ; 6.305 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 8.461 ; 8.404 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 6.903 ; 6.906 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 6.722 ; 6.732 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 7.098 ; 7.097 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 6.806 ; 6.791 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 7.238 ; 7.273 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 6.757 ; 6.786 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 7.120 ; 7.141 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 7.311 ; 7.283 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 6.896 ; 6.890 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 7.437 ; 7.519 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 7.164 ; 7.233 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 6.772 ; 6.758 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 6.688 ; 6.697 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 6.695 ; 6.723 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 7.175 ; 7.150 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 6.535 ; 6.526 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 6.820 ; 6.767 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 6.858 ; 6.830 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 6.547 ; 6.568 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 7.201 ; 7.168 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 7.673 ; 7.696 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 6.457 ; 6.461 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 6.809 ; 6.801 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 7.411 ; 7.303 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 7.334 ; 7.233 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 7.231 ; 7.164 ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 6.648 ; 6.706 ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 7.509 ; 7.496 ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 7.369 ; 7.364 ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 6.788 ; 6.779 ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 6.768 ; 6.784 ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 7.008 ; 7.038 ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 7.100 ; 7.047 ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 7.823 ; 7.787 ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 6.648 ; 6.706 ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 7.854 ; 7.863 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 6.503 ; 6.502 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 6.911 ; 6.939 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 7.134 ; 7.123 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 8.053 ; 8.083 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 6.977 ; 6.988 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 6.758 ; 6.756 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 7.029 ; 7.051 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 7.161 ; 7.167 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 8.771 ; 8.774 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 7.078 ; 7.099 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 7.247 ; 7.287 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 7.225 ; 7.246 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 7.338 ; 7.367 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 6.646 ; 6.699 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 6.677 ; 6.660 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 8.360 ; 8.362 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 8.418 ; 8.441 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 6.924 ; 6.958 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 7.784 ; 7.860 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 7.001 ; 7.007 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 7.892 ; 7.993 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 6.635 ; 6.613 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 7.352 ; 7.333 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 6.580 ; 6.599 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 7.235 ; 7.223 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 8.381 ; 8.404 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 6.676 ; 6.716 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 7.166 ; 7.217 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 7.048 ; 7.065 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 8.255 ; 8.285 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 6.916 ; 6.899 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 6.503 ; 6.502 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 4.397 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 4.397 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 4.424 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 4.424 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+---------------+-------------+-------+-------+--------+--------+
; Input Port    ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+---------------+-------------+-------+-------+--------+--------+
; data_input[9] ; data_out[0] ; 8.395 ; 8.356 ; 8.817  ; 8.770  ;
; data_input[9] ; data_out[1] ; 8.596 ; 8.542 ; 8.956  ; 8.932  ;
; data_input[9] ; data_out[2] ; 8.107 ; 8.038 ; 8.470  ; 8.447  ;
; data_input[9] ; data_out[3] ; 7.952 ; 7.969 ; 8.381  ; 8.294  ;
; data_input[9] ; data_out[4] ; 8.926 ; 8.984 ; 9.401  ; 9.321  ;
; data_input[9] ; data_out[5] ; 8.554 ; 8.572 ; 9.053  ; 8.923  ;
; data_input[9] ; data_out[6] ; 9.683 ; 9.634 ; 10.108 ; 10.087 ;
; data_input[9] ; data_out[7] ; 8.118 ; 8.095 ; 8.517  ; 8.582  ;
; data_input[9] ; data_out[8] ;       ; 6.426 ; 6.789  ;        ;
+---------------+-------------+-------+-------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; data_input[9] ; data_out[0] ; 8.106 ; 8.067 ; 8.517 ; 8.472 ;
; data_input[9] ; data_out[1] ; 8.296 ; 8.244 ; 8.649 ; 8.625 ;
; data_input[9] ; data_out[2] ; 7.812 ; 7.754 ; 8.162 ; 8.135 ;
; data_input[9] ; data_out[3] ; 7.664 ; 7.672 ; 8.080 ; 7.995 ;
; data_input[9] ; data_out[4] ; 8.614 ; 8.665 ; 9.067 ; 8.995 ;
; data_input[9] ; data_out[5] ; 8.255 ; 8.269 ; 8.732 ; 8.613 ;
; data_input[9] ; data_out[6] ; 9.330 ; 9.285 ; 9.727 ; 9.717 ;
; data_input[9] ; data_out[7] ; 7.829 ; 7.817 ; 8.227 ; 8.269 ;
; data_input[9] ; data_out[8] ;       ; 6.213 ; 6.570 ;       ;
+---------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -7.208 ; -9750.708     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -3.668 ; -110.241      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; -1.812 ; -9.475        ;
; UARTCLK                                                                                                             ; -1.202 ; -234.333      ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -0.940 ; -21.948       ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.387 ; -1.782        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.082 ; -0.485        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.148  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.381  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                             ; -0.580 ; -1.706        ;
; clk_i                                                                                                               ; -0.525 ; -1.169        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -0.208 ; -1.496        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.138 ; -0.720        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.038  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.111  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.185  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.516  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 1.303  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk_i ; -2.061 ; -524.962             ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk_i ; 0.036 ; 0.000                ;
+-------+-------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -3.000 ; -3522.892     ;
; UARTCLK                                                                                                             ; -3.000 ; -339.208      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.314  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0.351  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.363  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.365  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.394  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.457  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 0.476  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 8.132      ;
; -7.194 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 8.118      ;
; -7.153 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 8.077      ;
; -7.145 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 8.069      ;
; -7.141 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 8.065      ;
; -7.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 8.024      ;
; -7.095 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 8.010      ;
; -7.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 8.010      ;
; -7.065 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.989      ;
; -7.045 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.969      ;
; -7.037 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.961      ;
; -7.033 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.957      ;
; -7.027 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.952      ;
; -7.006 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.930      ;
; -7.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.925      ;
; -6.987 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.902      ;
; -6.977 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.901      ;
; -6.975 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.900      ;
; -6.975 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.900      ;
; -6.966 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.890      ;
; -6.963 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.887      ;
; -6.957 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.882      ;
; -6.957 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.881      ;
; -6.955 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.879      ;
; -6.919 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.844      ;
; -6.919 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.843      ;
; -6.916 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.831      ;
; -6.914 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.838      ;
; -6.910 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.834      ;
; -6.905 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.820      ;
; -6.901 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.825      ;
; -6.898 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.822      ;
; -6.894 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.818      ;
; -6.893 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.817      ;
; -6.892 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.816      ;
; -6.885 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 7.826      ;
; -6.867 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.792      ;
; -6.867 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.792      ;
; -6.864 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.779      ;
; -6.858 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.782      ;
; -6.849 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.774      ;
; -6.847 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.771      ;
; -6.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.738      ;
; -6.811 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.735      ;
; -6.808 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.723      ;
; -6.806 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.731      ;
; -6.806 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.730      ;
; -6.803 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.727      ;
; -6.797 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.712      ;
; -6.796 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.721      ;
; -6.793 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.717      ;
; -6.789 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.713      ;
; -6.784 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.708      ;
; -6.777 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 7.718      ;
; -6.747 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.671      ;
; -6.744 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.669      ;
; -6.744 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.669      ;
; -6.742 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.666      ;
; -6.740 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.664      ;
; -6.736 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.660      ;
; -6.727 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.651      ;
; -6.726 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.651      ;
; -6.724 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.648      ;
; -6.713 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 7.625      ;
; -6.707 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.631      ;
; -6.706 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.630      ;
; -6.704 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 7.621      ;
; -6.698 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.623      ;
; -6.690 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.605      ;
; -6.688 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.612      ;
; -6.685 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.600      ;
; -6.674 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.589      ;
; -6.667 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.591      ;
; -6.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.585      ;
; -6.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.573      ;
; -6.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.573      ;
; -6.642 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.566      ;
; -6.639 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.563      ;
; -6.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.073     ; 7.550      ;
; -6.626 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 7.567      ;
; -6.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.547      ;
; -6.605 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 7.517      ;
; -6.596 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 7.513      ;
; -6.580 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.504      ;
; -6.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.500      ;
; -6.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.499      ;
; -6.572 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_wren    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.496      ;
; -6.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.495      ;
; -6.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.495      ;
; -6.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.483      ;
; -6.555 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.479      ;
; -6.552 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 7.477      ;
; -6.550 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.474      ;
; -6.548 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.075     ; 7.460      ;
; -6.541 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.465      ;
; -6.541 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.465      ;
; -6.540 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.464      ;
; -6.528 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.073     ; 7.442      ;
; -6.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 7.438      ;
; -6.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 7.426      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -3.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.198      ; 4.370      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.306      ; 4.299      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.198      ; 4.271      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.172      ; 4.246      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.216      ; 4.292      ;
; -3.563 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.187      ; 4.252      ;
; -3.562 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.206      ; 4.267      ;
; -3.561 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.211      ; 4.271      ;
; -3.557 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.208      ; 4.264      ;
; -3.551 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.206      ; 4.256      ;
; -3.546 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.208      ; 4.253      ;
; -3.544 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.174      ; 4.222      ;
; -3.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.195      ; 4.229      ;
; -3.519 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.195      ; 4.218      ;
; -3.512 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.186      ; 4.201      ;
; -3.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.187      ; 4.196      ;
; -3.500 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.220      ; 4.219      ;
; -3.500 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.194      ; 4.193      ;
; -3.495 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.196      ; 4.190      ;
; -3.492 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.211      ; 4.202      ;
; -3.490 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.197      ; 4.190      ;
; -3.490 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.192      ; 4.185      ;
; -3.490 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.211      ; 4.200      ;
; -3.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.203      ; 4.191      ;
; -3.487 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.206      ; 4.192      ;
; -3.487 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.213      ; 4.199      ;
; -3.486 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.207      ; 4.192      ;
; -3.485 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.213      ; 4.197      ;
; -3.484 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.140      ; 4.206      ;
; -3.484 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.206      ; 4.189      ;
; -3.483 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.221      ; 4.207      ;
; -3.482 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.208      ; 4.189      ;
; -3.481 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.209      ; 4.189      ;
; -3.475 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.225      ; 4.208      ;
; -3.468 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.220      ; 4.187      ;
; -3.468 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.183      ; 4.155      ;
; -3.465 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.185      ; 4.149      ;
; -3.460 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.200      ; 4.164      ;
; -3.458 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.214      ; 4.179      ;
; -3.458 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.200      ; 4.162      ;
; -3.455 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.195      ; 4.154      ;
; -3.454 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.196      ; 4.154      ;
; -3.450 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.282      ; 4.151      ;
; -3.450 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.185      ; 4.134      ;
; -3.445 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.129      ; 4.154      ;
; -3.445 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.180      ; 4.130      ;
; -3.445 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.192      ; 4.145      ;
; -3.443 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.203      ; 4.228      ;
; -3.443 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[28][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.148      ; 4.173      ;
; -3.442 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.181      ; 4.130      ;
; -3.441 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.172      ; 4.113      ;
; -3.439 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.195      ; 4.138      ;
; -3.437 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.187      ; 4.123      ;
; -3.435 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.191      ; 4.208      ;
; -3.435 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.192      ; 4.135      ;
; -3.432 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.203      ; 4.217      ;
; -3.428 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.187      ; 4.114      ;
; -3.424 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.206      ; 4.129      ;
; -3.424 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.191      ; 4.197      ;
; -3.419 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.208      ; 4.126      ;
; -3.418 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.194      ; 4.111      ;
; -3.416 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.108      ; 4.104      ;
; -3.416 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.194      ; 4.109      ;
; -3.415 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.179      ; 4.093      ;
; -3.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.196      ; 4.108      ;
; -3.411 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.196      ; 4.106      ;
; -3.407 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.207      ; 4.118      ;
; -3.407 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.208      ; 4.114      ;
; -3.402 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.231      ; 4.132      ;
; -3.402 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.209      ; 4.110      ;
; -3.401 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.207      ; 4.107      ;
; -3.401 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.108      ; 4.089      ;
; -3.396 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.209      ; 4.104      ;
; -3.392 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.195      ; 4.091      ;
; -3.389 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.206      ; 4.094      ;
; -3.388 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.190      ; 4.085      ;
; -3.387 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.315      ; 4.121      ;
; -3.387 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.205      ; 4.099      ;
; -3.386 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.183      ; 4.073      ;
; -3.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.118      ; 4.082      ;
; -3.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.183      ; 4.071      ;
; -3.383 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.212      ; 4.094      ;
; -3.383 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.170      ; 4.135      ;
; -3.382 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.218      ; 4.099      ;
; -3.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.191      ; 4.154      ;
; -3.375 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.205      ; 4.080      ;
; -3.373 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.179      ; 4.134      ;
; -3.373 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.208      ; 4.163      ;
; -3.371 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.193      ; 4.064      ;
; -3.371 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.153      ; 4.104      ;
; -3.371 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.208      ; 4.161      ;
; -3.370 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.196      ; 4.065      ;
; -3.369 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.196      ; 4.069      ;
; -3.369 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.170      ; 4.121      ;
; -3.368 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.199      ; 4.070      ;
; -3.368 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.203      ; 4.153      ;
; -3.367 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.204      ; 4.153      ;
; -3.366 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.174      ; 4.044      ;
; -3.366 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.164      ; 4.112      ;
; -3.365 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.223      ; 4.095      ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.812 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.337     ; 1.463      ;
; -1.791 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.419     ; 1.421      ;
; -1.750 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.337     ; 1.401      ;
; -1.737 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.419     ; 1.367      ;
; -1.735 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.417     ; 1.368      ;
; -1.718 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.337     ; 1.369      ;
; -1.705 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.419     ; 1.335      ;
; -1.699 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.340     ; 1.348      ;
; -1.695 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.419     ; 1.325      ;
; -1.681 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.417     ; 1.314      ;
; -1.649 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.417     ; 1.282      ;
; -1.645 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.340     ; 1.294      ;
; -1.613 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.340     ; 1.262      ;
; -1.611 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.337     ; 1.262      ;
; -1.598 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.419     ; 1.228      ;
; -1.542 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.417     ; 1.175      ;
; -1.506 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.340     ; 1.155      ;
; -1.500 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.337     ; 1.151      ;
; -1.453 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.417     ; 1.086      ;
; -1.448 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.340     ; 1.097      ;
; -1.427 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.313     ; 1.102      ;
; -1.422 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.313     ; 1.097      ;
; -1.396 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.313     ; 1.071      ;
; -1.379 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.314     ; 1.053      ;
; -1.368 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.393     ; 1.025      ;
; -1.334 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.314     ; 1.008      ;
; -1.314 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.396     ; 0.967      ;
; -1.262 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.316     ; 0.935      ;
; -1.246 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.313     ; 0.921      ;
; -1.239 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.394     ; 0.895      ;
; -1.234 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.394     ; 0.890      ;
; -1.213 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.317     ; 0.885      ;
; -1.202 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.317     ; 0.874      ;
; -1.199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.392     ; 0.856      ;
; -1.178 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.314     ; 0.852      ;
; -1.171 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.393     ; 0.827      ;
; -1.161 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.394     ; 0.817      ;
; -1.160 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.392     ; 0.817      ;
; -1.127 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.394     ; 0.783      ;
; -1.115 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.393     ; 0.771      ;
; -1.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.313     ; 0.743      ;
; -1.054 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.394     ; 0.710      ;
; -1.005 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.394     ; 0.661      ;
; -0.981 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; 0.500        ; -0.396     ; 0.634      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UARTCLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.202 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 2.137      ;
; -1.111 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]         ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.059     ; 2.019      ;
; -1.106 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 2.041      ;
; -1.096 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 2.031      ;
; -1.056 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.059     ; 1.964      ;
; -1.049 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 1.984      ;
; -1.042 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][6]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.232     ; 1.797      ;
; -1.029 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.042     ; 1.974      ;
; -1.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.266     ; 1.746      ;
; -1.022 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.038     ; 1.971      ;
; -1.020 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.051     ; 1.956      ;
; -1.015 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 1.950      ;
; -1.010 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]         ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.059     ; 1.918      ;
; -0.999 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]         ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.059     ; 1.907      ;
; -0.996 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.023     ; 1.960      ;
; -0.991 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.873      ;
; -0.991 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.873      ;
; -0.991 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.873      ;
; -0.991 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.873      ;
; -0.982 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][4]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.228     ; 1.741      ;
; -0.978 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.038     ; 1.927      ;
; -0.976 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.037     ; 1.926      ;
; -0.974 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.057     ; 1.904      ;
; -0.970 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 1.905      ;
; -0.967 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.250     ; 1.704      ;
; -0.962 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.042     ; 1.907      ;
; -0.962 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.037     ; 1.912      ;
; -0.962 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][3]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.030     ; 1.919      ;
; -0.956 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.232     ; 1.711      ;
; -0.955 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.059     ; 1.863      ;
; -0.954 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.038     ; 1.903      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][6]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][2]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][4]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.063     ; 1.877      ;
; -0.945 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.866      ;
; -0.945 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.866      ;
; -0.945 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.866      ;
; -0.945 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 1.880      ;
; -0.944 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]         ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.073     ; 1.838      ;
; -0.944 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]         ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.073     ; 1.838      ;
; -0.944 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]         ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.073     ; 1.838      ;
; -0.944 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.059     ; 1.852      ;
; -0.943 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.052     ; 1.878      ;
; -0.943 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.050     ; 1.880      ;
; -0.941 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.065     ; 1.863      ;
; -0.941 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.038     ; 1.890      ;
; -0.941 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.862      ;
; -0.941 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.862      ;
; -0.941 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.862      ;
; -0.940 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.232     ; 1.695      ;
; -0.938 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.048     ; 1.857      ;
; -0.938 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.048     ; 1.857      ;
; -0.938 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.048     ; 1.857      ;
; -0.938 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.042     ; 1.883      ;
; -0.937 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.060     ; 1.864      ;
; -0.936 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][3]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.226     ; 1.697      ;
; -0.934 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.041     ; 1.880      ;
; -0.934 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.041     ; 1.880      ;
; -0.934 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.041     ; 1.880      ;
; -0.934 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.038     ; 1.883      ;
; -0.931 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.500        ; -1.181     ; 0.227      ;
; -0.931 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.500        ; -1.180     ; 0.228      ;
; -0.929 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.500        ; -1.179     ; 0.227      ;
; -0.929 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.500        ; -1.179     ; 0.227      ;
; -0.927 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.032     ; 1.882      ;
; -0.925 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.072     ; 1.820      ;
; -0.925 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.024     ; 1.888      ;
; -0.924 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.038     ; 1.873      ;
; -0.923 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.844      ;
; -0.923 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.844      ;
; -0.923 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.066     ; 1.844      ;
; -0.918 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.065     ; 1.840      ;
; -0.918 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.042     ; 1.863      ;
; -0.908 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.050     ; 1.825      ;
; -0.908 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.053     ; 1.842      ;
; -0.907 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.071     ; 1.803      ;
; -0.907 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.071     ; 1.803      ;
; -0.907 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.071     ; 1.803      ;
; -0.907 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.071     ; 1.803      ;
; -0.907 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2]        ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.071     ; 1.803      ;
; -0.907 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.051     ; 1.843      ;
; -0.903 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][2]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.030     ; 1.860      ;
; -0.901 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]      ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.058     ; 1.830      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.064     ; 1.823      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.064     ; 1.823      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.064     ; 1.823      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.064     ; 1.823      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.041     ; 1.846      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.064     ; 1.823      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.041     ; 1.846      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]        ; UARTCLK                                                                                                   ; UARTCLK     ; 1.000        ; -0.041     ; 1.846      ;
; -0.897 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.779      ;
; -0.897 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.779      ;
; -0.897 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.779      ;
; -0.897 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]      ; clk_i                                                                                                     ; UARTCLK     ; 1.000        ; -0.085     ; 1.779      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.940 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.318      ; 1.734      ;
; -0.889 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.399      ; 1.702      ;
; -0.881 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.316      ; 1.673      ;
; -0.865 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.392      ; 1.751      ;
; -0.859 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.629      ;
; -0.858 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.310      ; 1.629      ;
; -0.854 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.323      ; 1.730      ;
; -0.830 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.313      ; 1.604      ;
; -0.830 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.322      ; 1.705      ;
; -0.824 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.393      ; 1.711      ;
; -0.823 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.315      ; 1.614      ;
; -0.819 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.316      ; 1.700      ;
; -0.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.323      ; 1.690      ;
; -0.812 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.397      ; 1.623      ;
; -0.810 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.318      ; 1.667      ;
; -0.807 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.316      ; 1.599      ;
; -0.797 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.313      ; 1.571      ;
; -0.795 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.399      ; 1.608      ;
; -0.789 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.559      ;
; -0.784 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.313      ; 1.744      ;
; -0.777 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.323      ; 1.654      ;
; -0.774 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.317      ; 1.643      ;
; -0.767 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.310      ; 1.632      ;
; -0.765 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.323      ; 1.642      ;
; -0.761 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.321      ; 1.636      ;
; -0.759 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.311      ; 1.531      ;
; -0.757 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.387      ; 1.635      ;
; -0.757 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.322      ; 1.633      ;
; -0.756 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.395      ; 1.645      ;
; -0.751 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.325      ; 1.632      ;
; -0.750 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.326      ; 1.628      ;
; -0.745 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.317      ; 1.627      ;
; -0.742 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.329      ; 1.625      ;
; -0.740 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.318      ; 1.597      ;
; -0.737 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.383      ; 1.611      ;
; -0.732 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.605      ;
; -0.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.609      ;
; -0.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.598      ;
; -0.720 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.316      ; 1.588      ;
; -0.720 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.323      ; 1.597      ;
; -0.717 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.308      ; 1.579      ;
; -0.714 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.313      ; 1.674      ;
; -0.711 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.325      ; 1.592      ;
; -0.710 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.325      ; 1.588      ;
; -0.710 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.397      ; 1.521      ;
; -0.706 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.324      ; 1.583      ;
; -0.704 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.663      ;
; -0.701 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.439      ; 1.621      ;
; -0.700 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.470      ;
; -0.697 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.310      ; 1.562      ;
; -0.695 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.310      ; 1.559      ;
; -0.692 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.321      ; 1.566      ;
; -0.691 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.554      ;
; -0.690 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.320      ; 1.658      ;
; -0.688 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.308      ; 1.643      ;
; -0.688 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.390      ; 1.572      ;
; -0.685 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.329      ; 1.570      ;
; -0.683 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.391      ; 1.568      ;
; -0.681 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.325      ; 1.562      ;
; -0.680 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.326      ; 1.558      ;
; -0.679 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.552      ;
; -0.676 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.321      ; 1.551      ;
; -0.672 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.329      ; 1.555      ;
; -0.671 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.389      ; 1.554      ;
; -0.670 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.327      ; 1.549      ;
; -0.669 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.320      ; 1.560      ;
; -0.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.314      ; 1.458      ;
; -0.667 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.384      ; 1.542      ;
; -0.666 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.328      ; 1.546      ;
; -0.665 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.307      ; 1.545      ;
; -0.662 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.315      ; 1.542      ;
; -0.662 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.535      ;
; -0.659 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.318      ; 1.453      ;
; -0.655 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.528      ;
; -0.655 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.327      ; 1.538      ;
; -0.654 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.324      ; 1.549      ;
; -0.652 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.317      ; 1.521      ;
; -0.651 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.305      ; 1.529      ;
; -0.650 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.327      ; 1.531      ;
; -0.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.419      ;
; -0.648 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.329      ; 1.530      ;
; -0.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.308      ; 1.509      ;
; -0.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.320      ; 1.538      ;
; -0.645 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.325      ; 1.523      ;
; -0.644 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.528      ;
; -0.640 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.395      ; 1.529      ;
; -0.639 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.409      ;
; -0.637 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.385      ; 1.513      ;
; -0.635 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.329      ; 1.518      ;
; -0.634 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.325      ; 1.513      ;
; -0.634 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.319      ; 1.593      ;
; -0.630 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.512      ;
; -0.628 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.393      ; 1.515      ;
; -0.627 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.314      ; 1.417      ;
; -0.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.323      ; 1.501      ;
; -0.623 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.307      ; 1.503      ;
; -0.618 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.315      ; 1.485      ;
; -0.618 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.308      ; 1.573      ;
; -0.616 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.309      ; 1.572      ;
; -0.615 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.312      ; 1.574      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.387 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.528      ; 0.426      ;
; -0.313 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.470      ; 0.747      ;
; -0.288 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.469      ; 0.728      ;
; -0.175 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.512      ; 0.594      ;
; -0.168 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.524      ; 0.608      ;
; -0.159 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.524      ; 0.590      ;
; -0.140 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.483      ; 0.599      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.495      ; 0.571      ;
; -0.047 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.414      ; 0.494      ;
; 0.057  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.498      ; 0.411      ;
; 0.121  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.484      ; 0.333      ;
; 0.124  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.478      ; 0.330      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.082 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.192      ; 0.278      ;
; -0.072 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.198      ; 0.273      ;
; -0.066 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.183      ; 0.252      ;
; -0.060 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.197      ; 0.260      ;
; -0.057 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.200      ; 0.260      ;
; -0.055 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.201      ; 0.259      ;
; -0.055 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.200      ; 0.259      ;
; -0.038 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.201      ; 0.242      ;
; 0.256  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.708      ; 0.300      ;
; 0.292  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.709      ; 0.466      ;
; 0.312  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.708      ; 0.467      ;
; 0.378  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.708      ; 0.473      ;
; 0.388  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.709      ; 0.300      ;
; 0.388  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.706      ; 0.300      ;
; 0.393  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.711      ; 0.300      ;
; 0.456  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.706      ; 0.300      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.148 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.394      ; 0.300      ;
; 0.149 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.395      ; 0.300      ;
; 0.149 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.395      ; 0.300      ;
; 0.151 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.397      ; 0.300      ;
; 0.152 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.396      ; 0.300      ;
; 0.152 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.397      ; 0.300      ;
; 0.153 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.399      ; 0.300      ;
; 0.155 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.399      ; 0.300      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.381 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.155      ; 0.278      ;
; 0.391 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.161      ; 0.273      ;
; 0.397 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.146      ; 0.252      ;
; 0.403 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.160      ; 0.260      ;
; 0.406 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.163      ; 0.260      ;
; 0.408 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.164      ; 0.259      ;
; 0.408 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.163      ; 0.259      ;
; 0.425 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; 0.164      ; 0.242      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.580 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 1.825      ; 1.464      ;
; -0.393 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 1.760      ; 1.586      ;
; -0.298 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 1.825      ; 1.746      ;
; -0.221 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 1.760      ; 1.758      ;
; -0.214 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; 0.000        ; 1.825      ; 1.830      ;
; -0.128 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 1.825      ; 1.416      ;
; 0.052  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.000        ; 1.825      ; 2.096      ;
; 0.098  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; UARTCLK     ; 0.000        ; 1.825      ; 2.142      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                     ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                     ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.041      ; 0.307      ;
; 0.189  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.316      ;
; 0.199  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.326      ;
; 0.200  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.327      ;
; 0.201  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.328      ;
; 0.203  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.329      ;
; 0.205  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.332      ;
; 0.235  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.247      ; 0.566      ;
; 0.248  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.233      ; 0.565      ;
; 0.250  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.568      ;
; 0.252  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.570      ;
; 0.264  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.219      ; 0.567      ;
; 0.265  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.391      ;
; 0.267  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.393      ;
; 0.289  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.245      ; 0.618      ;
; 0.303  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1       ; clk_i                                                                                                     ; UARTCLK     ; 0.000        ; 0.075      ; 0.502      ;
; 0.303  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.430      ;
; 0.313  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7        ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.440      ;
; 0.314  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.440      ;
; 0.315  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.441      ;
; 0.318  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.445      ;
; 0.319  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.446      ;
; 0.320  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ; UARTCLK     ; -0.500       ; 1.760      ; 1.799      ;
; 0.320  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.246      ; 0.650      ;
; 0.321  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.246      ; 0.651      ;
; 0.325  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.451      ;
; 0.331  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.457      ;
; 0.332  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.458      ;
; 0.335  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.461      ;
; 0.337  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.025      ; 0.446      ;
; 0.342  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.025      ; 0.451      ;
; 0.347  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.474      ;
; 0.350  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.668      ;
; 0.353  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.671      ;
; 0.355  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.233      ; 0.672      ;
; 0.355  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.673      ;
; 0.356  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.233      ; 0.673      ;
; 0.357  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.677      ;
; 0.358  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][5]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.678      ;
; 0.360  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][4]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.680      ;
; 0.361  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.489      ;
; 0.361  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][2]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.681      ;
; 0.362  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.490      ;
; 0.362  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][6]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.682      ;
; 0.363  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.491      ;
; 0.364  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.492      ;
; 0.364  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.492      ;
; 0.364  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][3]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.684      ;
; 0.365  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.491      ;
; 0.365  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.491      ;
; 0.365  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][0]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.685      ;
; 0.365  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][4]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.493      ;
; 0.366  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.246      ; 0.696      ;
; 0.368  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.044      ; 0.496      ;
; 0.368  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.246      ; 0.698      ;
; 0.369  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.219      ; 0.672      ;
; 0.369  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][1]          ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.236      ; 0.689      ;
; 0.369  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.062      ; 0.515      ;
; 0.372  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]   ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.042      ; 0.498      ;
; 0.373  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]       ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.043      ; 0.500      ;
; 0.374  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.692      ;
; 0.376  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.048      ; 0.508      ;
; 0.377  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.233      ; 0.694      ;
; 0.378  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.696      ;
; 0.378  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.233      ; 0.695      ;
; 0.379  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.697      ;
; 0.384  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE         ; clk_i                                                                                                     ; UARTCLK     ; 0.000        ; 0.075      ; 0.583      ;
; 0.384  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.243      ; 0.711      ;
; 0.384  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.243      ; 0.711      ;
; 0.385  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][6]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.243      ; 0.712      ;
; 0.385  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.243      ; 0.712      ;
; 0.386  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.243      ; 0.713      ;
; 0.392  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.710      ;
; 0.397  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.052      ; 0.533      ;
; 0.399  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.245      ; 0.728      ;
; 0.399  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.717      ;
; 0.402  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.226      ; 0.712      ;
; 0.403  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.226      ; 0.713      ;
; 0.404  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.722      ;
; 0.404  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.245      ; 0.733      ;
; 0.406  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4] ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.048      ; 0.538      ;
; 0.409  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.132      ; 0.625      ;
; 0.410  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.245      ; 0.739      ;
; 0.414  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.245      ; 0.743      ;
; 0.414  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.732      ;
; 0.415  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]         ; clk_i                                                                                                     ; UARTCLK     ; 0.000        ; 0.082      ; 0.621      ;
; 0.415  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]         ; UARTCLK                                                                                                   ; UARTCLK     ; 0.000        ; 0.234      ; 0.733      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                      ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.525 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i       ; 0.000        ; 1.894      ; 1.588      ;
; -0.217 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 1.894      ; 1.896      ;
; -0.188 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; clk_i       ; 0.000        ; 1.823      ; 1.854      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.848      ; 1.950      ;
; -0.081 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.848      ; 1.986      ;
; -0.056 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i       ; -0.500       ; 1.894      ; 1.557      ;
; -0.024 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.848      ; 2.043      ;
; -0.011 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.851      ; 2.059      ;
; -0.006 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.836      ; 2.049      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][9]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][7]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][8]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][6]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][5]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.121      ;
; 0.052  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][3]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.849      ; 2.120      ;
; 0.075  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.851      ; 2.145      ;
; 0.075  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][11]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.859      ; 2.153      ;
; 0.075  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][8]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.859      ; 2.153      ;
; 0.075  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][2]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.859      ; 2.153      ;
; 0.075  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][10]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.859      ; 2.153      ;
; 0.085  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.855      ; 2.159      ;
; 0.085  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][10]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.855      ; 2.159      ;
; 0.086  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][8]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.859      ; 2.164      ;
; 0.087  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.172      ;
; 0.087  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.172      ;
; 0.087  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.172      ;
; 0.087  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][7]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.172      ;
; 0.087  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.172      ;
; 0.087  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.866      ; 2.172      ;
; 0.088  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][9]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.175      ;
; 0.093  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.845      ; 2.157      ;
; 0.093  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][5]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.845      ; 2.157      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][5]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.184      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][9]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][7]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][8]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][6]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][5]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][10]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.856      ; 2.177      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][9]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][7]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][8]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][3]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][6]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][5]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.105  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][10]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.192      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][0]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][9]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][7]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][8]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][6]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.106  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][10]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.186      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][7]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][4]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][8]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][2]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][6]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][5]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][10]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.861      ; 2.190      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.180      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][1]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.180      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][7]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.180      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][4]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.180      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.114  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.826      ; 2.159      ;
; 0.115  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                          ; UARTCLK                                                                                                             ; clk_i       ; 0.000        ; 0.076      ; 0.315      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][9]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.182      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][8]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.182      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][2]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.182      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][6]                ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.182      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][10]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.847      ; 2.182      ;
; 0.120  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.851      ; 2.190      ;
; 0.125  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][8]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.876      ; 2.220      ;
; 0.126  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.868      ; 2.213      ;
+--------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.208 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.403      ; 0.215      ;
; -0.192 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.403      ; 0.231      ;
; -0.191 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.403      ; 0.232      ;
; -0.189 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.401      ; 0.232      ;
; -0.187 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.399      ; 0.232      ;
; -0.180 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.400      ; 0.240      ;
; -0.178 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.383      ; 0.225      ;
; -0.171 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; 0.395      ; 0.244      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.138 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.884      ; 0.276      ;
; -0.135 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.881      ; 0.276      ;
; -0.135 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.881      ; 0.276      ;
; -0.133 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.879      ; 0.276      ;
; -0.133 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.879      ; 0.276      ;
; -0.019 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.881      ; 0.392      ;
; -0.017 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.881      ; 0.394      ;
; -0.010 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.881      ; 0.401      ;
; 0.230  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.465      ; 0.215      ;
; 0.246  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.465      ; 0.231      ;
; 0.247  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.465      ; 0.232      ;
; 0.249  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.463      ; 0.232      ;
; 0.251  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.461      ; 0.232      ;
; 0.258  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.462      ; 0.240      ;
; 0.260  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.445      ; 0.225      ;
; 0.267  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.457      ; 0.244      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.038 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.609      ; 0.677      ;
; 0.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.559      ; 0.769      ;
; 0.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 0.723      ;
; 0.215 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.482      ; 0.727      ;
; 0.259 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 0.772      ;
; 0.277 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.491      ; 0.798      ;
; 0.293 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 0.931      ;
; 0.299 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.609      ; 0.938      ;
; 0.313 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.560      ; 0.903      ;
; 0.349 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.556      ; 0.935      ;
; 0.350 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.608      ; 0.988      ;
; 0.362 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.560      ; 0.952      ;
; 0.364 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.475      ; 0.869      ;
; 0.377 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.557      ; 0.964      ;
; 0.385 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.605      ; 1.020      ;
; 0.399 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.482      ; 0.911      ;
; 0.400 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.473      ; 0.903      ;
; 0.404 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 0.917      ;
; 0.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.475      ; 0.915      ;
; 0.424 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.478      ; 0.932      ;
; 0.434 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.491      ; 0.955      ;
; 0.435 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.485      ; 0.950      ;
; 0.437 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.494      ; 0.961      ;
; 0.439 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.472      ; 0.941      ;
; 0.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 0.962      ;
; 0.455 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.555      ; 1.040      ;
; 0.461 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.605      ; 1.096      ;
; 0.464 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.476      ; 0.970      ;
; 0.464 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.557      ; 1.051      ;
; 0.467 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.469      ; 0.966      ;
; 0.472 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 0.985      ;
; 0.473 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.548      ; 1.051      ;
; 0.475 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.474      ; 0.979      ;
; 0.475 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.556      ; 1.061      ;
; 0.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.480      ; 0.986      ;
; 0.481 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.564      ; 1.075      ;
; 0.482 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.481      ; 0.993      ;
; 0.491 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 1.004      ;
; 0.493 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.604      ; 1.127      ;
; 0.493 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.607      ; 1.130      ;
; 0.498 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.494      ; 1.022      ;
; 0.500 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.493      ; 1.023      ;
; 0.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.466      ; 0.998      ;
; 0.505 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.495      ; 1.030      ;
; 0.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.475      ; 1.011      ;
; 0.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.560      ; 1.097      ;
; 0.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.473      ; 1.010      ;
; 0.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.492      ; 1.029      ;
; 0.509 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.482      ; 1.021      ;
; 0.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.493      ; 1.033      ;
; 0.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.482      ; 1.022      ;
; 0.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.605      ; 1.145      ;
; 0.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.495      ; 1.035      ;
; 0.513 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.555      ; 1.098      ;
; 0.518 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.494      ; 1.042      ;
; 0.522 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.548      ; 1.100      ;
; 0.523 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.493      ; 1.046      ;
; 0.525 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.480      ; 1.035      ;
; 0.527 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.492      ; 1.049      ;
; 0.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.473      ; 1.033      ;
; 0.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.562      ; 1.122      ;
; 0.531 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.551      ; 1.112      ;
; 0.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.480      ; 1.045      ;
; 0.537 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.474      ; 1.041      ;
; 0.538 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.479      ; 1.047      ;
; 0.540 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.484      ; 1.054      ;
; 0.540 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 1.053      ;
; 0.543 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.477      ; 1.050      ;
; 0.543 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.550      ; 1.123      ;
; 0.544 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.554      ; 1.128      ;
; 0.544 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.553      ; 1.127      ;
; 0.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.465      ; 1.044      ;
; 0.552 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.481      ; 1.063      ;
; 0.553 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.480      ; 1.063      ;
; 0.554 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.478      ; 1.062      ;
; 0.555 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.471      ; 1.056      ;
; 0.555 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.494      ; 1.079      ;
; 0.556 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.485      ; 1.071      ;
; 0.556 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.476      ; 1.062      ;
; 0.557 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.468      ; 1.055      ;
; 0.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.495      ; 1.085      ;
; 0.562 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.555      ; 1.147      ;
; 0.563 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.558      ; 1.151      ;
; 0.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.474      ; 1.068      ;
; 0.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.492      ; 1.086      ;
; 0.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.563      ; 1.157      ;
; 0.573 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.483      ; 1.086      ;
; 0.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.482      ; 1.086      ;
; 0.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.560      ; 1.165      ;
; 0.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.551      ; 1.156      ;
; 0.581 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.560      ; 1.171      ;
; 0.581 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.469      ; 1.080      ;
; 0.583 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.491      ; 1.104      ;
; 0.584 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.564      ; 1.178      ;
; 0.585 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.492      ; 1.107      ;
; 0.587 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.490      ; 1.107      ;
; 0.589 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.484      ; 1.103      ;
; 0.589 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.475      ; 1.094      ;
; 0.589 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.563      ; 1.182      ;
; 0.591 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.490      ; 1.111      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.111 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.652      ; 0.293      ;
; 0.112 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.646      ; 0.288      ;
; 0.141 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.700      ; 0.371      ;
; 0.166 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.667      ; 0.363      ;
; 0.286 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.696      ; 0.512      ;
; 0.297 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.696      ; 0.523      ;
; 0.304 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.684      ; 0.518      ;
; 0.304 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.663      ; 0.497      ;
; 0.321 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.579      ; 0.430      ;
; 0.339 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.651      ; 0.520      ;
; 0.464 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.637      ; 0.631      ;
; 0.478 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.637      ; 0.645      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.561      ; 0.276      ;
; 0.186 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.560      ; 0.276      ;
; 0.187 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.559      ; 0.276      ;
; 0.187 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.559      ; 0.276      ;
; 0.188 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.558      ; 0.276      ;
; 0.189 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.557      ; 0.276      ;
; 0.189 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.557      ; 0.276      ;
; 0.191 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.555      ; 0.276      ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.516 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.328      ; 0.874      ;
; 0.634 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.352      ; 1.016      ;
; 0.665 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.362      ; 1.057      ;
; 0.675 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.305      ; 1.010      ;
; 0.709 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.290      ; 1.029      ;
; 0.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.352      ; 1.107      ;
; 0.740 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.347      ; 1.117      ;
; 0.768 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.391      ; 1.189      ;
; 0.775 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.404      ; 1.209      ;
; 0.786 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.408      ; 1.224      ;
; 0.792 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.404      ; 1.226      ;
; 0.798 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.216      ; 1.044      ;
; 0.799 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.367      ; 1.196      ;
; 0.812 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.182      ; 1.024      ;
; 0.813 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.196      ; 1.039      ;
; 0.815 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.410      ; 1.255      ;
; 0.822 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.388      ; 1.240      ;
; 0.827 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.378      ; 1.235      ;
; 0.839 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[31][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.371      ; 1.240      ;
; 0.848 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.316      ; 1.194      ;
; 0.853 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.346      ; 1.229      ;
; 0.853 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.216      ; 1.099      ;
; 0.873 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.184      ; 1.087      ;
; 0.881 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.203      ; 1.114      ;
; 0.884 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.503      ; 1.417      ;
; 0.884 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.388      ; 1.302      ;
; 0.886 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.352      ; 1.268      ;
; 0.888 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.139      ; 1.057      ;
; 0.894 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.388      ; 1.312      ;
; 0.898 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[18][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.376      ; 1.304      ;
; 0.901 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.141      ; 1.072      ;
; 0.901 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.503      ; 1.434      ;
; 0.902 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.141      ; 1.073      ;
; 0.913 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.367      ; 1.310      ;
; 0.913 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.412      ; 1.355      ;
; 0.914 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[6][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.371      ; 1.315      ;
; 0.917 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.385      ; 1.332      ;
; 0.917 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.340      ; 1.287      ;
; 0.918 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.347      ; 1.295      ;
; 0.923 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.405      ; 1.358      ;
; 0.927 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.376      ; 1.333      ;
; 0.927 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.410      ; 1.367      ;
; 0.932 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.178      ; 1.140      ;
; 0.933 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[15][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.377      ; 1.340      ;
; 0.938 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.483      ; 1.451      ;
; 0.942 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.399      ; 1.371      ;
; 0.943 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.390      ; 1.363      ;
; 0.944 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[41][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.388      ; 1.362      ;
; 0.948 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.360      ; 1.338      ;
; 0.949 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.423      ; 1.402      ;
; 0.949 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[2][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.181      ; 1.160      ;
; 0.950 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[23][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.371      ; 1.351      ;
; 0.965 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.367      ; 1.362      ;
; 0.967 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.417      ; 1.414      ;
; 0.968 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[15][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.487      ; 1.485      ;
; 0.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.417      ; 1.417      ;
; 0.973 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[26][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.376      ; 1.379      ;
; 0.976 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.210      ; 1.216      ;
; 0.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[13][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.388      ; 1.397      ;
; 0.980 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.352      ; 1.362      ;
; 0.984 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.369      ; 1.383      ;
; 0.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.386      ; 1.402      ;
; 0.990 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.335      ; 1.355      ;
; 0.994 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.377      ; 1.401      ;
; 0.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.371      ; 1.396      ;
; 0.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.215      ; 1.241      ;
; 0.999 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.204      ; 1.233      ;
; 1.000 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.127      ; 1.157      ;
; 1.002 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.379      ; 1.411      ;
; 1.004 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[5][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.327      ; 1.361      ;
; 1.005 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.318      ; 1.353      ;
; 1.005 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.388      ; 1.423      ;
; 1.009 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[19][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.377      ; 1.416      ;
; 1.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.302      ; 1.342      ;
; 1.011 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[42][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.363      ; 1.404      ;
; 1.012 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.219      ; 1.261      ;
; 1.013 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.190      ; 1.233      ;
; 1.013 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.394      ; 1.437      ;
; 1.016 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.404      ; 1.450      ;
; 1.016 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[22][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.371      ; 1.417      ;
; 1.021 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.364      ; 1.415      ;
; 1.024 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[14][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.371      ; 1.425      ;
; 1.025 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.125      ; 1.180      ;
; 1.026 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[26][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.383      ; 1.439      ;
; 1.027 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.304      ; 1.361      ;
; 1.028 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.395      ; 1.453      ;
; 1.028 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.397      ; 1.455      ;
; 1.028 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.355      ; 1.413      ;
; 1.033 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.398      ; 1.461      ;
; 1.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.451      ; 1.515      ;
; 1.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.343      ; 1.407      ;
; 1.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.412      ; 1.476      ;
; 1.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.356      ; 1.420      ;
; 1.035 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.356      ; 1.421      ;
; 1.039 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.340      ; 1.409      ;
; 1.044 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.334      ; 1.408      ;
; 1.045 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.369      ; 1.444      ;
; 1.048 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.483      ; 1.561      ;
; 1.051 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.307      ; 1.388      ;
; 1.051 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.368      ; 1.449      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.303 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.266     ; 0.567      ;
; 1.305 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.181     ; 0.654      ;
; 1.328 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.267     ; 0.591      ;
; 1.348 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.266     ; 0.612      ;
; 1.361 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.709      ;
; 1.400 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.265     ; 0.665      ;
; 1.404 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.266     ; 0.668      ;
; 1.410 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.186     ; 0.754      ;
; 1.426 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.186     ; 0.770      ;
; 1.450 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.265     ; 0.715      ;
; 1.456 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.185     ; 0.801      ;
; 1.465 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.181     ; 0.814      ;
; 1.487 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.266     ; 0.751      ;
; 1.504 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.266     ; 0.768      ;
; 1.514 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.264     ; 0.780      ;
; 1.519 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.266     ; 0.783      ;
; 1.521 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.264     ; 0.787      ;
; 1.538 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.886      ;
; 1.568 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.181     ; 0.917      ;
; 1.572 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.267     ; 0.835      ;
; 1.574 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.181     ; 0.923      ;
; 1.577 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PREADY                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.181     ; 0.926      ;
; 1.581 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.182     ; 0.929      ;
; 1.629 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.208     ; 0.951      ;
; 1.703 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.288     ; 0.945      ;
; 1.716 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.265     ; 0.981      ;
; 1.735 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.204     ; 1.061      ;
; 1.759 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.208     ; 1.081      ;
; 1.781 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.208     ; 1.103      ;
; 1.846 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.288     ; 1.088      ;
; 1.868 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.288     ; 1.110      ;
; 1.880 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.204     ; 1.206      ;
; 1.896 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.289     ; 1.137      ;
; 1.897 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.208     ; 1.219      ;
; 1.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.289     ; 1.141      ;
; 1.902 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.204     ; 1.228      ;
; 1.922 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.289     ; 1.163      ;
; 1.963 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.208     ; 1.285      ;
; 1.984 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.288     ; 1.226      ;
; 2.018 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.204     ; 1.344      ;
; 2.038 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.289     ; 1.279      ;
; 2.050 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.288     ; 1.292      ;
; 2.074 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.204     ; 1.400      ;
; 2.104 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; -0.500       ; -0.289     ; 1.345      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_i'                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.061 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.933      ;
; -2.061 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.933      ;
; -2.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.976      ;
; -2.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.976      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.946      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.946      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.946      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.946      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.946      ;
; -2.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.966      ;
; -2.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.966      ;
; -2.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.906      ;
; -2.034 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.906      ;
; -2.025 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.948      ;
; -2.025 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.948      ;
; -2.025 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.948      ;
; -2.025 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.949      ;
; -2.025 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.949      ;
; -2.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.096     ; 2.906      ;
; -2.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.096     ; 2.906      ;
; -2.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.919      ;
; -2.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.919      ;
; -2.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.919      ;
; -2.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.919      ;
; -2.015 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.919      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.946      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.946      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.946      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.934      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.934      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.946      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.905      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.905      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.905      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.882      ;
; -2.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.882      ;
; -2.007 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.939      ;
; -2.007 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.939      ;
; -2.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.925      ;
; -2.001 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.925      ;
; -1.998 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.921      ;
; -1.998 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.921      ;
; -1.998 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.921      ;
; -1.991 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.895      ;
; -1.991 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.895      ;
; -1.991 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.895      ;
; -1.991 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.895      ;
; -1.991 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.895      ;
; -1.989 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.861      ;
; -1.989 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.861      ;
; -1.988 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.096     ; 2.879      ;
; -1.988 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.096     ; 2.879      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.915      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.915      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.919      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.919      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.919      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.907      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.907      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.919      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.855      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.855      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.878      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.878      ;
; -1.983 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.878      ;
; -1.980 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.904      ;
; -1.980 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.904      ;
; -1.974 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.898      ;
; -1.974 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.898      ;
; -1.974 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.897      ;
; -1.974 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.897      ;
; -1.974 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.897      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.874      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.874      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.874      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.874      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.874      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.868      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.868      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.868      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.868      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 2.868      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.096     ; 2.855      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.096     ; 2.855      ;
; -1.962 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.894      ;
; -1.962 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.894      ;
; -1.961 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.833      ;
; -1.961 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.115     ; 2.833      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.895      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.895      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.895      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.883      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 2.883      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 2.895      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.854      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.854      ;
; -1.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.092     ; 2.854      ;
; -1.956 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[8]  ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.888      ;
; -1.956 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 2.888      ;
; -1.953 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 2.876      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_i'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                            ; Launch Clock                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.036 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.159      ;
; 0.036 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.159      ;
; 0.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.188      ;
; 0.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[8]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.188      ;
; 0.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.188      ;
; 0.063 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.186      ;
; 0.063 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[1]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.186      ;
; 0.082 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[26]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.900      ; 2.201      ;
; 0.082 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.900      ; 2.201      ;
; 0.082 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.900      ; 2.201      ;
; 0.082 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.900      ; 2.201      ;
; 0.083 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.188      ;
; 0.083 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.188      ;
; 0.091 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[6]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.889      ; 2.199      ;
; 0.091 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[27]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.889      ; 2.199      ;
; 0.091 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.889      ; 2.199      ;
; 0.092 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[10]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.868      ; 2.179      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[6]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.227      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[5]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.227      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[4]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.227      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.889      ; 2.202      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.889      ; 2.202      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.889      ; 2.202      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[23]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.889      ; 2.202      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.911      ; 2.224      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.227      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.911      ; 2.224      ;
; 0.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.914      ; 2.227      ;
; 0.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.896      ; 2.214      ;
; 0.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[11]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.896      ; 2.214      ;
; 0.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.896      ; 2.214      ;
; 0.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.223      ;
; 0.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.223      ;
; 0.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.223      ;
; 0.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[30]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.223      ;
; 0.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[24]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.223      ;
; 0.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.223      ;
; 0.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.904      ; 2.223      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_wren      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[3]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.218      ;
; 0.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[2]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.219      ;
; 0.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.219      ;
; 0.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.219      ;
; 0.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[17]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.906      ; 2.231      ;
; 0.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[27] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.906      ; 2.231      ;
; 0.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[9]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.906      ; 2.231      ;
; 0.106 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.906      ; 2.231      ;
; 0.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.868      ; 2.196      ;
; 0.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.868      ; 2.196      ;
; 0.111 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.224      ;
; 0.111 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.224      ;
; 0.111 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.894      ; 2.224      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[12]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.223      ;
; 0.119 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.901      ; 2.239      ;
; 0.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.868      ; 2.207      ;
; 0.124 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.883      ; 2.226      ;
; 0.126 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.872      ; 2.217      ;
; 0.126 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.872      ; 2.217      ;
; 0.131 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.912      ; 2.262      ;
; 0.133 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.885      ; 2.237      ;
; 0.133 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.885      ; 2.237      ;
; 0.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[7]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.891      ; 2.245      ;
; 0.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.891      ; 2.245      ;
; 0.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.891      ; 2.245      ;
; 0.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.891      ; 2.245      ;
; 0.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[25]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.906      ; 2.260      ;
; 0.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.891      ; 2.245      ;
; 0.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.891      ; 2.245      ;
; 0.151 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.883      ; 2.253      ;
; 0.155 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.903      ; 2.277      ;
; 0.158 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.885      ; 2.262      ;
; 0.158 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.885      ; 2.262      ;
; 0.158 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.885      ; 2.262      ;
; 0.224 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.861      ; 2.304      ;
; 0.224 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.861      ; 2.304      ;
; 0.224 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.861      ; 2.304      ;
; 0.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.857      ; 2.305      ;
; 0.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.857      ; 2.305      ;
; 0.238 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.343      ;
; 0.238 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.343      ;
; 0.238 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.343      ;
; 0.238 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[18]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.886      ; 2.343      ;
; 0.240 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i       ; 0.000        ; 1.873      ; 2.332      ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_i'                                                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_i ; Rise       ; clk_i                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[12]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[13]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[14]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[15]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[16]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[17]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[18]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[19]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[20]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[21]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[22]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[23]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[24]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[25]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[26]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[27]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[28]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[29]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[30]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[31]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]           ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]            ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.314 ; 0.314        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.314 ; 0.314        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                   ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                   ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                   ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                   ;
; 0.319 ; 0.319        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                   ;
; 0.319 ; 0.319        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                   ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.323 ; 0.323        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                   ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                 ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.673 ; 0.673        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                   ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                   ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                   ;
; 0.677 ; 0.677        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.677 ; 0.677        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                   ;
; 0.678 ; 0.678        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                   ;
; 0.678 ; 0.678        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                   ;
; 0.678 ; 0.678        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                   ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.680 ; 0.680        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.680 ; 0.680        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.681 ; 0.681        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.681 ; 0.681        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.681 ; 0.681        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.681 ; 0.681        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.681 ; 0.681        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.352 ; 0.352        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datad                                   ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                     ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                     ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                     ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                     ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                     ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                     ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                     ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datad                                    ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datad                                    ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|dataa                                   ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|dataa                                   ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datad                                    ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datad                                    ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|datac                                     ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|datac                                     ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datac                                     ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datac                                     ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datac                                     ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|datac                                     ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datac                                     ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.580 ; 0.580        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.639 ; 0.639        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.639 ; 0.639        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.639 ; 0.639        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.639 ; 0.639        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.640 ; 0.640        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.642 ; 0.642        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datad                                   ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.644 ; 0.644        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.645 ; 0.645        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.645 ; 0.645        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                                        ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|dataa                                       ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|dataa                                        ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                                        ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|dataa                                        ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.371 ; 0.371        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.372 ; 0.372        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                                       ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.377 ; 0.377        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.619 ; 0.619        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.619 ; 0.619        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datad                                       ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.625 ; 0.625        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.626 ; 0.626        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|dataa                                        ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|dataa                                       ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|dataa                                        ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|datac                                        ;
; 0.630 ; 0.630        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.631 ; 0.631        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|dataa                                        ;
; 0.632 ; 0.632        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                       ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                         ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                                    ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                                    ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                                    ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                                    ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                                    ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                                    ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                                    ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                                    ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                      ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[2] ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[4] ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[5] ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[6] ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[0] ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[1] ;
; 0.623 ; 0.623        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[3] ;
; 0.624 ; 0.624        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|PWDATA[7] ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2]|datad                                    ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4]|datad                                    ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5]|datad                                    ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6]|datad                                    ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0]|datad                                    ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1]|datad                                    ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3]|datad                                    ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7]|datad                                    ;
; 0.630 ; 0.630        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                       ;
; 0.630 ; 0.630        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|inclk[0]                              ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|outclk                                ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][6]|datac                              ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][3]|datac                              ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datac                              ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][1]|datab                              ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][7]|datac                              ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datac                              ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datac                              ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datac                              ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][0]|datac                              ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][0]|datac                              ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][6]|datac                              ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datad                              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datad                              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][7]|datad                              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datad                              ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datac                              ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datad                              ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datad                              ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datad                              ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datad                              ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datad                              ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datad                              ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datad                              ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datad                              ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datad                              ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datad                              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datad                              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datad                              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datad                              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datac                              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datad                              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datad                              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][7]|datad                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|dataa                                ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datac                                 ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datad                                 ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datad                                ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datac                                ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datac                                ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datad                                ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datad                                ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datad                                 ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datad                                ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datad                                ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datad                                ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datad                                ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                              ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]                         ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk                           ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                                   ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datac                                  ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datad                                  ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datad                                   ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                                  ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                                  ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT|q                                        ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182  ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158|datad                                  ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182|datad                                   ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174|datad                                  ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166|datad                                  ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190|datac                                  ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198|datac                                   ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|inclk[0]                         ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl|outclk                           ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; 1.868 ; 2.389 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; 2.265 ; 3.076 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 2.265 ; 3.076 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 1.215 ; 1.822 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 2.479 ; 2.822 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.059 ; 2.832 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.976 ; 2.711 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.945 ; 2.711 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.561 ; 2.271 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.590 ; 2.299 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.059 ; 2.832 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.775 ; 2.519 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.017 ; 2.799 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.923 ; 2.680 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; -0.514 ; -1.127 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; -0.692 ; -1.319 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -0.797 ; -1.441 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -0.692 ; -1.319 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.512 ; -0.680 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.833 ; -1.522 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.256 ; -1.976 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.290 ; -2.010 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.833 ; -1.522 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.911 ; -1.611 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.418 ; -2.173 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.141 ; -1.872 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.295 ; -2.064 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.279 ; -2.021 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 7.271 ; 7.527 ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 5.556 ; 5.809 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 5.556 ; 5.809 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 4.695 ; 4.823 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 5.533 ; 5.720 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 4.282 ; 4.385 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 4.539 ; 4.683 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 5.426 ; 5.718 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 4.848 ; 5.009 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 4.827 ; 5.030 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 4.988 ; 5.206 ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 5.593 ; 5.781 ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 4.287 ; 4.389 ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 4.891 ; 5.023 ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 4.793 ; 4.936 ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 5.045 ; 5.203 ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 4.950 ; 5.110 ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 4.844 ; 5.010 ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 4.401 ; 4.507 ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 4.312 ; 4.403 ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 4.418 ; 4.530 ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 4.241 ; 4.328 ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 4.532 ; 4.680 ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 4.401 ; 4.512 ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 4.143 ; 4.233 ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 4.683 ; 4.861 ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 5.481 ; 5.665 ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 4.287 ; 4.404 ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 4.592 ; 4.723 ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 4.115 ; 4.194 ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 4.147 ; 4.235 ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 4.261 ; 4.365 ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 4.292 ; 4.393 ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 4.617 ; 4.780 ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 4.286 ; 4.382 ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 4.562 ; 4.699 ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 4.416 ; 4.528 ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 4.528 ; 4.659 ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 4.347 ; 4.444 ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 5.202 ; 5.357 ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 5.593 ; 5.781 ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 4.275 ; 4.370 ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 6.654 ; 7.010 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 5.860 ; 6.204 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 5.338 ; 5.617 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 5.325 ; 5.587 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 5.761 ; 6.072 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 5.951 ; 6.201 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 4.831 ; 5.007 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 5.469 ; 5.740 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 5.585 ; 5.873 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 5.046 ; 5.260 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 4.758 ; 4.930 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 5.315 ; 5.561 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 5.021 ; 5.241 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 4.848 ; 5.032 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 5.787 ; 6.026 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 4.594 ; 4.730 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 5.180 ; 5.413 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 5.935 ; 6.178 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 4.589 ; 4.726 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 5.190 ; 5.373 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 5.140 ; 5.344 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 4.655 ; 4.816 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 4.948 ; 5.133 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 5.181 ; 5.383 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 4.605 ; 4.739 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 4.690 ; 4.848 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 5.153 ; 5.335 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 4.598 ; 4.731 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 6.089 ; 6.357 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 4.279 ; 4.377 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 4.767 ; 4.930 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 4.612 ; 4.762 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 6.654 ; 7.010 ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 5.877 ; 6.091 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 4.633 ; 4.756 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 4.330 ; 4.440 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 5.498 ; 5.689 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 4.348 ; 4.451 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 5.877 ; 6.091 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 4.727 ; 4.882 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 4.632 ; 4.770 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 4.874 ; 5.032 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 4.655 ; 4.788 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 4.971 ; 5.165 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 4.645 ; 4.788 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 4.898 ; 5.076 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 4.978 ; 5.149 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 4.737 ; 4.882 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 5.121 ; 5.356 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 4.920 ; 5.132 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 4.627 ; 4.775 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 4.613 ; 4.745 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 4.612 ; 4.757 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 4.892 ; 5.076 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 4.478 ; 4.614 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 4.635 ; 4.774 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 4.688 ; 4.822 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 4.503 ; 4.622 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 4.911 ; 5.093 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 5.231 ; 5.472 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 4.442 ; 4.565 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 4.662 ; 4.801 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 4.994 ; 5.164 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 4.953 ; 5.111 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 4.891 ; 5.060 ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 6.819 ; 7.260 ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 6.232 ; 6.651 ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 6.819 ; 7.203 ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 6.317 ; 6.647 ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 6.172 ; 6.456 ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 6.575 ; 7.006 ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 6.516 ; 6.954 ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 6.813 ; 7.260 ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 6.063 ; 6.417 ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 5.304 ; 5.546 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 5.972 ; 6.270 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 4.733 ; 4.923 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 4.896 ; 5.057 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 5.670 ; 5.877 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 4.820 ; 4.971 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 4.635 ; 4.767 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 4.857 ; 5.014 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 4.912 ; 5.077 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 5.972 ; 6.270 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 4.851 ; 5.017 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 4.961 ; 5.157 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 4.957 ; 5.139 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 5.026 ; 5.226 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 4.591 ; 4.731 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 4.593 ; 4.707 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 5.706 ; 5.973 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 5.746 ; 6.024 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 4.792 ; 4.953 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 5.326 ; 5.596 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 4.807 ; 4.965 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 5.414 ; 5.691 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 4.545 ; 4.657 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 5.030 ; 5.209 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 4.556 ; 4.680 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 4.984 ; 5.146 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 5.737 ; 6.008 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 4.630 ; 4.767 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 4.932 ; 5.119 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 4.840 ; 5.005 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 5.818 ; 6.042 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 4.752 ; 4.883 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 4.481 ; 4.588 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 3.048 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 3.048 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 3.243 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 3.243 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 5.094 ; 5.079 ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 4.139 ; 4.240 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 5.363 ; 5.607 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 4.536 ; 4.660 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 5.377 ; 5.559 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 4.139 ; 4.240 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 4.386 ; 4.525 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 5.238 ; 5.519 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 4.683 ; 4.838 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 4.663 ; 4.859 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 4.818 ; 5.027 ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 3.979 ; 4.055 ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 4.145 ; 4.243 ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 4.725 ; 4.852 ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 4.630 ; 4.768 ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 4.873 ; 5.025 ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 4.781 ; 4.935 ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 4.678 ; 4.839 ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 4.254 ; 4.356 ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 4.168 ; 4.256 ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 4.271 ; 4.378 ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 4.101 ; 4.184 ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 4.379 ; 4.521 ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 4.253 ; 4.359 ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 4.006 ; 4.093 ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 4.524 ; 4.696 ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 5.328 ; 5.507 ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 4.144 ; 4.258 ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 4.437 ; 4.563 ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 3.979 ; 4.055 ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 4.010 ; 4.095 ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 4.119 ; 4.219 ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 4.149 ; 4.245 ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 4.461 ; 4.617 ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 4.144 ; 4.236 ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 4.409 ; 4.540 ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 4.269 ; 4.376 ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 4.376 ; 4.502 ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 4.203 ; 4.296 ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 5.060 ; 5.211 ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 5.434 ; 5.616 ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 4.134 ; 4.224 ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 4.138 ; 4.232 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 5.654 ; 5.985 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 5.154 ; 5.422 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 5.140 ; 5.393 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 5.558 ; 5.859 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 5.776 ; 6.019 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 4.667 ; 4.836 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 5.279 ; 5.540 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 5.391 ; 5.667 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 4.876 ; 5.082 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 4.599 ; 4.764 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 5.132 ; 5.368 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 4.851 ; 5.063 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 4.683 ; 4.860 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 5.619 ; 5.851 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 4.440 ; 4.570 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 5.004 ; 5.228 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 5.763 ; 5.998 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 4.435 ; 4.567 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 5.012 ; 5.189 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 4.965 ; 5.160 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 4.498 ; 4.654 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 4.781 ; 4.958 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 5.004 ; 5.197 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 4.450 ; 4.579 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 4.533 ; 4.685 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 4.977 ; 5.152 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 4.444 ; 4.571 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 5.911 ; 6.171 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 4.138 ; 4.232 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 4.607 ; 4.764 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 4.457 ; 4.602 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 6.454 ; 6.797 ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 4.187 ; 4.293 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 4.478 ; 4.596 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 4.187 ; 4.293 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 5.345 ; 5.531 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 4.204 ; 4.303 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 5.707 ; 5.914 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 4.568 ; 4.718 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 4.477 ; 4.610 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 4.709 ; 4.861 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 4.499 ; 4.626 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 4.802 ; 4.988 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 4.489 ; 4.626 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 4.732 ; 4.903 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 4.809 ; 4.973 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 4.578 ; 4.717 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 4.946 ; 5.172 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 4.753 ; 4.957 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 4.472 ; 4.615 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 4.458 ; 4.586 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 4.457 ; 4.597 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 4.726 ; 4.904 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 4.329 ; 4.461 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 4.479 ; 4.613 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 4.531 ; 4.660 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 4.353 ; 4.468 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 4.745 ; 4.921 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 5.050 ; 5.282 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 4.295 ; 4.413 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 4.505 ; 4.638 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 4.824 ; 4.989 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 4.785 ; 4.937 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 4.725 ; 4.888 ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 4.407 ; 4.552 ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 4.911 ; 5.069 ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 4.842 ; 5.020 ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 4.459 ; 4.608 ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 4.466 ; 4.593 ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 4.645 ; 4.807 ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 4.638 ; 4.797 ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 5.148 ; 5.334 ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 4.407 ; 4.552 ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 5.120 ; 5.354 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 4.330 ; 4.434 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 4.573 ; 4.755 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 4.730 ; 4.884 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 5.508 ; 5.709 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 4.660 ; 4.805 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 4.479 ; 4.606 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 4.695 ; 4.846 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 4.746 ; 4.904 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 5.763 ; 6.049 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 4.688 ; 4.847 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 4.793 ; 4.981 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 4.791 ; 4.965 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 4.856 ; 5.048 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 4.438 ; 4.572 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 4.442 ; 4.552 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 5.506 ; 5.763 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 5.545 ; 5.812 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 4.632 ; 4.787 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 5.144 ; 5.403 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 4.646 ; 4.798 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 5.230 ; 5.496 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 4.393 ; 4.501 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 4.858 ; 5.031 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 4.407 ; 4.526 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 4.817 ; 4.973 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 5.538 ; 5.798 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 4.477 ; 4.609 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 4.764 ; 4.943 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 4.677 ; 4.836 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 5.650 ; 5.867 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 4.593 ; 4.720 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 4.330 ; 4.434 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 2.948 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 2.948 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 3.135 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 3.135 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; data_input[9] ; data_out[0] ; 5.509 ; 5.613 ; 6.228 ; 6.325 ;
; data_input[9] ; data_out[1] ; 5.645 ; 5.793 ; 6.272 ; 6.439 ;
; data_input[9] ; data_out[2] ; 5.319 ; 5.428 ; 5.963 ; 6.092 ;
; data_input[9] ; data_out[3] ; 5.244 ; 5.371 ; 5.929 ; 5.986 ;
; data_input[9] ; data_out[4] ; 5.870 ; 6.048 ; 6.635 ; 6.718 ;
; data_input[9] ; data_out[5] ; 5.613 ; 5.775 ; 6.378 ; 6.437 ;
; data_input[9] ; data_out[6] ; 6.346 ; 6.526 ; 7.062 ; 7.254 ;
; data_input[9] ; data_out[7] ; 5.382 ; 5.441 ; 6.072 ; 6.192 ;
; data_input[9] ; data_out[8] ;       ; 4.322 ; 4.855 ;       ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; data_input[9] ; data_out[0] ; 5.320 ; 5.422 ; 6.024 ; 6.119 ;
; data_input[9] ; data_out[1] ; 5.449 ; 5.591 ; 6.065 ; 6.226 ;
; data_input[9] ; data_out[2] ; 5.130 ; 5.233 ; 5.753 ; 5.880 ;
; data_input[9] ; data_out[3] ; 5.057 ; 5.168 ; 5.724 ; 5.778 ;
; data_input[9] ; data_out[4] ; 5.666 ; 5.832 ; 6.408 ; 6.494 ;
; data_input[9] ; data_out[5] ; 5.418 ; 5.570 ; 6.159 ; 6.223 ;
; data_input[9] ; data_out[6] ; 6.117 ; 6.286 ; 6.801 ; 6.993 ;
; data_input[9] ; data_out[7] ; 5.190 ; 5.255 ; 5.874 ; 5.978 ;
; data_input[9] ; data_out[8] ;       ; 4.179 ; 4.705 ;       ;
+---------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Clock                                                                                                                ; Setup      ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                                                                     ; -13.570    ; -0.959 ; -4.162    ; 0.036   ; -3.000              ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -0.273     ; 0.156  ; N/A       ; N/A     ; 0.365               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -0.106     ; -0.292 ; N/A       ; N/A     ; 0.314               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; -3.597     ; 1.303  ; N/A       ; N/A     ; 0.431               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.495     ; -0.451 ; N/A       ; N/A     ; 0.351               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -1.173     ; 0.047  ; N/A       ; N/A     ; 0.363               ;
;  UARTCLK                                                                                                             ; -2.792     ; -0.959 ; N/A       ; N/A     ; -3.000              ;
;  clk_i                                                                                                               ; -13.570    ; -0.647 ; -4.162    ; 0.036   ; -3.000              ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -6.884     ; 0.516  ; N/A       ; N/A     ; 0.394               ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -2.496     ; 0.038  ; N/A       ; N/A     ; 0.362               ;
; Design-wide TNS                                                                                                      ; -20160.232 ; -7.966 ; -1166.486 ; 0.0     ; -3862.1             ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -2.143     ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -0.626     ; -2.046 ; N/A       ; N/A     ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; -19.071    ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -3.775     ; -2.945 ; N/A       ; N/A     ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -8.926     ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  UARTCLK                                                                                                             ; -642.967   ; -2.088 ; N/A       ; N/A     ; -339.208            ;
;  clk_i                                                                                                               ; -19208.082 ; -1.169 ; -1166.486 ; 0.000   ; -3522.892           ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -210.143   ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -64.499    ; 0.000  ; N/A       ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; 3.346 ; 3.770 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; 4.191 ; 4.723 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 4.191 ; 4.723 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 2.201 ; 2.658 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 4.407 ; 4.381 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.754 ; 4.289 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.565 ; 4.073 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.477 ; 4.118 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.874 ; 3.432 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.877 ; 3.425 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.754 ; 4.289 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.233 ; 3.819 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.754 ; 4.283 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.442 ; 4.013 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; clk_i                                                                           ; -0.514 ; -1.127 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; clk_i                                                                           ; -0.692 ; -1.319 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -0.797 ; -1.441 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -0.692 ; -1.319 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.512 ; -0.680 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.833 ; -1.522 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.256 ; -1.976 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.290 ; -2.010 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.833 ; -1.522 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.911 ; -1.611 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.418 ; -2.173 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.141 ; -1.872 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.295 ; -2.064 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.279 ; -2.021 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 12.592 ; 12.638 ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 9.449  ; 9.459  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 9.449  ; 9.459  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 7.950  ; 7.918  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 9.077  ; 9.189  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 7.202  ; 7.231  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 7.659  ; 7.690  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 9.132  ; 9.323  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 8.243  ; 8.234  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 8.129  ; 8.231  ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 8.393  ; 8.529  ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 9.198  ; 9.283  ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 7.170  ; 7.197  ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 8.294  ; 8.266  ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 8.078  ; 8.118  ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 8.585  ; 8.564  ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 8.359  ; 8.392  ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 8.267  ; 8.245  ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 7.383  ; 7.400  ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 7.273  ; 7.274  ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 7.415  ; 7.435  ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 7.112  ; 7.129  ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 7.570  ; 7.647  ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 7.379  ; 7.399  ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 6.924  ; 6.962  ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 7.783  ; 7.889  ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 8.941  ; 9.049  ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 7.191  ; 7.222  ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 7.702  ; 7.727  ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 6.880  ; 6.910  ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 6.924  ; 6.963  ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 7.096  ; 7.151  ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 7.178  ; 7.202  ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 7.676  ; 7.751  ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 7.162  ; 7.194  ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 7.668  ; 7.718  ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 7.398  ; 7.420  ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 7.627  ; 7.633  ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 7.314  ; 7.324  ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 8.438  ; 8.545  ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 9.198  ; 9.283  ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 7.149  ; 7.167  ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 11.018 ; 11.170 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 9.865  ; 10.146 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 8.952  ; 9.152  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 8.989  ; 9.114  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 9.730  ; 9.841  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 9.744  ; 9.914  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 8.098  ; 8.203  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 9.221  ; 9.338  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 9.370  ; 9.544  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 8.383  ; 8.517  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 7.933  ; 8.042  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 8.895  ; 9.023  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 8.465  ; 8.515  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 8.182  ; 8.212  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 9.484  ; 9.658  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 7.696  ; 7.726  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 8.710  ; 8.842  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 9.722  ; 9.838  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 7.690  ; 7.717  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 8.800  ; 8.780  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 8.629  ; 8.684  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 7.812  ; 7.873  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 8.291  ; 8.349  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 8.718  ; 8.746  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 7.717  ; 7.745  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 7.842  ; 7.919  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 8.757  ; 8.737  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 7.705  ; 7.727  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 10.045 ; 10.176 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 7.157  ; 7.192  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 8.005  ; 8.061  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 7.751  ; 7.804  ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 11.018 ; 11.170 ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 9.702  ; 9.767  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 7.818  ; 7.803  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 7.248  ; 7.310  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 8.950  ; 9.060  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 7.255  ; 7.297  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 9.702  ; 9.767  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 7.960  ; 8.001  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 7.752  ; 7.788  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 8.189  ; 8.209  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 7.851  ; 7.872  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 8.344  ; 8.418  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 7.790  ; 7.862  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 8.204  ; 8.261  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 8.420  ; 8.436  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 7.951  ; 7.973  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 8.548  ; 8.706  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 8.248  ; 8.379  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 7.780  ; 7.831  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 7.725  ; 7.749  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 7.732  ; 7.785  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 8.236  ; 8.281  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 7.514  ; 7.562  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 7.840  ; 7.847  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 7.898  ; 7.912  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 7.551  ; 7.609  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 8.261  ; 8.294  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 8.842  ; 8.915  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 7.455  ; 7.485  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 7.851  ; 7.880  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 8.501  ; 8.468  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 8.410  ; 8.383  ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 8.309  ; 8.309  ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 11.647 ; 11.810 ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 10.553 ; 10.843 ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 11.647 ; 11.749 ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 10.811 ; 10.883 ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 10.523 ; 10.564 ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 11.198 ; 11.472 ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 11.058 ; 11.342 ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 11.589 ; 11.810 ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 10.290 ; 10.487 ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 9.015  ; 9.129  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 10.098 ; 10.145 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 7.944  ; 7.997  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 8.226  ; 8.240  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 9.271  ; 9.378  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 8.047  ; 8.076  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 7.792  ; 7.829  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 8.116  ; 8.153  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 8.264  ; 8.294  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 10.098 ; 10.145 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 8.142  ; 8.226  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 8.329  ; 8.453  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 8.316  ; 8.392  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 8.463  ; 8.535  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 7.661  ; 7.760  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 7.691  ; 7.709  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 9.632  ; 9.674  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 9.696  ; 9.762  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 7.976  ; 8.042  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 8.947  ; 9.106  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 8.062  ; 8.111  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 9.052  ; 9.245  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 7.646  ; 7.666  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 8.451  ; 8.491  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 7.588  ; 7.632  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 8.329  ; 8.348  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 9.659  ; 9.715  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 7.697  ; 7.765  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 8.254  ; 8.356  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 8.102  ; 8.187  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 9.500  ; 9.610  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 7.958  ; 7.989  ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 7.495  ; 7.531  ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 5.092  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 5.092  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 5.145  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;        ; 5.145  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+
; UART_TXD            ; UARTCLK                                                                                 ; 5.094 ; 5.079 ; Rise       ; UARTCLK                                                                                 ;
; HRDATA[*]           ; clk_i                                                                                   ; 4.139 ; 4.240 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[0]          ; clk_i                                                                                   ; 5.363 ; 5.607 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[1]          ; clk_i                                                                                   ; 4.536 ; 4.660 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[2]          ; clk_i                                                                                   ; 5.377 ; 5.559 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[3]          ; clk_i                                                                                   ; 4.139 ; 4.240 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[4]          ; clk_i                                                                                   ; 4.386 ; 4.525 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[5]          ; clk_i                                                                                   ; 5.238 ; 5.519 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[6]          ; clk_i                                                                                   ; 4.683 ; 4.838 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[7]          ; clk_i                                                                                   ; 4.663 ; 4.859 ; Rise       ; clk_i                                                                                   ;
;  HRDATA[8]          ; clk_i                                                                                   ; 4.818 ; 5.027 ; Rise       ; clk_i                                                                                   ;
; PADDR[*]            ; clk_i                                                                                   ; 3.979 ; 4.055 ; Rise       ; clk_i                                                                                   ;
;  PADDR[2]           ; clk_i                                                                                   ; 4.145 ; 4.243 ; Rise       ; clk_i                                                                                   ;
;  PADDR[3]           ; clk_i                                                                                   ; 4.725 ; 4.852 ; Rise       ; clk_i                                                                                   ;
;  PADDR[4]           ; clk_i                                                                                   ; 4.630 ; 4.768 ; Rise       ; clk_i                                                                                   ;
;  PADDR[5]           ; clk_i                                                                                   ; 4.873 ; 5.025 ; Rise       ; clk_i                                                                                   ;
;  PADDR[6]           ; clk_i                                                                                   ; 4.781 ; 4.935 ; Rise       ; clk_i                                                                                   ;
;  PADDR[7]           ; clk_i                                                                                   ; 4.678 ; 4.839 ; Rise       ; clk_i                                                                                   ;
;  PADDR[8]           ; clk_i                                                                                   ; 4.254 ; 4.356 ; Rise       ; clk_i                                                                                   ;
;  PADDR[9]           ; clk_i                                                                                   ; 4.168 ; 4.256 ; Rise       ; clk_i                                                                                   ;
;  PADDR[10]          ; clk_i                                                                                   ; 4.271 ; 4.378 ; Rise       ; clk_i                                                                                   ;
;  PADDR[11]          ; clk_i                                                                                   ; 4.101 ; 4.184 ; Rise       ; clk_i                                                                                   ;
;  PADDR[12]          ; clk_i                                                                                   ; 4.379 ; 4.521 ; Rise       ; clk_i                                                                                   ;
;  PADDR[13]          ; clk_i                                                                                   ; 4.253 ; 4.359 ; Rise       ; clk_i                                                                                   ;
;  PADDR[14]          ; clk_i                                                                                   ; 4.006 ; 4.093 ; Rise       ; clk_i                                                                                   ;
;  PADDR[15]          ; clk_i                                                                                   ; 4.524 ; 4.696 ; Rise       ; clk_i                                                                                   ;
;  PADDR[16]          ; clk_i                                                                                   ; 5.328 ; 5.507 ; Rise       ; clk_i                                                                                   ;
;  PADDR[17]          ; clk_i                                                                                   ; 4.144 ; 4.258 ; Rise       ; clk_i                                                                                   ;
;  PADDR[18]          ; clk_i                                                                                   ; 4.437 ; 4.563 ; Rise       ; clk_i                                                                                   ;
;  PADDR[19]          ; clk_i                                                                                   ; 3.979 ; 4.055 ; Rise       ; clk_i                                                                                   ;
;  PADDR[20]          ; clk_i                                                                                   ; 4.010 ; 4.095 ; Rise       ; clk_i                                                                                   ;
;  PADDR[21]          ; clk_i                                                                                   ; 4.119 ; 4.219 ; Rise       ; clk_i                                                                                   ;
;  PADDR[22]          ; clk_i                                                                                   ; 4.149 ; 4.245 ; Rise       ; clk_i                                                                                   ;
;  PADDR[23]          ; clk_i                                                                                   ; 4.461 ; 4.617 ; Rise       ; clk_i                                                                                   ;
;  PADDR[24]          ; clk_i                                                                                   ; 4.144 ; 4.236 ; Rise       ; clk_i                                                                                   ;
;  PADDR[25]          ; clk_i                                                                                   ; 4.409 ; 4.540 ; Rise       ; clk_i                                                                                   ;
;  PADDR[26]          ; clk_i                                                                                   ; 4.269 ; 4.376 ; Rise       ; clk_i                                                                                   ;
;  PADDR[27]          ; clk_i                                                                                   ; 4.376 ; 4.502 ; Rise       ; clk_i                                                                                   ;
;  PADDR[28]          ; clk_i                                                                                   ; 4.203 ; 4.296 ; Rise       ; clk_i                                                                                   ;
;  PADDR[29]          ; clk_i                                                                                   ; 5.060 ; 5.211 ; Rise       ; clk_i                                                                                   ;
;  PADDR[30]          ; clk_i                                                                                   ; 5.434 ; 5.616 ; Rise       ; clk_i                                                                                   ;
;  PADDR[31]          ; clk_i                                                                                   ; 4.134 ; 4.224 ; Rise       ; clk_i                                                                                   ;
; data_io_lcd_o[*]    ; clk_i                                                                                   ; 4.138 ; 4.232 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[0]   ; clk_i                                                                                   ; 5.654 ; 5.985 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[1]   ; clk_i                                                                                   ; 5.154 ; 5.422 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[2]   ; clk_i                                                                                   ; 5.140 ; 5.393 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[3]   ; clk_i                                                                                   ; 5.558 ; 5.859 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[4]   ; clk_i                                                                                   ; 5.776 ; 6.019 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[5]   ; clk_i                                                                                   ; 4.667 ; 4.836 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[6]   ; clk_i                                                                                   ; 5.279 ; 5.540 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[7]   ; clk_i                                                                                   ; 5.391 ; 5.667 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[8]   ; clk_i                                                                                   ; 4.876 ; 5.082 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[9]   ; clk_i                                                                                   ; 4.599 ; 4.764 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[10]  ; clk_i                                                                                   ; 5.132 ; 5.368 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[11]  ; clk_i                                                                                   ; 4.851 ; 5.063 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[12]  ; clk_i                                                                                   ; 4.683 ; 4.860 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[13]  ; clk_i                                                                                   ; 5.619 ; 5.851 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[14]  ; clk_i                                                                                   ; 4.440 ; 4.570 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[15]  ; clk_i                                                                                   ; 5.004 ; 5.228 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[16]  ; clk_i                                                                                   ; 5.763 ; 5.998 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[17]  ; clk_i                                                                                   ; 4.435 ; 4.567 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[18]  ; clk_i                                                                                   ; 5.012 ; 5.189 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[19]  ; clk_i                                                                                   ; 4.965 ; 5.160 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[20]  ; clk_i                                                                                   ; 4.498 ; 4.654 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[21]  ; clk_i                                                                                   ; 4.781 ; 4.958 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[22]  ; clk_i                                                                                   ; 5.004 ; 5.197 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[23]  ; clk_i                                                                                   ; 4.450 ; 4.579 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[24]  ; clk_i                                                                                   ; 4.533 ; 4.685 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[25]  ; clk_i                                                                                   ; 4.977 ; 5.152 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[26]  ; clk_i                                                                                   ; 4.444 ; 4.571 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[27]  ; clk_i                                                                                   ; 5.911 ; 6.171 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[28]  ; clk_i                                                                                   ; 4.138 ; 4.232 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[29]  ; clk_i                                                                                   ; 4.607 ; 4.764 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[30]  ; clk_i                                                                                   ; 4.457 ; 4.602 ; Rise       ; clk_i                                                                                   ;
;  data_io_lcd_o[31]  ; clk_i                                                                                   ; 6.454 ; 6.797 ; Rise       ; clk_i                                                                                   ;
; data_io_ledr_o[*]   ; clk_i                                                                                   ; 4.187 ; 4.293 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[0]  ; clk_i                                                                                   ; 4.478 ; 4.596 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[1]  ; clk_i                                                                                   ; 4.187 ; 4.293 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[3]  ; clk_i                                                                                   ; 5.345 ; 5.531 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[4]  ; clk_i                                                                                   ; 4.204 ; 4.303 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[5]  ; clk_i                                                                                   ; 5.707 ; 5.914 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[6]  ; clk_i                                                                                   ; 4.568 ; 4.718 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[7]  ; clk_i                                                                                   ; 4.477 ; 4.610 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[8]  ; clk_i                                                                                   ; 4.709 ; 4.861 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[9]  ; clk_i                                                                                   ; 4.499 ; 4.626 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[10] ; clk_i                                                                                   ; 4.802 ; 4.988 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[11] ; clk_i                                                                                   ; 4.489 ; 4.626 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[12] ; clk_i                                                                                   ; 4.732 ; 4.903 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[13] ; clk_i                                                                                   ; 4.809 ; 4.973 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[14] ; clk_i                                                                                   ; 4.578 ; 4.717 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[15] ; clk_i                                                                                   ; 4.946 ; 5.172 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[16] ; clk_i                                                                                   ; 4.753 ; 4.957 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[17] ; clk_i                                                                                   ; 4.472 ; 4.615 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[18] ; clk_i                                                                                   ; 4.458 ; 4.586 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[19] ; clk_i                                                                                   ; 4.457 ; 4.597 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[20] ; clk_i                                                                                   ; 4.726 ; 4.904 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[21] ; clk_i                                                                                   ; 4.329 ; 4.461 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[22] ; clk_i                                                                                   ; 4.479 ; 4.613 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[23] ; clk_i                                                                                   ; 4.531 ; 4.660 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[24] ; clk_i                                                                                   ; 4.353 ; 4.468 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[25] ; clk_i                                                                                   ; 4.745 ; 4.921 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[26] ; clk_i                                                                                   ; 5.050 ; 5.282 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[27] ; clk_i                                                                                   ; 4.295 ; 4.413 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[28] ; clk_i                                                                                   ; 4.505 ; 4.638 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[29] ; clk_i                                                                                   ; 4.824 ; 4.989 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[30] ; clk_i                                                                                   ; 4.785 ; 4.937 ; Rise       ; clk_i                                                                                   ;
;  data_io_ledr_o[31] ; clk_i                                                                                   ; 4.725 ; 4.888 ; Rise       ; clk_i                                                                                   ;
; data_out[*]         ; clk_i                                                                                   ; 4.407 ; 4.552 ; Rise       ; clk_i                                                                                   ;
;  data_out[0]        ; clk_i                                                                                   ; 4.911 ; 5.069 ; Rise       ; clk_i                                                                                   ;
;  data_out[1]        ; clk_i                                                                                   ; 4.842 ; 5.020 ; Rise       ; clk_i                                                                                   ;
;  data_out[2]        ; clk_i                                                                                   ; 4.459 ; 4.608 ; Rise       ; clk_i                                                                                   ;
;  data_out[3]        ; clk_i                                                                                   ; 4.466 ; 4.593 ; Rise       ; clk_i                                                                                   ;
;  data_out[4]        ; clk_i                                                                                   ; 4.645 ; 4.807 ; Rise       ; clk_i                                                                                   ;
;  data_out[5]        ; clk_i                                                                                   ; 4.638 ; 4.797 ; Rise       ; clk_i                                                                                   ;
;  data_out[6]        ; clk_i                                                                                   ; 5.148 ; 5.334 ; Rise       ; clk_i                                                                                   ;
;  data_out[7]        ; clk_i                                                                                   ; 4.407 ; 4.552 ; Rise       ; clk_i                                                                                   ;
;  data_out[8]        ; clk_i                                                                                   ; 5.120 ; 5.354 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; clk_i                                                                                   ; 4.330 ; 4.434 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[1]      ; clk_i                                                                                   ; 4.573 ; 4.755 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[2]      ; clk_i                                                                                   ; 4.730 ; 4.884 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[3]      ; clk_i                                                                                   ; 5.508 ; 5.709 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[4]      ; clk_i                                                                                   ; 4.660 ; 4.805 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[5]      ; clk_i                                                                                   ; 4.479 ; 4.606 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[6]      ; clk_i                                                                                   ; 4.695 ; 4.846 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[7]      ; clk_i                                                                                   ; 4.746 ; 4.904 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[8]      ; clk_i                                                                                   ; 5.763 ; 6.049 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[9]      ; clk_i                                                                                   ; 4.688 ; 4.847 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[10]     ; clk_i                                                                                   ; 4.793 ; 4.981 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[11]     ; clk_i                                                                                   ; 4.791 ; 4.965 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[12]     ; clk_i                                                                                   ; 4.856 ; 5.048 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[13]     ; clk_i                                                                                   ; 4.438 ; 4.572 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[14]     ; clk_i                                                                                   ; 4.442 ; 4.552 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[15]     ; clk_i                                                                                   ; 5.506 ; 5.763 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[16]     ; clk_i                                                                                   ; 5.545 ; 5.812 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[17]     ; clk_i                                                                                   ; 4.632 ; 4.787 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[18]     ; clk_i                                                                                   ; 5.144 ; 5.403 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[19]     ; clk_i                                                                                   ; 4.646 ; 4.798 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[20]     ; clk_i                                                                                   ; 5.230 ; 5.496 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[21]     ; clk_i                                                                                   ; 4.393 ; 4.501 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[22]     ; clk_i                                                                                   ; 4.858 ; 5.031 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[23]     ; clk_i                                                                                   ; 4.407 ; 4.526 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[24]     ; clk_i                                                                                   ; 4.817 ; 4.973 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[25]     ; clk_i                                                                                   ; 5.538 ; 5.798 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[26]     ; clk_i                                                                                   ; 4.477 ; 4.609 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[27]     ; clk_i                                                                                   ; 4.764 ; 4.943 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[28]     ; clk_i                                                                                   ; 4.677 ; 4.836 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[29]     ; clk_i                                                                                   ; 5.650 ; 5.867 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[30]     ; clk_i                                                                                   ; 4.593 ; 4.720 ; Rise       ; clk_i                                                                                   ;
;  pc_debug_o[31]     ; clk_i                                                                                   ; 4.330 ; 4.434 ; Rise       ; clk_i                                                                                   ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 2.948 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 2.948 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 3.135 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;       ; 3.135 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ;
+---------------------+-----------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Progagation Delay                                               ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 9.390  ; 9.402  ; 9.954  ; 9.957  ;
; data_input[9] ; data_out[1] ; 9.634  ; 9.628  ; 10.098 ; 10.124 ;
; data_input[9] ; data_out[2] ; 9.084  ; 9.070  ; 9.560  ; 9.589  ;
; data_input[9] ; data_out[3] ; 8.934  ; 8.989  ; 9.479  ; 9.421  ;
; data_input[9] ; data_out[4] ; 9.986  ; 10.077 ; 10.628 ; 10.562 ;
; data_input[9] ; data_out[5] ; 9.556  ; 9.637  ; 10.216 ; 10.127 ;
; data_input[9] ; data_out[6] ; 10.817 ; 10.812 ; 11.396 ; 11.414 ;
; data_input[9] ; data_out[7] ; 9.116  ; 9.098  ; 9.656  ; 9.741  ;
; data_input[9] ; data_out[8] ;        ; 7.291  ; 7.742  ;        ;
+---------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Progagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; data_input[9] ; data_out[0] ; 5.320 ; 5.422 ; 6.024 ; 6.119 ;
; data_input[9] ; data_out[1] ; 5.449 ; 5.591 ; 6.065 ; 6.226 ;
; data_input[9] ; data_out[2] ; 5.130 ; 5.233 ; 5.753 ; 5.880 ;
; data_input[9] ; data_out[3] ; 5.057 ; 5.168 ; 5.724 ; 5.778 ;
; data_input[9] ; data_out[4] ; 5.666 ; 5.832 ; 6.408 ; 6.494 ;
; data_input[9] ; data_out[5] ; 5.418 ; 5.570 ; 6.159 ; 6.223 ;
; data_input[9] ; data_out[6] ; 6.117 ; 6.286 ; 6.801 ; 6.993 ;
; data_input[9] ; data_out[7] ; 5.190 ; 5.255 ; 5.874 ; 5.978 ;
; data_input[9] ; data_out[8] ;       ; 4.179 ; 4.705 ;       ;
+---------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[17]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[18]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[19]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[20]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[21]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[22]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[23]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[24]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[25]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[26]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[27]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[28]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[29]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[30]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[31]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[22]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[23]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[24]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[25]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[26]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[27]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[28]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[29]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[30]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[31]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[16]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[17]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[18]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[19]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[20]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[21]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[22]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[23]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[24]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[25]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[26]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[27]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[28]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[29]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[30]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PADDR[31]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; data_input[9]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_ni              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UARTCLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[8]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; pc_debug_o[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; pc_debug_o[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PADDR[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PADDR[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PADDR[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PADDR[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.99e-09 V                   ; 2.53 V              ; -0.0412 V           ; 0.279 V                              ; 0.088 V                              ; 1.14e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.99e-09 V                  ; 2.53 V             ; -0.0412 V          ; 0.279 V                             ; 0.088 V                             ; 1.14e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.21e-09 V                   ; 2.38 V              ; -0.0507 V           ; 0.161 V                              ; 0.093 V                              ; 2.91e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.21e-09 V                  ; 2.38 V             ; -0.0507 V          ; 0.161 V                             ; 0.093 V                             ; 2.91e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PADDR[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PADDR[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PADDR[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PADDR[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.99e-07 V                   ; 2.39 V              ; -0.0291 V           ; 0.081 V                              ; 0.039 V                              ; 1.9e-10 s                   ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.99e-07 V                  ; 2.39 V             ; -0.0291 V          ; 0.081 V                             ; 0.039 V                             ; 1.9e-10 s                  ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.5e-07 V                    ; 2.35 V              ; -0.0159 V           ; 0.081 V                              ; 0.032 V                              ; 4.24e-10 s                  ; 3.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 8.5e-07 V                   ; 2.35 V             ; -0.0159 V          ; 0.081 V                             ; 0.032 V                             ; 4.24e-10 s                 ; 3.5e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; pc_debug_o[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; pc_debug_o[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HRDATA[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HRDATA[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PADDR[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PADDR[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PADDR[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PADDR[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PADDR[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0        ; 0        ; 8        ; 0        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 0        ; 0        ; 45       ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0        ; 0        ; 0        ; 8        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 8        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 0        ; 8        ; 0        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0        ; 0        ; 12       ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i                                                                                                               ; 12       ; 20       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; clk_i                                                                                                               ; 0        ; 6        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; clk_i                                                                                                               ; 1        ; 1        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i                                                                                                               ; 397      ; 781      ; 0        ; 0        ;
; clk_i                                                                                                               ; clk_i                                                                                                               ; 4413986  ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i                                                                                                               ; 35051    ; 34979    ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i                                                                                                               ; 33       ; 1        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; clk_i                                                                                                               ; 398      ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 28336    ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 560      ; 0        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK                                                                                                             ; 2        ; 10       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK                                                                                                             ; 14       ; 6        ; 0        ; 0        ;
; clk_i                                                                                                               ; UARTCLK                                                                                                             ; 1588     ; 0        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; UARTCLK                                                                                                             ; 3512     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0        ; 0        ; 8        ; 0        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; 0        ; 0        ; 45       ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0        ; 0        ; 0        ; 8        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 8        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 0        ; 8        ; 0        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0        ; 0        ; 12       ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i                                                                                                               ; 12       ; 20       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT  ; clk_i                                                                                                               ; 0        ; 6        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; clk_i                                                                                                               ; 1        ; 1        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i                                                                                                               ; 397      ; 781      ; 0        ; 0        ;
; clk_i                                                                                                               ; clk_i                                                                                                               ; 4413986  ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i                                                                                                               ; 35051    ; 34979    ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i                                                                                                               ; 33       ; 1        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; clk_i                                                                                                               ; 398      ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 28336    ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 560      ; 0        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK                                                                                                             ; 2        ; 10       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK                                                                                                             ; 14       ; 6        ; 0        ; 0        ;
; clk_i                                                                                                               ; UARTCLK                                                                                                             ; 1588     ; 0        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; UARTCLK                                                                                                             ; 3512     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                     ;
+---------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk_i                                                                           ; clk_i    ; 3401     ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i    ; 115      ; 115      ; 0        ; 0        ;
+---------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                      ;
+---------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; clk_i                                                                           ; clk_i    ; 3401     ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i    ; 115      ; 115      ; 0        ; 0        ;
+---------------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 3851  ; 3851 ;
; Unconstrained Output Ports      ; 144   ; 144  ;
; Unconstrained Output Port Paths ; 181   ; 181  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 01:15:16 2024
Info: Command: quartus_sta Thesis_Project -c Thesis_Project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 103 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_i clk_i
    Info (332105): create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]
    Info (332105): create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg
    Info (332105): create_clock -period 1.000 -name UARTCLK UARTCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.570
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.570    -19208.082 clk_i 
    Info (332119):    -6.884      -210.143 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):    -3.597       -19.071 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):    -2.792      -642.967 UARTCLK 
    Info (332119):    -2.496       -64.499 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -1.173        -8.926 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.495        -3.775 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.273        -2.143 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):    -0.106        -0.626 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
Info (332146): Worst-case hold slack is -0.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.959        -2.088 UARTCLK 
    Info (332119):    -0.647        -0.887 clk_i 
    Info (332119):    -0.451        -2.945 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.292        -2.046 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.047         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.156         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.251         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.935         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     1.998         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332146): Worst-case recovery slack is -4.162
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.162     -1166.486 clk_i 
Info (332146): Worst-case removal slack is 0.139
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.139         0.000 clk_i 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -3466.000 clk_i 
    Info (332119):    -3.000      -333.000 UARTCLK 
    Info (332119):     0.352         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.379         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.385         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.390         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.391         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.422         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     0.457         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.088    -16955.258 clk_i 
    Info (332119):    -6.076      -185.495 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):    -3.231       -17.160 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):    -2.432      -546.366 UARTCLK 
    Info (332119):    -2.171       -56.226 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -1.053        -7.929 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.389        -2.975 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.238        -1.864 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.002         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
Info (332146): Worst-case hold slack is -0.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.880        -1.802 UARTCLK 
    Info (332119):    -0.618        -0.750 clk_i 
    Info (332119):    -0.296        -1.736 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.259        -1.824 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.147         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.234         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.275         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.858         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     1.908         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332146): Worst-case recovery slack is -3.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.624      -999.647 clk_i 
Info (332146): Worst-case removal slack is 0.103
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.103         0.000 clk_i 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -3466.000 clk_i 
    Info (332119):    -3.000      -333.000 UARTCLK 
    Info (332119):     0.362         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.431         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):     0.432         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.433         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.435         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.436         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.443         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.208     -9750.708 clk_i 
    Info (332119):    -3.668      -110.241 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):    -1.812        -9.475 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
    Info (332119):    -1.202      -234.333 UARTCLK 
    Info (332119):    -0.940       -21.948 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -0.387        -1.782 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):    -0.082        -0.485 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.148         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.381         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
Info (332146): Worst-case hold slack is -0.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.580        -1.706 UARTCLK 
    Info (332119):    -0.525        -1.169 clk_i 
    Info (332119):    -0.208        -1.496 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):    -0.138        -0.720 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.038         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.111         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.185         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.516         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     1.303         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332146): Worst-case recovery slack is -2.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.061      -524.962 clk_i 
Info (332146): Worst-case removal slack is 0.036
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.036         0.000 clk_i 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -3522.892 clk_i 
    Info (332119):    -3.000      -339.208 UARTCLK 
    Info (332119):     0.314         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.351         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.363         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.365         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.394         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     0.457         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.476         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Tue Dec 03 01:15:25 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


