
display_board_oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e928  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001890  0800eab8  0800eab8  0001eab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010348  08010348  00030094  2**0
                  CONTENTS
  4 .ARM          00000008  08010348  08010348  00020348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010350  08010350  00030094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010350  08010350  00020350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010354  08010354  00020354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08010358  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005684  20000094  080103ec  00030094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005718  080103ec  00035718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032410  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000629d  00000000  00000000  000624d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022d8  00000000  00000000  00068778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000020c8  00000000  00000000  0006aa50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007f73  00000000  00000000  0006cb18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029ce4  00000000  00000000  00074a8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e173e  00000000  00000000  0009e76f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017fead  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000982c  00000000  00000000  0017ff00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800eaa0 	.word	0x0800eaa0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0800eaa0 	.word	0x0800eaa0

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2uiz>:
 8000a7c:	004a      	lsls	r2, r1, #1
 8000a7e:	d211      	bcs.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d211      	bcs.n	8000aaa <__aeabi_d2uiz+0x2e>
 8000a86:	d50d      	bpl.n	8000aa4 <__aeabi_d2uiz+0x28>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d40e      	bmi.n	8000ab0 <__aeabi_d2uiz+0x34>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d102      	bne.n	8000ab6 <__aeabi_d2uiz+0x3a>
 8000ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ab4:	4770      	bx	lr
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	4770      	bx	lr

08000abc <__aeabi_d2f>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac4:	bf24      	itt	cs
 8000ac6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ace:	d90d      	bls.n	8000aec <__aeabi_d2f+0x30>
 8000ad0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000adc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae4:	bf08      	it	eq
 8000ae6:	f020 0001 	biceq.w	r0, r0, #1
 8000aea:	4770      	bx	lr
 8000aec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af0:	d121      	bne.n	8000b36 <__aeabi_d2f+0x7a>
 8000af2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af6:	bfbc      	itt	lt
 8000af8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	4770      	bxlt	lr
 8000afe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b06:	f1c2 0218 	rsb	r2, r2, #24
 8000b0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b12:	fa20 f002 	lsr.w	r0, r0, r2
 8000b16:	bf18      	it	ne
 8000b18:	f040 0001 	orrne.w	r0, r0, #1
 8000b1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b28:	ea40 000c 	orr.w	r0, r0, ip
 8000b2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b34:	e7cc      	b.n	8000ad0 <__aeabi_d2f+0x14>
 8000b36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3a:	d107      	bne.n	8000b4c <__aeabi_d2f+0x90>
 8000b3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b40:	bf1e      	ittt	ne
 8000b42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b4a:	4770      	bxne	lr
 8000b4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b70:	f000 b96e 	b.w	8000e50 <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9d08      	ldr	r5, [sp, #32]
 8000b92:	4604      	mov	r4, r0
 8000b94:	468c      	mov	ip, r1
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	f040 8083 	bne.w	8000ca2 <__udivmoddi4+0x116>
 8000b9c:	428a      	cmp	r2, r1
 8000b9e:	4617      	mov	r7, r2
 8000ba0:	d947      	bls.n	8000c32 <__udivmoddi4+0xa6>
 8000ba2:	fab2 f282 	clz	r2, r2
 8000ba6:	b142      	cbz	r2, 8000bba <__udivmoddi4+0x2e>
 8000ba8:	f1c2 0020 	rsb	r0, r2, #32
 8000bac:	fa24 f000 	lsr.w	r0, r4, r0
 8000bb0:	4091      	lsls	r1, r2
 8000bb2:	4097      	lsls	r7, r2
 8000bb4:	ea40 0c01 	orr.w	ip, r0, r1
 8000bb8:	4094      	lsls	r4, r2
 8000bba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bbe:	0c23      	lsrs	r3, r4, #16
 8000bc0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bc4:	fa1f fe87 	uxth.w	lr, r7
 8000bc8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bcc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd0:	fb06 f10e 	mul.w	r1, r6, lr
 8000bd4:	4299      	cmp	r1, r3
 8000bd6:	d909      	bls.n	8000bec <__udivmoddi4+0x60>
 8000bd8:	18fb      	adds	r3, r7, r3
 8000bda:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000bde:	f080 8119 	bcs.w	8000e14 <__udivmoddi4+0x288>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 8116 	bls.w	8000e14 <__udivmoddi4+0x288>
 8000be8:	3e02      	subs	r6, #2
 8000bea:	443b      	add	r3, r7
 8000bec:	1a5b      	subs	r3, r3, r1
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x8c>
 8000c04:	193c      	adds	r4, r7, r4
 8000c06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c0a:	f080 8105 	bcs.w	8000e18 <__udivmoddi4+0x28c>
 8000c0e:	45a6      	cmp	lr, r4
 8000c10:	f240 8102 	bls.w	8000e18 <__udivmoddi4+0x28c>
 8000c14:	3802      	subs	r0, #2
 8000c16:	443c      	add	r4, r7
 8000c18:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c1c:	eba4 040e 	sub.w	r4, r4, lr
 8000c20:	2600      	movs	r6, #0
 8000c22:	b11d      	cbz	r5, 8000c2c <__udivmoddi4+0xa0>
 8000c24:	40d4      	lsrs	r4, r2
 8000c26:	2300      	movs	r3, #0
 8000c28:	e9c5 4300 	strd	r4, r3, [r5]
 8000c2c:	4631      	mov	r1, r6
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	b902      	cbnz	r2, 8000c36 <__udivmoddi4+0xaa>
 8000c34:	deff      	udf	#255	; 0xff
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d150      	bne.n	8000ce0 <__udivmoddi4+0x154>
 8000c3e:	1bcb      	subs	r3, r1, r7
 8000c40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c44:	fa1f f887 	uxth.w	r8, r7
 8000c48:	2601      	movs	r6, #1
 8000c4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4e:	0c21      	lsrs	r1, r4, #16
 8000c50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c58:	fb08 f30c 	mul.w	r3, r8, ip
 8000c5c:	428b      	cmp	r3, r1
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0xe4>
 8000c60:	1879      	adds	r1, r7, r1
 8000c62:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0xe2>
 8000c68:	428b      	cmp	r3, r1
 8000c6a:	f200 80e9 	bhi.w	8000e40 <__udivmoddi4+0x2b4>
 8000c6e:	4684      	mov	ip, r0
 8000c70:	1ac9      	subs	r1, r1, r3
 8000c72:	b2a3      	uxth	r3, r4
 8000c74:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c78:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c7c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x10c>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x10a>
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	f200 80d9 	bhi.w	8000e48 <__udivmoddi4+0x2bc>
 8000c96:	4618      	mov	r0, r3
 8000c98:	eba4 0408 	sub.w	r4, r4, r8
 8000c9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca0:	e7bf      	b.n	8000c22 <__udivmoddi4+0x96>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x12e>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80b1 	beq.w	8000e0e <__udivmoddi4+0x282>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x1cc>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0x140>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80b8 	bhi.w	8000e3c <__udivmoddi4+0x2b0>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0103 	sbc.w	r1, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	468c      	mov	ip, r1
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0a8      	beq.n	8000c2c <__udivmoddi4+0xa0>
 8000cda:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cde:	e7a5      	b.n	8000c2c <__udivmoddi4+0xa0>
 8000ce0:	f1c2 0320 	rsb	r3, r2, #32
 8000ce4:	fa20 f603 	lsr.w	r6, r0, r3
 8000ce8:	4097      	lsls	r7, r2
 8000cea:	fa01 f002 	lsl.w	r0, r1, r2
 8000cee:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf2:	40d9      	lsrs	r1, r3
 8000cf4:	4330      	orrs	r0, r6
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000cfc:	fa1f f887 	uxth.w	r8, r7
 8000d00:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d08:	fb06 f108 	mul.w	r1, r6, r8
 8000d0c:	4299      	cmp	r1, r3
 8000d0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x19c>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d1a:	f080 808d 	bcs.w	8000e38 <__udivmoddi4+0x2ac>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 808a 	bls.w	8000e38 <__udivmoddi4+0x2ac>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b281      	uxth	r1, r0
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d38:	fb00 f308 	mul.w	r3, r0, r8
 8000d3c:	428b      	cmp	r3, r1
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x1c4>
 8000d40:	1879      	adds	r1, r7, r1
 8000d42:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d46:	d273      	bcs.n	8000e30 <__udivmoddi4+0x2a4>
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d971      	bls.n	8000e30 <__udivmoddi4+0x2a4>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	4439      	add	r1, r7
 8000d50:	1acb      	subs	r3, r1, r3
 8000d52:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d56:	e778      	b.n	8000c4a <__udivmoddi4+0xbe>
 8000d58:	f1c6 0c20 	rsb	ip, r6, #32
 8000d5c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d60:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d64:	431c      	orrs	r4, r3
 8000d66:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d72:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d76:	431f      	orrs	r7, r3
 8000d78:	0c3b      	lsrs	r3, r7, #16
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fa1f f884 	uxth.w	r8, r4
 8000d82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d86:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d8a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d8e:	458a      	cmp	sl, r1
 8000d90:	fa02 f206 	lsl.w	r2, r2, r6
 8000d94:	fa00 f306 	lsl.w	r3, r0, r6
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x220>
 8000d9a:	1861      	adds	r1, r4, r1
 8000d9c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000da0:	d248      	bcs.n	8000e34 <__udivmoddi4+0x2a8>
 8000da2:	458a      	cmp	sl, r1
 8000da4:	d946      	bls.n	8000e34 <__udivmoddi4+0x2a8>
 8000da6:	f1a9 0902 	sub.w	r9, r9, #2
 8000daa:	4421      	add	r1, r4
 8000dac:	eba1 010a 	sub.w	r1, r1, sl
 8000db0:	b2bf      	uxth	r7, r7
 8000db2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dba:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dbe:	fb00 f808 	mul.w	r8, r0, r8
 8000dc2:	45b8      	cmp	r8, r7
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x24a>
 8000dc6:	19e7      	adds	r7, r4, r7
 8000dc8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000dcc:	d22e      	bcs.n	8000e2c <__udivmoddi4+0x2a0>
 8000dce:	45b8      	cmp	r8, r7
 8000dd0:	d92c      	bls.n	8000e2c <__udivmoddi4+0x2a0>
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	4427      	add	r7, r4
 8000dd6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dda:	eba7 0708 	sub.w	r7, r7, r8
 8000dde:	fba0 8902 	umull	r8, r9, r0, r2
 8000de2:	454f      	cmp	r7, r9
 8000de4:	46c6      	mov	lr, r8
 8000de6:	4649      	mov	r1, r9
 8000de8:	d31a      	bcc.n	8000e20 <__udivmoddi4+0x294>
 8000dea:	d017      	beq.n	8000e1c <__udivmoddi4+0x290>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x27a>
 8000dee:	ebb3 020e 	subs.w	r2, r3, lr
 8000df2:	eb67 0701 	sbc.w	r7, r7, r1
 8000df6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000dfa:	40f2      	lsrs	r2, r6
 8000dfc:	ea4c 0202 	orr.w	r2, ip, r2
 8000e00:	40f7      	lsrs	r7, r6
 8000e02:	e9c5 2700 	strd	r2, r7, [r5]
 8000e06:	2600      	movs	r6, #0
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	462e      	mov	r6, r5
 8000e10:	4628      	mov	r0, r5
 8000e12:	e70b      	b.n	8000c2c <__udivmoddi4+0xa0>
 8000e14:	4606      	mov	r6, r0
 8000e16:	e6e9      	b.n	8000bec <__udivmoddi4+0x60>
 8000e18:	4618      	mov	r0, r3
 8000e1a:	e6fd      	b.n	8000c18 <__udivmoddi4+0x8c>
 8000e1c:	4543      	cmp	r3, r8
 8000e1e:	d2e5      	bcs.n	8000dec <__udivmoddi4+0x260>
 8000e20:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e24:	eb69 0104 	sbc.w	r1, r9, r4
 8000e28:	3801      	subs	r0, #1
 8000e2a:	e7df      	b.n	8000dec <__udivmoddi4+0x260>
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	e7d2      	b.n	8000dd6 <__udivmoddi4+0x24a>
 8000e30:	4660      	mov	r0, ip
 8000e32:	e78d      	b.n	8000d50 <__udivmoddi4+0x1c4>
 8000e34:	4681      	mov	r9, r0
 8000e36:	e7b9      	b.n	8000dac <__udivmoddi4+0x220>
 8000e38:	4666      	mov	r6, ip
 8000e3a:	e775      	b.n	8000d28 <__udivmoddi4+0x19c>
 8000e3c:	4630      	mov	r0, r6
 8000e3e:	e74a      	b.n	8000cd6 <__udivmoddi4+0x14a>
 8000e40:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e44:	4439      	add	r1, r7
 8000e46:	e713      	b.n	8000c70 <__udivmoddi4+0xe4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	443c      	add	r4, r7
 8000e4c:	e724      	b.n	8000c98 <__udivmoddi4+0x10c>
 8000e4e:	bf00      	nop

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <servos>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void servos()
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
	while (1)
	  {
//		  PCA9685_SetServoAngle(0, 90);
		  for (uint8_t Angle = 0; Angle < 90; Angle++) {
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	71fb      	strb	r3, [r7, #7]
 8000e5e:	e00e      	b.n	8000e7e <servos+0x2a>
			  PCA9685_SetServoAngle(ActiveServo, Angle);
 8000e60:	4b1e      	ldr	r3, [pc, #120]	; (8000edc <servos+0x88>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	79fa      	ldrb	r2, [r7, #7]
 8000e66:	ee07 2a90 	vmov	s15, r2
 8000e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e6e:	eeb0 0a67 	vmov.f32	s0, s15
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 fd50 	bl	8001918 <PCA9685_SetServoAngle>
		  for (uint8_t Angle = 0; Angle < 90; Angle++) {
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	71fb      	strb	r3, [r7, #7]
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	2b59      	cmp	r3, #89	; 0x59
 8000e82:	d9ed      	bls.n	8000e60 <servos+0xc>
		    }
		  HAL_Delay(500);
 8000e84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e88:	f001 fb2e 	bl	80024e8 <HAL_Delay>
		  for (uint16_t Angle = 90; Angle > 0; Angle--) {
 8000e8c:	235a      	movs	r3, #90	; 0x5a
 8000e8e:	80bb      	strh	r3, [r7, #4]
 8000e90:	e00e      	b.n	8000eb0 <servos+0x5c>
			  PCA9685_SetServoAngle(ActiveServo, Angle);
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <servos+0x88>)
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	88ba      	ldrh	r2, [r7, #4]
 8000e98:	ee07 2a90 	vmov	s15, r2
 8000e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f000 fd37 	bl	8001918 <PCA9685_SetServoAngle>
		  for (uint16_t Angle = 90; Angle > 0; Angle--) {
 8000eaa:	88bb      	ldrh	r3, [r7, #4]
 8000eac:	3b01      	subs	r3, #1
 8000eae:	80bb      	strh	r3, [r7, #4]
 8000eb0:	88bb      	ldrh	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d1ed      	bne.n	8000e92 <servos+0x3e>
		  }
		  HAL_Delay(500);
 8000eb6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eba:	f001 fb15 	bl	80024e8 <HAL_Delay>
		  ActiveServo++;
 8000ebe:	4b07      	ldr	r3, [pc, #28]	; (8000edc <servos+0x88>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	4b05      	ldr	r3, [pc, #20]	; (8000edc <servos+0x88>)
 8000ec8:	701a      	strb	r2, [r3, #0]
		  if (ActiveServo >= SERVO_COUNT) ActiveServo = 0;
 8000eca:	4b04      	ldr	r3, [pc, #16]	; (8000edc <servos+0x88>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	d9c3      	bls.n	8000e5a <servos+0x6>
 8000ed2:	4b02      	ldr	r3, [pc, #8]	; (8000edc <servos+0x88>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	701a      	strb	r2, [r3, #0]
		  for (uint8_t Angle = 0; Angle < 90; Angle++) {
 8000ed8:	e7bf      	b.n	8000e5a <servos+0x6>
 8000eda:	bf00      	nop
 8000edc:	200000b0 	.word	0x200000b0

08000ee0 <faces>:
  }
  vTaskDelete(NULL);
}

void faces(void *parameters)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af02      	add	r7, sp, #8
 8000ee6:	6078      	str	r0, [r7, #4]
  int times = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
  while (1)
  {
    SSD1306_DrawBitmap(0, 0, face1, 128, 64, 1);
 8000eec:	2301      	movs	r3, #1
 8000eee:	9301      	str	r3, [sp, #4]
 8000ef0:	2340      	movs	r3, #64	; 0x40
 8000ef2:	9300      	str	r3, [sp, #0]
 8000ef4:	2380      	movs	r3, #128	; 0x80
 8000ef6:	4a35      	ldr	r2, [pc, #212]	; (8000fcc <faces+0xec>)
 8000ef8:	2100      	movs	r1, #0
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 fd7e 	bl	80019fc <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f00:	f000 fea8 	bl	8001c54 <SSD1306_UpdateScreen>
    HAL_Delay(times + 1000);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f001 faec 	bl	80024e8 <HAL_Delay>
    SSD1306_Clear();
 8000f10:	f000 ff46 	bl	8001da0 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face2, 128, 64, 1);
 8000f14:	2301      	movs	r3, #1
 8000f16:	9301      	str	r3, [sp, #4]
 8000f18:	2340      	movs	r3, #64	; 0x40
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	4a2c      	ldr	r2, [pc, #176]	; (8000fd0 <faces+0xf0>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	2000      	movs	r0, #0
 8000f24:	f000 fd6a 	bl	80019fc <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f28:	f000 fe94 	bl	8001c54 <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f001 fada 	bl	80024e8 <HAL_Delay>
    SSD1306_Clear();
 8000f34:	f000 ff34 	bl	8001da0 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face3, 128, 64, 1);
 8000f38:	2301      	movs	r3, #1
 8000f3a:	9301      	str	r3, [sp, #4]
 8000f3c:	2340      	movs	r3, #64	; 0x40
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	4a24      	ldr	r2, [pc, #144]	; (8000fd4 <faces+0xf4>)
 8000f44:	2100      	movs	r1, #0
 8000f46:	2000      	movs	r0, #0
 8000f48:	f000 fd58 	bl	80019fc <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f4c:	f000 fe82 	bl	8001c54 <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 fac8 	bl	80024e8 <HAL_Delay>
    SSD1306_Clear();
 8000f58:	f000 ff22 	bl	8001da0 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face4, 128, 64, 1);
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	9301      	str	r3, [sp, #4]
 8000f60:	2340      	movs	r3, #64	; 0x40
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	4a1c      	ldr	r2, [pc, #112]	; (8000fd8 <faces+0xf8>)
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f000 fd46 	bl	80019fc <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f70:	f000 fe70 	bl	8001c54 <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 fab6 	bl	80024e8 <HAL_Delay>
    SSD1306_Clear();
 8000f7c:	f000 ff10 	bl	8001da0 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face5, 128, 64, 1);
 8000f80:	2301      	movs	r3, #1
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	2340      	movs	r3, #64	; 0x40
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2380      	movs	r3, #128	; 0x80
 8000f8a:	4a14      	ldr	r2, [pc, #80]	; (8000fdc <faces+0xfc>)
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fd34 	bl	80019fc <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000f94:	f000 fe5e 	bl	8001c54 <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f001 faa4 	bl	80024e8 <HAL_Delay>
    SSD1306_Clear();
 8000fa0:	f000 fefe 	bl	8001da0 <SSD1306_Clear>

    SSD1306_DrawBitmap(0, 0, face6, 128, 64, 1);
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	2340      	movs	r3, #64	; 0x40
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	4a0c      	ldr	r2, [pc, #48]	; (8000fe0 <faces+0x100>)
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f000 fd22 	bl	80019fc <SSD1306_DrawBitmap>
    SSD1306_UpdateScreen();
 8000fb8:	f000 fe4c 	bl	8001c54 <SSD1306_UpdateScreen>
    HAL_Delay(times);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f001 fa92 	bl	80024e8 <HAL_Delay>
    SSD1306_Clear();
 8000fc4:	f000 feec 	bl	8001da0 <SSD1306_Clear>
    SSD1306_DrawBitmap(0, 0, face1, 128, 64, 1);
 8000fc8:	e790      	b.n	8000eec <faces+0xc>
 8000fca:	bf00      	nop
 8000fcc:	0800eb0c 	.word	0x0800eb0c
 8000fd0:	0800ef0c 	.word	0x0800ef0c
 8000fd4:	0800f30c 	.word	0x0800f30c
 8000fd8:	0800f70c 	.word	0x0800f70c
 8000fdc:	0800fb0c 	.word	0x0800fb0c
 8000fe0:	0800ff0c 	.word	0x0800ff0c

08000fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fea:	f001 fa3b 	bl	8002464 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fee:	f000 f84d 	bl	800108c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff2:	f000 f9b9 	bl	8001368 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ff6:	f000 f8cb 	bl	8001190 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000ffa:	f000 f925 	bl	8001248 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000ffe:	f000 f953 	bl	80012a8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001002:	f000 f987 	bl	8001314 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 8001006:	f000 f8f1 	bl	80011ec <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 800100a:	f000 fd5f 	bl	8001acc <SSD1306_Init>
  PCA9685_Init(&hi2c3);
 800100e:	4818      	ldr	r0, [pc, #96]	; (8001070 <main+0x8c>)
 8001010:	f000 fcde 	bl	80019d0 <PCA9685_Init>

  PCA9685_SetServoAngle(0, 0);
 8001014:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8001074 <main+0x90>
 8001018:	2000      	movs	r0, #0
 800101a:	f000 fc7d 	bl	8001918 <PCA9685_SetServoAngle>
  PCA9685_SetServoAngle(1, 0);
 800101e:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8001074 <main+0x90>
 8001022:	2001      	movs	r0, #1
 8001024:	f000 fc78 	bl	8001918 <PCA9685_SetServoAngle>
  PCA9685_SetServoAngle(2, 0);
 8001028:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8001074 <main+0x90>
 800102c:	2002      	movs	r0, #2
 800102e:	f000 fc73 	bl	8001918 <PCA9685_SetServoAngle>
  PCA9685_SetServoAngle(3, 0);
 8001032:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8001074 <main+0x90>
 8001036:	2003      	movs	r0, #3
 8001038:	f000 fc6e 	bl	8001918 <PCA9685_SetServoAngle>
//  PCA9685_SetServoAngle(10, 0);
//  PCA9685_SetServoAngle(11, 0);

  //
  xTaskHandle HT1,HT2;
  xTaskCreate(faces, "face_show", configMINIMAL_STACK_SIZE, 0, tskIDLE_PRIORITY, &HT1);
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	9301      	str	r3, [sp, #4]
 8001040:	2300      	movs	r3, #0
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2300      	movs	r3, #0
 8001046:	2280      	movs	r2, #128	; 0x80
 8001048:	490b      	ldr	r1, [pc, #44]	; (8001078 <main+0x94>)
 800104a:	480c      	ldr	r0, [pc, #48]	; (800107c <main+0x98>)
 800104c:	f00b fa65 	bl	800c51a <xTaskCreate>
//  xTaskCreate(servos, "debugging", configMINIMAL_STACK_SIZE, 0, tskIDLE_PRIORITY, &HT2);
  servos();
 8001050:	f7ff ff00 	bl	8000e54 <servos>
  //  vTaskStartScheduler();
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001054:	f00a f94e 	bl	800b2f4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001058:	4a09      	ldr	r2, [pc, #36]	; (8001080 <main+0x9c>)
 800105a:	2100      	movs	r1, #0
 800105c:	4809      	ldr	r0, [pc, #36]	; (8001084 <main+0xa0>)
 800105e:	f00a f993 	bl	800b388 <osThreadNew>
 8001062:	4603      	mov	r3, r0
 8001064:	4a08      	ldr	r2, [pc, #32]	; (8001088 <main+0xa4>)
 8001066:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001068:	f00a f968 	bl	800b33c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800106c:	e7fe      	b.n	800106c <main+0x88>
 800106e:	bf00      	nop
 8001070:	20004de0 	.word	0x20004de0
 8001074:	00000000 	.word	0x00000000
 8001078:	0800ead8 	.word	0x0800ead8
 800107c:	08000ee1 	.word	0x08000ee1
 8001080:	0801030c 	.word	0x0801030c
 8001084:	08001565 	.word	0x08001565
 8001088:	20004ddc 	.word	0x20004ddc

0800108c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b098      	sub	sp, #96	; 0x60
 8001090:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001092:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001096:	2230      	movs	r2, #48	; 0x30
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f00d fbb0 	bl	800e800 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a0:	f107 031c 	add.w	r3, r7, #28
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	4b31      	ldr	r3, [pc, #196]	; (8001188 <SystemClock_Config+0xfc>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	4a30      	ldr	r2, [pc, #192]	; (8001188 <SystemClock_Config+0xfc>)
 80010c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010cc:	6413      	str	r3, [r2, #64]	; 0x40
 80010ce:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <SystemClock_Config+0xfc>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	4b2b      	ldr	r3, [pc, #172]	; (800118c <SystemClock_Config+0x100>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a2a      	ldr	r2, [pc, #168]	; (800118c <SystemClock_Config+0x100>)
 80010e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	4b28      	ldr	r3, [pc, #160]	; (800118c <SystemClock_Config+0x100>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010f6:	2301      	movs	r3, #1
 80010f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010fe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001100:	2302      	movs	r3, #2
 8001102:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001104:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001108:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800110a:	2308      	movs	r3, #8
 800110c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800110e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001112:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001114:	2302      	movs	r3, #2
 8001116:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001118:	2307      	movs	r3, #7
 800111a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001120:	4618      	mov	r0, r3
 8001122:	f005 f9a1 	bl	8006468 <HAL_RCC_OscConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800112c:	f000 fa36 	bl	800159c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001130:	230f      	movs	r3, #15
 8001132:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001134:	2302      	movs	r3, #2
 8001136:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800113c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001142:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001146:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001148:	f107 031c 	add.w	r3, r7, #28
 800114c:	2105      	movs	r1, #5
 800114e:	4618      	mov	r0, r3
 8001150:	f005 fc02 	bl	8006958 <HAL_RCC_ClockConfig>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800115a:	f000 fa1f 	bl	800159c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800115e:	2301      	movs	r3, #1
 8001160:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001162:	23c0      	movs	r3, #192	; 0xc0
 8001164:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001166:	2302      	movs	r3, #2
 8001168:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	4618      	mov	r0, r3
 8001170:	f005 fe20 	bl	8006db4 <HAL_RCCEx_PeriphCLKConfig>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800117a:	f000 fa0f 	bl	800159c <Error_Handler>
  }
}
 800117e:	bf00      	nop
 8001180:	3760      	adds	r7, #96	; 0x60
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800
 800118c:	40007000 	.word	0x40007000

08001190 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001194:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <MX_I2C1_Init+0x50>)
 8001196:	4a13      	ldr	r2, [pc, #76]	; (80011e4 <MX_I2C1_Init+0x54>)
 8001198:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800119a:	4b11      	ldr	r3, [pc, #68]	; (80011e0 <MX_I2C1_Init+0x50>)
 800119c:	4a12      	ldr	r2, [pc, #72]	; (80011e8 <MX_I2C1_Init+0x58>)
 800119e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011a6:	4b0e      	ldr	r3, [pc, #56]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ac:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011b4:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011cc:	4804      	ldr	r0, [pc, #16]	; (80011e0 <MX_I2C1_Init+0x50>)
 80011ce:	f003 fa3d 	bl	800464c <HAL_I2C_Init>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011d8:	f000 f9e0 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20004e34 	.word	0x20004e34
 80011e4:	40005400 	.word	0x40005400
 80011e8:	00061a80 	.word	0x00061a80

080011ec <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80011f0:	4b12      	ldr	r3, [pc, #72]	; (800123c <MX_I2C3_Init+0x50>)
 80011f2:	4a13      	ldr	r2, [pc, #76]	; (8001240 <MX_I2C3_Init+0x54>)
 80011f4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <MX_I2C3_Init+0x50>)
 80011f8:	4a12      	ldr	r2, [pc, #72]	; (8001244 <MX_I2C3_Init+0x58>)
 80011fa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011fc:	4b0f      	ldr	r3, [pc, #60]	; (800123c <MX_I2C3_Init+0x50>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001202:	4b0e      	ldr	r3, [pc, #56]	; (800123c <MX_I2C3_Init+0x50>)
 8001204:	2200      	movs	r2, #0
 8001206:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001208:	4b0c      	ldr	r3, [pc, #48]	; (800123c <MX_I2C3_Init+0x50>)
 800120a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800120e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001210:	4b0a      	ldr	r3, [pc, #40]	; (800123c <MX_I2C3_Init+0x50>)
 8001212:	2200      	movs	r2, #0
 8001214:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <MX_I2C3_Init+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800121c:	4b07      	ldr	r3, [pc, #28]	; (800123c <MX_I2C3_Init+0x50>)
 800121e:	2200      	movs	r2, #0
 8001220:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <MX_I2C3_Init+0x50>)
 8001224:	2200      	movs	r2, #0
 8001226:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <MX_I2C3_Init+0x50>)
 800122a:	f003 fa0f 	bl	800464c <HAL_I2C_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001234:	f000 f9b2 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20004de0 	.word	0x20004de0
 8001240:	40005c00 	.word	0x40005c00
 8001244:	00061a80 	.word	0x00061a80

08001248 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800124c:	4b13      	ldr	r3, [pc, #76]	; (800129c <MX_I2S3_Init+0x54>)
 800124e:	4a14      	ldr	r2, [pc, #80]	; (80012a0 <MX_I2S3_Init+0x58>)
 8001250:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001252:	4b12      	ldr	r3, [pc, #72]	; (800129c <MX_I2S3_Init+0x54>)
 8001254:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001258:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800125a:	4b10      	ldr	r3, [pc, #64]	; (800129c <MX_I2S3_Init+0x54>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001260:	4b0e      	ldr	r3, [pc, #56]	; (800129c <MX_I2S3_Init+0x54>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001266:	4b0d      	ldr	r3, [pc, #52]	; (800129c <MX_I2S3_Init+0x54>)
 8001268:	f44f 7200 	mov.w	r2, #512	; 0x200
 800126c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <MX_I2S3_Init+0x54>)
 8001270:	4a0c      	ldr	r2, [pc, #48]	; (80012a4 <MX_I2S3_Init+0x5c>)
 8001272:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <MX_I2S3_Init+0x54>)
 8001276:	2200      	movs	r2, #0
 8001278:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <MX_I2S3_Init+0x54>)
 800127c:	2200      	movs	r2, #0
 800127e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <MX_I2S3_Init+0x54>)
 8001282:	2200      	movs	r2, #0
 8001284:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <MX_I2S3_Init+0x54>)
 8001288:	f004 fc4e 	bl	8005b28 <HAL_I2S_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001292:	f000 f983 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20004f24 	.word	0x20004f24
 80012a0:	40003c00 	.word	0x40003c00
 80012a4:	00017700 	.word	0x00017700

080012a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012ac:	4b17      	ldr	r3, [pc, #92]	; (800130c <MX_SPI1_Init+0x64>)
 80012ae:	4a18      	ldr	r2, [pc, #96]	; (8001310 <MX_SPI1_Init+0x68>)
 80012b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012b2:	4b16      	ldr	r3, [pc, #88]	; (800130c <MX_SPI1_Init+0x64>)
 80012b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ba:	4b14      	ldr	r3, [pc, #80]	; (800130c <MX_SPI1_Init+0x64>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <MX_SPI1_Init+0x64>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <MX_SPI1_Init+0x64>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <MX_SPI1_Init+0x64>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <MX_SPI1_Init+0x64>)
 80012d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012da:	4b0c      	ldr	r3, [pc, #48]	; (800130c <MX_SPI1_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <MX_SPI1_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <MX_SPI1_Init+0x64>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <MX_SPI1_Init+0x64>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <MX_SPI1_Init+0x64>)
 80012f4:	220a      	movs	r2, #10
 80012f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	; (800130c <MX_SPI1_Init+0x64>)
 80012fa:	f005 fe9b 	bl	8007034 <HAL_SPI_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001304:	f000 f94a 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20004e88 	.word	0x20004e88
 8001310:	40013000 	.word	0x40013000

08001314 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 800131a:	4a12      	ldr	r2, [pc, #72]	; (8001364 <MX_USART2_UART_Init+0x50>)
 800131c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 8001320:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001324:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 800132e:	2200      	movs	r2, #0
 8001330:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001332:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 8001334:	2200      	movs	r2, #0
 8001336:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001338:	4b09      	ldr	r3, [pc, #36]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 800133a:	220c      	movs	r2, #12
 800133c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 8001340:	2200      	movs	r2, #0
 8001342:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001344:	4b06      	ldr	r3, [pc, #24]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 8001346:	2200      	movs	r2, #0
 8001348:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800134a:	4805      	ldr	r0, [pc, #20]	; (8001360 <MX_USART2_UART_Init+0x4c>)
 800134c:	f006 f9a8 	bl	80076a0 <HAL_UART_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001356:	f000 f921 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20004ee0 	.word	0x20004ee0
 8001364:	40004400 	.word	0x40004400

08001368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08c      	sub	sp, #48	; 0x30
 800136c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136e:	f107 031c 	add.w	r3, r7, #28
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
 800137c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	61bb      	str	r3, [r7, #24]
 8001382:	4b71      	ldr	r3, [pc, #452]	; (8001548 <MX_GPIO_Init+0x1e0>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	4a70      	ldr	r2, [pc, #448]	; (8001548 <MX_GPIO_Init+0x1e0>)
 8001388:	f043 0310 	orr.w	r3, r3, #16
 800138c:	6313      	str	r3, [r2, #48]	; 0x30
 800138e:	4b6e      	ldr	r3, [pc, #440]	; (8001548 <MX_GPIO_Init+0x1e0>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	f003 0310 	and.w	r3, r3, #16
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	4b6a      	ldr	r3, [pc, #424]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a69      	ldr	r2, [pc, #420]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013a4:	f043 0304 	orr.w	r3, r3, #4
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b67      	ldr	r3, [pc, #412]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	613b      	str	r3, [r7, #16]
 80013ba:	4b63      	ldr	r3, [pc, #396]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	4a62      	ldr	r2, [pc, #392]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c4:	6313      	str	r3, [r2, #48]	; 0x30
 80013c6:	4b60      	ldr	r3, [pc, #384]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ce:	613b      	str	r3, [r7, #16]
 80013d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	4b5c      	ldr	r3, [pc, #368]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	4a5b      	ldr	r2, [pc, #364]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	6313      	str	r3, [r2, #48]	; 0x30
 80013e2:	4b59      	ldr	r3, [pc, #356]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	4b55      	ldr	r3, [pc, #340]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4a54      	ldr	r2, [pc, #336]	; (8001548 <MX_GPIO_Init+0x1e0>)
 80013f8:	f043 0302 	orr.w	r3, r3, #2
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4b52      	ldr	r3, [pc, #328]	; (8001548 <MX_GPIO_Init+0x1e0>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	4b4e      	ldr	r3, [pc, #312]	; (8001548 <MX_GPIO_Init+0x1e0>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a4d      	ldr	r2, [pc, #308]	; (8001548 <MX_GPIO_Init+0x1e0>)
 8001414:	f043 0308 	orr.w	r3, r3, #8
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b4b      	ldr	r3, [pc, #300]	; (8001548 <MX_GPIO_Init+0x1e0>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0308 	and.w	r3, r3, #8
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2108      	movs	r1, #8
 800142a:	4848      	ldr	r0, [pc, #288]	; (800154c <MX_GPIO_Init+0x1e4>)
 800142c:	f001 fb90 	bl	8002b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2101      	movs	r1, #1
 8001434:	4846      	ldr	r0, [pc, #280]	; (8001550 <MX_GPIO_Init+0x1e8>)
 8001436:	f001 fb8b 	bl	8002b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001440:	4844      	ldr	r0, [pc, #272]	; (8001554 <MX_GPIO_Init+0x1ec>)
 8001442:	f001 fb85 	bl	8002b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001446:	2308      	movs	r3, #8
 8001448:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	2301      	movs	r3, #1
 800144c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2300      	movs	r3, #0
 8001454:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001456:	f107 031c 	add.w	r3, r7, #28
 800145a:	4619      	mov	r1, r3
 800145c:	483b      	ldr	r0, [pc, #236]	; (800154c <MX_GPIO_Init+0x1e4>)
 800145e:	f001 f9db 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001462:	2301      	movs	r3, #1
 8001464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2300      	movs	r3, #0
 8001470:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001472:	f107 031c 	add.w	r3, r7, #28
 8001476:	4619      	mov	r1, r3
 8001478:	4835      	ldr	r0, [pc, #212]	; (8001550 <MX_GPIO_Init+0x1e8>)
 800147a:	f001 f9cd 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800147e:	2308      	movs	r3, #8
 8001480:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800148e:	2305      	movs	r3, #5
 8001490:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001492:	f107 031c 	add.w	r3, r7, #28
 8001496:	4619      	mov	r1, r3
 8001498:	482d      	ldr	r0, [pc, #180]	; (8001550 <MX_GPIO_Init+0x1e8>)
 800149a:	f001 f9bd 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800149e:	2301      	movs	r3, #1
 80014a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80014a2:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <MX_GPIO_Init+0x1f0>)
 80014a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014aa:	f107 031c 	add.w	r3, r7, #28
 80014ae:	4619      	mov	r1, r3
 80014b0:	482a      	ldr	r0, [pc, #168]	; (800155c <MX_GPIO_Init+0x1f4>)
 80014b2:	f001 f9b1 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80014b6:	2304      	movs	r3, #4
 80014b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ba:	2300      	movs	r3, #0
 80014bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80014c2:	f107 031c 	add.w	r3, r7, #28
 80014c6:	4619      	mov	r1, r3
 80014c8:	4825      	ldr	r0, [pc, #148]	; (8001560 <MX_GPIO_Init+0x1f8>)
 80014ca:	f001 f9a5 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80014ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d4:	2302      	movs	r3, #2
 80014d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014dc:	2300      	movs	r3, #0
 80014de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014e0:	2305      	movs	r3, #5
 80014e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	4619      	mov	r1, r3
 80014ea:	481d      	ldr	r0, [pc, #116]	; (8001560 <MX_GPIO_Init+0x1f8>)
 80014ec:	f001 f994 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 80014f0:	f24f 0310 	movw	r3, #61456	; 0xf010
 80014f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001502:	f107 031c 	add.w	r3, r7, #28
 8001506:	4619      	mov	r1, r3
 8001508:	4812      	ldr	r0, [pc, #72]	; (8001554 <MX_GPIO_Init+0x1ec>)
 800150a:	f001 f985 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800150e:	2320      	movs	r3, #32
 8001510:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800151a:	f107 031c 	add.w	r3, r7, #28
 800151e:	4619      	mov	r1, r3
 8001520:	480c      	ldr	r0, [pc, #48]	; (8001554 <MX_GPIO_Init+0x1ec>)
 8001522:	f001 f979 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001526:	2302      	movs	r3, #2
 8001528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800152a:	4b0b      	ldr	r3, [pc, #44]	; (8001558 <MX_GPIO_Init+0x1f0>)
 800152c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 031c 	add.w	r3, r7, #28
 8001536:	4619      	mov	r1, r3
 8001538:	4804      	ldr	r0, [pc, #16]	; (800154c <MX_GPIO_Init+0x1e4>)
 800153a:	f001 f96d 	bl	8002818 <HAL_GPIO_Init>
}
 800153e:	bf00      	nop
 8001540:	3730      	adds	r7, #48	; 0x30
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40023800 	.word	0x40023800
 800154c:	40021000 	.word	0x40021000
 8001550:	40020800 	.word	0x40020800
 8001554:	40020c00 	.word	0x40020c00
 8001558:	10120000 	.word	0x10120000
 800155c:	40020000 	.word	0x40020000
 8001560:	40020400 	.word	0x40020400

08001564 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 800156c:	f00c fdfe 	bl	800e16c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001570:	2001      	movs	r0, #1
 8001572:	f009 ff9b 	bl	800b4ac <osDelay>
 8001576:	e7fb      	b.n	8001570 <StartDefaultTask+0xc>

08001578 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a04      	ldr	r2, [pc, #16]	; (8001598 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d101      	bne.n	800158e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800158a:	f000 ff8d 	bl	80024a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40001000 	.word	0x40001000

0800159c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a0:	b672      	cpsid	i
}
 80015a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <Error_Handler+0x8>
	...

080015a8 <PCA9685_SetBit>:
#include "main.h"

I2C_HandleTypeDef *pca9685_i2c;

PCA9685_STATUS PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af04      	add	r7, sp, #16
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
 80015b2:	460b      	mov	r3, r1
 80015b4:	71bb      	strb	r3, [r7, #6]
 80015b6:	4613      	mov	r3, r2
 80015b8:	717b      	strb	r3, [r7, #5]
	uint8_t tmp;
	if(Value) Value = 1;
 80015ba:	797b      	ldrb	r3, [r7, #5]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <PCA9685_SetBit+0x1c>
 80015c0:	2301      	movs	r3, #1
 80015c2:	717b      	strb	r3, [r7, #5]

	if(HAL_OK != HAL_I2C_Mem_Read(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 80015c4:	4b24      	ldr	r3, [pc, #144]	; (8001658 <PCA9685_SetBit+0xb0>)
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	230a      	movs	r3, #10
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	2301      	movs	r3, #1
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	f107 030f 	add.w	r3, r7, #15
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2301      	movs	r3, #1
 80015dc:	2180      	movs	r1, #128	; 0x80
 80015de:	f003 fb71 	bl	8004cc4 <HAL_I2C_Mem_Read>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <PCA9685_SetBit+0x44>
	{
		return PCA9685_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e031      	b.n	8001650 <PCA9685_SetBit+0xa8>
	}
	tmp &= ~((1<<PCA9685_MODE1_RESTART_BIT)|(1<<Bit));
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	2201      	movs	r2, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015fa:	b25b      	sxtb	r3, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	b25a      	sxtb	r2, r3
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	b25b      	sxtb	r3, r3
 8001604:	4013      	ands	r3, r2
 8001606:	b25b      	sxtb	r3, r3
 8001608:	b2db      	uxtb	r3, r3
 800160a:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&1)<<Bit;
 800160c:	797b      	ldrb	r3, [r7, #5]
 800160e:	f003 0201 	and.w	r2, r3, #1
 8001612:	79bb      	ldrb	r3, [r7, #6]
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	b25a      	sxtb	r2, r3
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	b25b      	sxtb	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b25b      	sxtb	r3, r3
 8001622:	b2db      	uxtb	r3, r3
 8001624:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <PCA9685_SetBit+0xb0>)
 8001628:	6818      	ldr	r0, [r3, #0]
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	b29a      	uxth	r2, r3
 800162e:	230a      	movs	r3, #10
 8001630:	9302      	str	r3, [sp, #8]
 8001632:	2301      	movs	r3, #1
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	f107 030f 	add.w	r3, r7, #15
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	2301      	movs	r3, #1
 800163e:	2180      	movs	r1, #128	; 0x80
 8001640:	f003 fa46 	bl	8004ad0 <HAL_I2C_Mem_Write>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <PCA9685_SetBit+0xa6>
	{
		return PCA9685_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e000      	b.n	8001650 <PCA9685_SetBit+0xa8>
	}

	return PCA9685_OK;
 800164e:	2300      	movs	r3, #0
}
 8001650:	4618      	mov	r0, r3
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20004f6c 	.word	0x20004f6c

0800165c <PCA9685_SoftwareReset>:

PCA9685_STATUS PCA9685_SoftwareReset(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af02      	add	r7, sp, #8
	uint8_t cmd = 0x6;
 8001662:	2306      	movs	r3, #6
 8001664:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(pca9685_i2c, 0x00, &cmd, 1, 10))
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <PCA9685_SoftwareReset+0x30>)
 8001668:	6818      	ldr	r0, [r3, #0]
 800166a:	1dfa      	adds	r2, r7, #7
 800166c:	230a      	movs	r3, #10
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2301      	movs	r3, #1
 8001672:	2100      	movs	r1, #0
 8001674:	f003 f92e 	bl	80048d4 <HAL_I2C_Master_Transmit>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <PCA9685_SoftwareReset+0x26>
	{
		return PCA9685_OK;
 800167e:	2300      	movs	r3, #0
 8001680:	e000      	b.n	8001684 <PCA9685_SoftwareReset+0x28>
	}
	return PCA9685_ERROR;
 8001682:	2301      	movs	r3, #1
}
 8001684:	4618      	mov	r0, r3
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20004f6c 	.word	0x20004f6c

08001690 <PCA9685_SleepMode>:

PCA9685_STATUS PCA9685_SleepMode(uint8_t Enable)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, Enable);
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	461a      	mov	r2, r3
 800169e:	2104      	movs	r1, #4
 80016a0:	2000      	movs	r0, #0
 80016a2:	f7ff ff81 	bl	80015a8 <PCA9685_SetBit>
 80016a6:	4603      	mov	r3, r0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <PCA9685_RestartMode>:

PCA9685_STATUS PCA9685_RestartMode(uint8_t Enable)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, Enable);
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	461a      	mov	r2, r3
 80016be:	2107      	movs	r1, #7
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff ff71 	bl	80015a8 <PCA9685_SetBit>
 80016c6:	4603      	mov	r3, r0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <PCA9685_AutoIncrement>:

PCA9685_STATUS PCA9685_AutoIncrement(uint8_t Enable)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, Enable);
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	461a      	mov	r2, r3
 80016de:	2105      	movs	r1, #5
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ff61 	bl	80015a8 <PCA9685_SetBit>
 80016e6:	4603      	mov	r3, r0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <PCA9685_SetPwmFrequency>:

//
//	Frequency - Hz value
//
PCA9685_STATUS PCA9685_SetPwmFrequency(uint16_t Frequency)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af04      	add	r7, sp, #16
 80016f6:	4603      	mov	r3, r0
 80016f8:	80fb      	strh	r3, [r7, #6]
	float PrescalerVal;
	uint8_t Prescale;

	if(Frequency >= 1526)
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	f240 52f5 	movw	r2, #1525	; 0x5f5
 8001700:	4293      	cmp	r3, r2
 8001702:	d902      	bls.n	800170a <PCA9685_SetPwmFrequency+0x1a>
	{
		Prescale = 0x03;
 8001704:	2303      	movs	r3, #3
 8001706:	72fb      	strb	r3, [r7, #11]
 8001708:	e046      	b.n	8001798 <PCA9685_SetPwmFrequency+0xa8>
	}
	else if(Frequency <= 24)
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	2b18      	cmp	r3, #24
 800170e:	d802      	bhi.n	8001716 <PCA9685_SetPwmFrequency+0x26>
	{
		Prescale = 0xFF;
 8001710:	23ff      	movs	r3, #255	; 0xff
 8001712:	72fb      	strb	r3, [r7, #11]
 8001714:	e040      	b.n	8001798 <PCA9685_SetPwmFrequency+0xa8>
	}
	else
	{
		PrescalerVal = (25000000 / (4096.0 * (float)Frequency)) - 1;
 8001716:	88fb      	ldrh	r3, [r7, #6]
 8001718:	ee07 3a90 	vmov	s15, r3
 800171c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001720:	ee17 0a90 	vmov	r0, s15
 8001724:	f7fe feb8 	bl	8000498 <__aeabi_f2d>
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	4b2a      	ldr	r3, [pc, #168]	; (80017d8 <PCA9685_SetPwmFrequency+0xe8>)
 800172e:	f7fe ff0b 	bl	8000548 <__aeabi_dmul>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	a126      	add	r1, pc, #152	; (adr r1, 80017d0 <PCA9685_SetPwmFrequency+0xe0>)
 8001738:	e9d1 0100 	ldrd	r0, r1, [r1]
 800173c:	f7ff f82e 	bl	800079c <__aeabi_ddiv>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	4b23      	ldr	r3, [pc, #140]	; (80017dc <PCA9685_SetPwmFrequency+0xec>)
 800174e:	f7fe fd43 	bl	80001d8 <__aeabi_dsub>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff f9af 	bl	8000abc <__aeabi_d2f>
 800175e:	4603      	mov	r3, r0
 8001760:	60fb      	str	r3, [r7, #12]
		Prescale = floor(PrescalerVal + 0.5);
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f7fe fe98 	bl	8000498 <__aeabi_f2d>
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	4b1c      	ldr	r3, [pc, #112]	; (80017e0 <PCA9685_SetPwmFrequency+0xf0>)
 800176e:	f7fe fd35 	bl	80001dc <__adddf3>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	ec43 2b17 	vmov	d7, r2, r3
 800177a:	eeb0 0a47 	vmov.f32	s0, s14
 800177e:	eef0 0a67 	vmov.f32	s1, s15
 8001782:	f00d f90d 	bl	800e9a0 <floor>
 8001786:	ec53 2b10 	vmov	r2, r3, d0
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	f7ff f975 	bl	8000a7c <__aeabi_d2uiz>
 8001792:	4603      	mov	r3, r0
 8001794:	b2db      	uxtb	r3, r3
 8001796:	72fb      	strb	r3, [r7, #11]
	}

	//
	//	To change the frequency, PCA9685 have to be in Sleep mode.
	//
	PCA9685_SleepMode(1);
 8001798:	2001      	movs	r0, #1
 800179a:	f7ff ff79 	bl	8001690 <PCA9685_SleepMode>
	HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, PCA9685_PRESCALE, 1, &Prescale, 1, 10); // Write Prescale value
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <PCA9685_SetPwmFrequency+0xf4>)
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	230a      	movs	r3, #10
 80017a4:	9302      	str	r3, [sp, #8]
 80017a6:	2301      	movs	r3, #1
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	f107 030b 	add.w	r3, r7, #11
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2301      	movs	r3, #1
 80017b2:	22fe      	movs	r2, #254	; 0xfe
 80017b4:	2180      	movs	r1, #128	; 0x80
 80017b6:	f003 f98b 	bl	8004ad0 <HAL_I2C_Mem_Write>
	PCA9685_SleepMode(0);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff ff68 	bl	8001690 <PCA9685_SleepMode>
	PCA9685_RestartMode(1);
 80017c0:	2001      	movs	r0, #1
 80017c2:	f7ff ff75 	bl	80016b0 <PCA9685_RestartMode>
	return PCA9685_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	00000000 	.word	0x00000000
 80017d4:	4177d784 	.word	0x4177d784
 80017d8:	40b00000 	.word	0x40b00000
 80017dc:	3ff00000 	.word	0x3ff00000
 80017e0:	3fe00000 	.word	0x3fe00000
 80017e4:	20004f6c 	.word	0x20004f6c

080017e8 <PCA9685_SetPwm>:

PCA9685_STATUS PCA9685_SetPwm(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b088      	sub	sp, #32
 80017ec:	af04      	add	r7, sp, #16
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
 80017f2:	460b      	mov	r3, r1
 80017f4:	80bb      	strh	r3, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	807b      	strh	r3, [r7, #2]
	uint8_t RegisterAddress;
	uint8_t Message[4];

	RegisterAddress = PCA9685_LED0_ON_L + (4 * Channel);
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	3306      	adds	r3, #6
 8001802:	73fb      	strb	r3, [r7, #15]
	Message[0] = OnTime & 0xFF;
 8001804:	88bb      	ldrh	r3, [r7, #4]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	723b      	strb	r3, [r7, #8]
	Message[1] = OnTime>>8;
 800180a:	88bb      	ldrh	r3, [r7, #4]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	b29b      	uxth	r3, r3
 8001810:	b2db      	uxtb	r3, r3
 8001812:	727b      	strb	r3, [r7, #9]
	Message[2] = OffTime & 0xFF;
 8001814:	887b      	ldrh	r3, [r7, #2]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	72bb      	strb	r3, [r7, #10]
	Message[3] = OffTime>>8;
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	b29b      	uxth	r3, r3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	72fb      	strb	r3, [r7, #11]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, RegisterAddress, 1, Message, 4, 10))
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <PCA9685_SetPwm+0x70>)
 8001826:	6818      	ldr	r0, [r3, #0]
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	b29a      	uxth	r2, r3
 800182c:	230a      	movs	r3, #10
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	2304      	movs	r3, #4
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	2301      	movs	r3, #1
 800183c:	2180      	movs	r1, #128	; 0x80
 800183e:	f003 f947 	bl	8004ad0 <HAL_I2C_Mem_Write>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <PCA9685_SetPwm+0x64>
	{
		return PCA9685_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e000      	b.n	800184e <PCA9685_SetPwm+0x66>
	}

	return PCA9685_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20004f6c 	.word	0x20004f6c

0800185c <PCA9685_SetPin>:

PCA9685_STATUS PCA9685_SetPin(uint8_t Channel, uint16_t Value, uint8_t Invert)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
 8001866:	460b      	mov	r3, r1
 8001868:	80bb      	strh	r3, [r7, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	71bb      	strb	r3, [r7, #6]
  if(Value > 4095) Value = 4095;
 800186e:	88bb      	ldrh	r3, [r7, #4]
 8001870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001874:	d302      	bcc.n	800187c <PCA9685_SetPin+0x20>
 8001876:	f640 73ff 	movw	r3, #4095	; 0xfff
 800187a:	80bb      	strh	r3, [r7, #4]

  if (Invert) {
 800187c:	79bb      	ldrb	r3, [r7, #6]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d025      	beq.n	80018ce <PCA9685_SetPin+0x72>
    if (Value == 0) {
 8001882:	88bb      	ldrh	r3, [r7, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d108      	bne.n	800189a <PCA9685_SetPin+0x3e>
      // Special value for signal fully on.
      return PCA9685_SetPwm(Channel, 4096, 0);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2200      	movs	r2, #0
 800188c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ffa9 	bl	80017e8 <PCA9685_SetPwm>
 8001896:	4603      	mov	r3, r0
 8001898:	e03a      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 4095) {
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d108      	bne.n	80018b6 <PCA9685_SetPin+0x5a>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018aa:	2100      	movs	r1, #0
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff9b 	bl	80017e8 <PCA9685_SetPwm>
 80018b2:	4603      	mov	r3, r0
 80018b4:	e02c      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, 4095-Value);
 80018b6:	88bb      	ldrh	r3, [r7, #4]
 80018b8:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80018bc:	330f      	adds	r3, #15
 80018be:	b29a      	uxth	r2, r3
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff8f 	bl	80017e8 <PCA9685_SetPwm>
 80018ca:	4603      	mov	r3, r0
 80018cc:	e020      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
  }
  else {
    if (Value == 4095) {
 80018ce:	88bb      	ldrh	r3, [r7, #4]
 80018d0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d108      	bne.n	80018ea <PCA9685_SetPin+0x8e>
      // Special value for signal fully on.
    	return PCA9685_SetPwm(Channel, 4096, 0);
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff81 	bl	80017e8 <PCA9685_SetPwm>
 80018e6:	4603      	mov	r3, r0
 80018e8:	e012      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 0) {
 80018ea:	88bb      	ldrh	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d108      	bne.n	8001902 <PCA9685_SetPin+0xa6>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018f6:	2100      	movs	r1, #0
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff75 	bl	80017e8 <PCA9685_SetPwm>
 80018fe:	4603      	mov	r3, r0
 8001900:	e006      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, Value);
 8001902:	88ba      	ldrh	r2, [r7, #4]
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff6d 	bl	80017e8 <PCA9685_SetPwm>
 800190e:	4603      	mov	r3, r0
    }
  }
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <PCA9685_SetServoAngle>:

#ifdef PCA9685_SERVO_MODE
PCA9685_STATUS PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	ed87 0a00 	vstr	s0, [r7]
 8001924:	71fb      	strb	r3, [r7, #7]
	float Value;
	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 8001926:	edd7 7a00 	vldr	s15, [r7]
 800192a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d502      	bpl.n	800193a <PCA9685_SetServoAngle+0x22>
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	603b      	str	r3, [r7, #0]
	if(Angle > MAX_ANGLE) Angle = MAX_ANGLE;
 800193a:	edd7 7a00 	vldr	s15, [r7]
 800193e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80019c0 <PCA9685_SetServoAngle+0xa8>
 8001942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194a:	dd01      	ble.n	8001950 <PCA9685_SetServoAngle+0x38>
 800194c:	4b1d      	ldr	r3, [pc, #116]	; (80019c4 <PCA9685_SetServoAngle+0xac>)
 800194e:	603b      	str	r3, [r7, #0]

	Value = (Angle - MIN_ANGLE) * ((float)SERVO_MAX - (float)SERVO_MIN) / (MAX_ANGLE - MIN_ANGLE) + (float)SERVO_MIN;
 8001950:	6838      	ldr	r0, [r7, #0]
 8001952:	f7fe fda1 	bl	8000498 <__aeabi_f2d>
 8001956:	a318      	add	r3, pc, #96	; (adr r3, 80019b8 <PCA9685_SetServoAngle+0xa0>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7fe fdf4 	bl	8000548 <__aeabi_dmul>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	4b16      	ldr	r3, [pc, #88]	; (80019c8 <PCA9685_SetServoAngle+0xb0>)
 800196e:	f7fe ff15 	bl	800079c <__aeabi_ddiv>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <PCA9685_SetServoAngle+0xb4>)
 8001980:	f7fe fc2c 	bl	80001dc <__adddf3>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	f7ff f896 	bl	8000abc <__aeabi_d2f>
 8001990:	4603      	mov	r3, r0
 8001992:	60fb      	str	r3, [r7, #12]

	return PCA9685_SetPin(Channel, (uint16_t)Value, 0);
 8001994:	edd7 7a03 	vldr	s15, [r7, #12]
 8001998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800199c:	ee17 3a90 	vmov	r3, s15
 80019a0:	b299      	uxth	r1, r3
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2200      	movs	r2, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ff58 	bl	800185c <PCA9685_SetPin>
 80019ac:	4603      	mov	r3, r0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	00000000 	.word	0x00000000
 80019bc:	40786000 	.word	0x40786000
 80019c0:	43340000 	.word	0x43340000
 80019c4:	43340000 	.word	0x43340000
 80019c8:	40668000 	.word	0x40668000
 80019cc:	405b8000 	.word	0x405b8000

080019d0 <PCA9685_Init>:
#endif

PCA9685_STATUS PCA9685_Init(I2C_HandleTypeDef *hi2c)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
	pca9685_i2c = hi2c;
 80019d8:	4a07      	ldr	r2, [pc, #28]	; (80019f8 <PCA9685_Init+0x28>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6013      	str	r3, [r2, #0]

	PCA9685_SoftwareReset();
 80019de:	f7ff fe3d 	bl	800165c <PCA9685_SoftwareReset>
#ifdef PCA9685_SERVO_MODE
	PCA9685_SetPwmFrequency(48);
 80019e2:	2030      	movs	r0, #48	; 0x30
 80019e4:	f7ff fe84 	bl	80016f0 <PCA9685_SetPwmFrequency>
#else
	PCA9685_SetPwmFrequency(1000);
#endif
	PCA9685_AutoIncrement(1);
 80019e8:	2001      	movs	r0, #1
 80019ea:	f7ff fe71 	bl	80016d0 <PCA9685_AutoIncrement>

	return PCA9685_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20004f6c 	.word	0x20004f6c

080019fc <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60ba      	str	r2, [r7, #8]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4603      	mov	r3, r0
 8001a08:	81fb      	strh	r3, [r7, #14]
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	81bb      	strh	r3, [r7, #12]
 8001a0e:	4613      	mov	r3, r2
 8001a10:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	3307      	adds	r3, #7
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	da00      	bge.n	8001a1e <SSD1306_DrawBitmap+0x22>
 8001a1c:	3307      	adds	r3, #7
 8001a1e:	10db      	asrs	r3, r3, #3
 8001a20:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8001a26:	2300      	movs	r3, #0
 8001a28:	82bb      	strh	r3, [r7, #20]
 8001a2a:	e044      	b.n	8001ab6 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	827b      	strh	r3, [r7, #18]
 8001a30:	e02f      	b.n	8001a92 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8001a32:	8a7b      	ldrh	r3, [r7, #18]
 8001a34:	f003 0307 	and.w	r3, r3, #7
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d003      	beq.n	8001a44 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8001a3c:	7dfb      	ldrb	r3, [r7, #23]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	75fb      	strb	r3, [r7, #23]
 8001a42:	e012      	b.n	8001a6a <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001a44:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a48:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001a4c:	fb02 f203 	mul.w	r2, r2, r3
 8001a50:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	da00      	bge.n	8001a5a <SSD1306_DrawBitmap+0x5e>
 8001a58:	3307      	adds	r3, #7
 8001a5a:	10db      	asrs	r3, r3, #3
 8001a5c:	b21b      	sxth	r3, r3
 8001a5e:	4413      	add	r3, r2
 8001a60:	461a      	mov	r2, r3
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	4413      	add	r3, r2
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8001a6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	da09      	bge.n	8001a86 <SSD1306_DrawBitmap+0x8a>
 8001a72:	89fa      	ldrh	r2, [r7, #14]
 8001a74:	8a7b      	ldrh	r3, [r7, #18]
 8001a76:	4413      	add	r3, r2
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	89b9      	ldrh	r1, [r7, #12]
 8001a7c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001a7e:	b2d2      	uxtb	r2, r2
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 f92d 	bl	8001ce0 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8001a86:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	827b      	strh	r3, [r7, #18]
 8001a92:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001a96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	dbc9      	blt.n	8001a32 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8001a9e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	82bb      	strh	r3, [r7, #20]
 8001aaa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	81bb      	strh	r3, [r7, #12]
 8001ab6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001aba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	dbb4      	blt.n	8001a2c <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8001ac2:	bf00      	nop
 8001ac4:	bf00      	nop
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001ad2:	f000 f96f 	bl	8001db4 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001ad6:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001ada:	2201      	movs	r2, #1
 8001adc:	2178      	movs	r1, #120	; 0x78
 8001ade:	485b      	ldr	r0, [pc, #364]	; (8001c4c <SSD1306_Init+0x180>)
 8001ae0:	f003 fb16 	bl	8005110 <HAL_I2C_IsDeviceReady>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e0a9      	b.n	8001c42 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001aee:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001af2:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001af4:	e002      	b.n	8001afc <SSD1306_Init+0x30>
		p--;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1f9      	bne.n	8001af6 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001b02:	22ae      	movs	r2, #174	; 0xae
 8001b04:	2100      	movs	r1, #0
 8001b06:	2078      	movs	r0, #120	; 0x78
 8001b08:	f000 f9b2 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001b0c:	2220      	movs	r2, #32
 8001b0e:	2100      	movs	r1, #0
 8001b10:	2078      	movs	r0, #120	; 0x78
 8001b12:	f000 f9ad 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001b16:	2210      	movs	r2, #16
 8001b18:	2100      	movs	r1, #0
 8001b1a:	2078      	movs	r0, #120	; 0x78
 8001b1c:	f000 f9a8 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001b20:	22b0      	movs	r2, #176	; 0xb0
 8001b22:	2100      	movs	r1, #0
 8001b24:	2078      	movs	r0, #120	; 0x78
 8001b26:	f000 f9a3 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001b2a:	22c8      	movs	r2, #200	; 0xc8
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	2078      	movs	r0, #120	; 0x78
 8001b30:	f000 f99e 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001b34:	2200      	movs	r2, #0
 8001b36:	2100      	movs	r1, #0
 8001b38:	2078      	movs	r0, #120	; 0x78
 8001b3a:	f000 f999 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001b3e:	2210      	movs	r2, #16
 8001b40:	2100      	movs	r1, #0
 8001b42:	2078      	movs	r0, #120	; 0x78
 8001b44:	f000 f994 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001b48:	2240      	movs	r2, #64	; 0x40
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	2078      	movs	r0, #120	; 0x78
 8001b4e:	f000 f98f 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001b52:	2281      	movs	r2, #129	; 0x81
 8001b54:	2100      	movs	r1, #0
 8001b56:	2078      	movs	r0, #120	; 0x78
 8001b58:	f000 f98a 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001b5c:	22ff      	movs	r2, #255	; 0xff
 8001b5e:	2100      	movs	r1, #0
 8001b60:	2078      	movs	r0, #120	; 0x78
 8001b62:	f000 f985 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001b66:	22a1      	movs	r2, #161	; 0xa1
 8001b68:	2100      	movs	r1, #0
 8001b6a:	2078      	movs	r0, #120	; 0x78
 8001b6c:	f000 f980 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001b70:	22a6      	movs	r2, #166	; 0xa6
 8001b72:	2100      	movs	r1, #0
 8001b74:	2078      	movs	r0, #120	; 0x78
 8001b76:	f000 f97b 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001b7a:	22a8      	movs	r2, #168	; 0xa8
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	2078      	movs	r0, #120	; 0x78
 8001b80:	f000 f976 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001b84:	223f      	movs	r2, #63	; 0x3f
 8001b86:	2100      	movs	r1, #0
 8001b88:	2078      	movs	r0, #120	; 0x78
 8001b8a:	f000 f971 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b8e:	22a4      	movs	r2, #164	; 0xa4
 8001b90:	2100      	movs	r1, #0
 8001b92:	2078      	movs	r0, #120	; 0x78
 8001b94:	f000 f96c 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001b98:	22d3      	movs	r2, #211	; 0xd3
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	2078      	movs	r0, #120	; 0x78
 8001b9e:	f000 f967 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	2078      	movs	r0, #120	; 0x78
 8001ba8:	f000 f962 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001bac:	22d5      	movs	r2, #213	; 0xd5
 8001bae:	2100      	movs	r1, #0
 8001bb0:	2078      	movs	r0, #120	; 0x78
 8001bb2:	f000 f95d 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001bb6:	22f0      	movs	r2, #240	; 0xf0
 8001bb8:	2100      	movs	r1, #0
 8001bba:	2078      	movs	r0, #120	; 0x78
 8001bbc:	f000 f958 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001bc0:	22d9      	movs	r2, #217	; 0xd9
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2078      	movs	r0, #120	; 0x78
 8001bc6:	f000 f953 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001bca:	2222      	movs	r2, #34	; 0x22
 8001bcc:	2100      	movs	r1, #0
 8001bce:	2078      	movs	r0, #120	; 0x78
 8001bd0:	f000 f94e 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001bd4:	22da      	movs	r2, #218	; 0xda
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	2078      	movs	r0, #120	; 0x78
 8001bda:	f000 f949 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001bde:	2212      	movs	r2, #18
 8001be0:	2100      	movs	r1, #0
 8001be2:	2078      	movs	r0, #120	; 0x78
 8001be4:	f000 f944 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001be8:	22db      	movs	r2, #219	; 0xdb
 8001bea:	2100      	movs	r1, #0
 8001bec:	2078      	movs	r0, #120	; 0x78
 8001bee:	f000 f93f 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001bf2:	2220      	movs	r2, #32
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2078      	movs	r0, #120	; 0x78
 8001bf8:	f000 f93a 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001bfc:	228d      	movs	r2, #141	; 0x8d
 8001bfe:	2100      	movs	r1, #0
 8001c00:	2078      	movs	r0, #120	; 0x78
 8001c02:	f000 f935 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001c06:	2214      	movs	r2, #20
 8001c08:	2100      	movs	r1, #0
 8001c0a:	2078      	movs	r0, #120	; 0x78
 8001c0c:	f000 f930 	bl	8001e70 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001c10:	22af      	movs	r2, #175	; 0xaf
 8001c12:	2100      	movs	r1, #0
 8001c14:	2078      	movs	r0, #120	; 0x78
 8001c16:	f000 f92b 	bl	8001e70 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001c1a:	222e      	movs	r2, #46	; 0x2e
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	2078      	movs	r0, #120	; 0x78
 8001c20:	f000 f926 	bl	8001e70 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001c24:	2000      	movs	r0, #0
 8001c26:	f000 f843 	bl	8001cb0 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001c2a:	f000 f813 	bl	8001c54 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001c2e:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <SSD1306_Init+0x184>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001c34:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <SSD1306_Init+0x184>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001c3a:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <SSD1306_Init+0x184>)
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001c40:	2301      	movs	r3, #1
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20004e34 	.word	0x20004e34
 8001c50:	200004b4 	.word	0x200004b4

08001c54 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	71fb      	strb	r3, [r7, #7]
 8001c5e:	e01d      	b.n	8001c9c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	3b50      	subs	r3, #80	; 0x50
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	461a      	mov	r2, r3
 8001c68:	2100      	movs	r1, #0
 8001c6a:	2078      	movs	r0, #120	; 0x78
 8001c6c:	f000 f900 	bl	8001e70 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001c70:	2200      	movs	r2, #0
 8001c72:	2100      	movs	r1, #0
 8001c74:	2078      	movs	r0, #120	; 0x78
 8001c76:	f000 f8fb 	bl	8001e70 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001c7a:	2210      	movs	r2, #16
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	2078      	movs	r0, #120	; 0x78
 8001c80:	f000 f8f6 	bl	8001e70 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	01db      	lsls	r3, r3, #7
 8001c88:	4a08      	ldr	r2, [pc, #32]	; (8001cac <SSD1306_UpdateScreen+0x58>)
 8001c8a:	441a      	add	r2, r3
 8001c8c:	2380      	movs	r3, #128	; 0x80
 8001c8e:	2140      	movs	r1, #64	; 0x40
 8001c90:	2078      	movs	r0, #120	; 0x78
 8001c92:	f000 f8a5 	bl	8001de0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	71fb      	strb	r3, [r7, #7]
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	2b07      	cmp	r3, #7
 8001ca0:	d9de      	bls.n	8001c60 <SSD1306_UpdateScreen+0xc>
	}
}
 8001ca2:	bf00      	nop
 8001ca4:	bf00      	nop
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	200000b4 	.word	0x200000b4

08001cb0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <SSD1306_Fill+0x14>
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	e000      	b.n	8001cc6 <SSD1306_Fill+0x16>
 8001cc4:	23ff      	movs	r3, #255	; 0xff
 8001cc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4803      	ldr	r0, [pc, #12]	; (8001cdc <SSD1306_Fill+0x2c>)
 8001cce:	f00c fd97 	bl	800e800 <memset>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200000b4 	.word	0x200000b4

08001ce0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	80fb      	strh	r3, [r7, #6]
 8001cea:	460b      	mov	r3, r1
 8001cec:	80bb      	strh	r3, [r7, #4]
 8001cee:	4613      	mov	r3, r2
 8001cf0:	70fb      	strb	r3, [r7, #3]
	if (
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
 8001cf4:	2b7f      	cmp	r3, #127	; 0x7f
 8001cf6:	d848      	bhi.n	8001d8a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001cf8:	88bb      	ldrh	r3, [r7, #4]
 8001cfa:	2b3f      	cmp	r3, #63	; 0x3f
 8001cfc:	d845      	bhi.n	8001d8a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001cfe:	4b26      	ldr	r3, [pc, #152]	; (8001d98 <SSD1306_DrawPixel+0xb8>)
 8001d00:	791b      	ldrb	r3, [r3, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d006      	beq.n	8001d14 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001d06:	78fb      	ldrb	r3, [r7, #3]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	bf0c      	ite	eq
 8001d0c:	2301      	moveq	r3, #1
 8001d0e:	2300      	movne	r3, #0
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d11a      	bne.n	8001d50 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001d1a:	88fa      	ldrh	r2, [r7, #6]
 8001d1c:	88bb      	ldrh	r3, [r7, #4]
 8001d1e:	08db      	lsrs	r3, r3, #3
 8001d20:	b298      	uxth	r0, r3
 8001d22:	4603      	mov	r3, r0
 8001d24:	01db      	lsls	r3, r3, #7
 8001d26:	4413      	add	r3, r2
 8001d28:	4a1c      	ldr	r2, [pc, #112]	; (8001d9c <SSD1306_DrawPixel+0xbc>)
 8001d2a:	5cd3      	ldrb	r3, [r2, r3]
 8001d2c:	b25a      	sxtb	r2, r3
 8001d2e:	88bb      	ldrh	r3, [r7, #4]
 8001d30:	f003 0307 	and.w	r3, r3, #7
 8001d34:	2101      	movs	r1, #1
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	b25b      	sxtb	r3, r3
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	b259      	sxtb	r1, r3
 8001d40:	88fa      	ldrh	r2, [r7, #6]
 8001d42:	4603      	mov	r3, r0
 8001d44:	01db      	lsls	r3, r3, #7
 8001d46:	4413      	add	r3, r2
 8001d48:	b2c9      	uxtb	r1, r1
 8001d4a:	4a14      	ldr	r2, [pc, #80]	; (8001d9c <SSD1306_DrawPixel+0xbc>)
 8001d4c:	54d1      	strb	r1, [r2, r3]
 8001d4e:	e01d      	b.n	8001d8c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d50:	88fa      	ldrh	r2, [r7, #6]
 8001d52:	88bb      	ldrh	r3, [r7, #4]
 8001d54:	08db      	lsrs	r3, r3, #3
 8001d56:	b298      	uxth	r0, r3
 8001d58:	4603      	mov	r3, r0
 8001d5a:	01db      	lsls	r3, r3, #7
 8001d5c:	4413      	add	r3, r2
 8001d5e:	4a0f      	ldr	r2, [pc, #60]	; (8001d9c <SSD1306_DrawPixel+0xbc>)
 8001d60:	5cd3      	ldrb	r3, [r2, r3]
 8001d62:	b25a      	sxtb	r2, r3
 8001d64:	88bb      	ldrh	r3, [r7, #4]
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	b25b      	sxtb	r3, r3
 8001d76:	4013      	ands	r3, r2
 8001d78:	b259      	sxtb	r1, r3
 8001d7a:	88fa      	ldrh	r2, [r7, #6]
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	01db      	lsls	r3, r3, #7
 8001d80:	4413      	add	r3, r2
 8001d82:	b2c9      	uxtb	r1, r1
 8001d84:	4a05      	ldr	r2, [pc, #20]	; (8001d9c <SSD1306_DrawPixel+0xbc>)
 8001d86:	54d1      	strb	r1, [r2, r3]
 8001d88:	e000      	b.n	8001d8c <SSD1306_DrawPixel+0xac>
		return;
 8001d8a:	bf00      	nop
	}
}
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	200004b4 	.word	0x200004b4
 8001d9c:	200000b4 	.word	0x200000b4

08001da0 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001da4:	2000      	movs	r0, #0
 8001da6:	f7ff ff83 	bl	8001cb0 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001daa:	f7ff ff53 	bl	8001c54 <SSD1306_UpdateScreen>
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001dba:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <ssd1306_I2C_Init+0x28>)
 8001dbc:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001dbe:	e002      	b.n	8001dc6 <ssd1306_I2C_Init+0x12>
		p--;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1f9      	bne.n	8001dc0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001dcc:	bf00      	nop
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	0003d090 	.word	0x0003d090

08001de0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001de0:	b590      	push	{r4, r7, lr}
 8001de2:	b0c7      	sub	sp, #284	; 0x11c
 8001de4:	af02      	add	r7, sp, #8
 8001de6:	4604      	mov	r4, r0
 8001de8:	4608      	mov	r0, r1
 8001dea:	4639      	mov	r1, r7
 8001dec:	600a      	str	r2, [r1, #0]
 8001dee:	4619      	mov	r1, r3
 8001df0:	1dfb      	adds	r3, r7, #7
 8001df2:	4622      	mov	r2, r4
 8001df4:	701a      	strb	r2, [r3, #0]
 8001df6:	1dbb      	adds	r3, r7, #6
 8001df8:	4602      	mov	r2, r0
 8001dfa:	701a      	strb	r2, [r3, #0]
 8001dfc:	1d3b      	adds	r3, r7, #4
 8001dfe:	460a      	mov	r2, r1
 8001e00:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001e02:	f107 030c 	add.w	r3, r7, #12
 8001e06:	1dba      	adds	r2, r7, #6
 8001e08:	7812      	ldrb	r2, [r2, #0]
 8001e0a:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001e12:	e010      	b.n	8001e36 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001e14:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e18:	463a      	mov	r2, r7
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	441a      	add	r2, r3
 8001e1e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e22:	3301      	adds	r3, #1
 8001e24:	7811      	ldrb	r1, [r2, #0]
 8001e26:	f107 020c 	add.w	r2, r7, #12
 8001e2a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001e2c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e30:	3301      	adds	r3, #1
 8001e32:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001e36:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	1d3a      	adds	r2, r7, #4
 8001e3e:	8812      	ldrh	r2, [r2, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d8e7      	bhi.n	8001e14 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001e44:	1dfb      	adds	r3, r7, #7
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	b299      	uxth	r1, r3
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	881b      	ldrh	r3, [r3, #0]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	f107 020c 	add.w	r2, r7, #12
 8001e56:	200a      	movs	r0, #10
 8001e58:	9000      	str	r0, [sp, #0]
 8001e5a:	4804      	ldr	r0, [pc, #16]	; (8001e6c <ssd1306_I2C_WriteMulti+0x8c>)
 8001e5c:	f002 fd3a 	bl	80048d4 <HAL_I2C_Master_Transmit>
}
 8001e60:	bf00      	nop
 8001e62:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd90      	pop	{r4, r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20004e34 	.word	0x20004e34

08001e70 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af02      	add	r7, sp, #8
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	71bb      	strb	r3, [r7, #6]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001e82:	79bb      	ldrb	r3, [r7, #6]
 8001e84:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001e86:	797b      	ldrb	r3, [r7, #5]
 8001e88:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	b299      	uxth	r1, r3
 8001e8e:	f107 020c 	add.w	r2, r7, #12
 8001e92:	230a      	movs	r3, #10
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2302      	movs	r3, #2
 8001e98:	4803      	ldr	r0, [pc, #12]	; (8001ea8 <ssd1306_I2C_Write+0x38>)
 8001e9a:	f002 fd1b 	bl	80048d4 <HAL_I2C_Master_Transmit>
}
 8001e9e:	bf00      	nop
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20004e34 	.word	0x20004e34

08001eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	607b      	str	r3, [r7, #4]
 8001eb6:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <HAL_MspInit+0x64>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	4a15      	ldr	r2, [pc, #84]	; (8001f10 <HAL_MspInit+0x64>)
 8001ebc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ec0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ec2:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <HAL_MspInit+0x64>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <HAL_MspInit+0x64>)
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed6:	4a0e      	ldr	r2, [pc, #56]	; (8001f10 <HAL_MspInit+0x64>)
 8001ed8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001edc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ede:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <HAL_MspInit+0x64>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee6:	603b      	str	r3, [r7, #0]
 8001ee8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	210f      	movs	r1, #15
 8001eee:	f06f 0001 	mvn.w	r0, #1
 8001ef2:	f000 fbd5 	bl	80026a0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2105      	movs	r1, #5
 8001efa:	2005      	movs	r0, #5
 8001efc:	f000 fbd0 	bl	80026a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001f00:	2005      	movs	r0, #5
 8001f02:	f000 fbe9 	bl	80026d8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40023800 	.word	0x40023800

08001f14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08c      	sub	sp, #48	; 0x30
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 031c 	add.w	r3, r7, #28
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a42      	ldr	r2, [pc, #264]	; (800203c <HAL_I2C_MspInit+0x128>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d12c      	bne.n	8001f90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
 8001f3a:	4b41      	ldr	r3, [pc, #260]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	4a40      	ldr	r2, [pc, #256]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	6313      	str	r3, [r2, #48]	; 0x30
 8001f46:	4b3e      	ldr	r3, [pc, #248]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	61bb      	str	r3, [r7, #24]
 8001f50:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001f52:	23c0      	movs	r3, #192	; 0xc0
 8001f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f56:	2312      	movs	r3, #18
 8001f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f62:	2304      	movs	r3, #4
 8001f64:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f66:	f107 031c 	add.w	r3, r7, #28
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4835      	ldr	r0, [pc, #212]	; (8002044 <HAL_I2C_MspInit+0x130>)
 8001f6e:	f000 fc53 	bl	8002818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	4b32      	ldr	r3, [pc, #200]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	4a31      	ldr	r2, [pc, #196]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001f7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f80:	6413      	str	r3, [r2, #64]	; 0x40
 8001f82:	4b2f      	ldr	r3, [pc, #188]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001f8e:	e050      	b.n	8002032 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a2c      	ldr	r2, [pc, #176]	; (8002048 <HAL_I2C_MspInit+0x134>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d14b      	bne.n	8002032 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	4b28      	ldr	r3, [pc, #160]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a27      	ldr	r2, [pc, #156]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001fa4:	f043 0304 	orr.w	r3, r3, #4
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b25      	ldr	r3, [pc, #148]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	4b21      	ldr	r3, [pc, #132]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	4a20      	ldr	r2, [pc, #128]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc6:	4b1e      	ldr	r3, [pc, #120]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fd8:	2312      	movs	r3, #18
 8001fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	4619      	mov	r1, r3
 8001fee:	4817      	ldr	r0, [pc, #92]	; (800204c <HAL_I2C_MspInit+0x138>)
 8001ff0:	f000 fc12 	bl	8002818 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ff4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ffa:	2312      	movs	r3, #18
 8001ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ffe:	2301      	movs	r3, #1
 8002000:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002002:	2303      	movs	r3, #3
 8002004:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002006:	2304      	movs	r3, #4
 8002008:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200a:	f107 031c 	add.w	r3, r7, #28
 800200e:	4619      	mov	r1, r3
 8002010:	480f      	ldr	r0, [pc, #60]	; (8002050 <HAL_I2C_MspInit+0x13c>)
 8002012:	f000 fc01 	bl	8002818 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	4a08      	ldr	r2, [pc, #32]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8002020:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002024:	6413      	str	r3, [r2, #64]	; 0x40
 8002026:	4b06      	ldr	r3, [pc, #24]	; (8002040 <HAL_I2C_MspInit+0x12c>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
}
 8002032:	bf00      	nop
 8002034:	3730      	adds	r7, #48	; 0x30
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40005400 	.word	0x40005400
 8002040:	40023800 	.word	0x40023800
 8002044:	40020400 	.word	0x40020400
 8002048:	40005c00 	.word	0x40005c00
 800204c:	40020800 	.word	0x40020800
 8002050:	40020000 	.word	0x40020000

08002054 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08a      	sub	sp, #40	; 0x28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a28      	ldr	r2, [pc, #160]	; (8002114 <HAL_I2S_MspInit+0xc0>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d14a      	bne.n	800210c <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	4b27      	ldr	r3, [pc, #156]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	4a26      	ldr	r2, [pc, #152]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 8002080:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002084:	6413      	str	r3, [r2, #64]	; 0x40
 8002086:	4b24      	ldr	r3, [pc, #144]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b20      	ldr	r3, [pc, #128]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a1f      	ldr	r2, [pc, #124]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b1d      	ldr	r3, [pc, #116]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	4b19      	ldr	r3, [pc, #100]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	4a18      	ldr	r2, [pc, #96]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 80020b8:	f043 0304 	orr.w	r3, r3, #4
 80020bc:	6313      	str	r3, [r2, #48]	; 0x30
 80020be:	4b16      	ldr	r3, [pc, #88]	; (8002118 <HAL_I2S_MspInit+0xc4>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80020ca:	2310      	movs	r3, #16
 80020cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020da:	2306      	movs	r3, #6
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 0314 	add.w	r3, r7, #20
 80020e2:	4619      	mov	r1, r3
 80020e4:	480d      	ldr	r0, [pc, #52]	; (800211c <HAL_I2S_MspInit+0xc8>)
 80020e6:	f000 fb97 	bl	8002818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80020ea:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80020ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	2302      	movs	r3, #2
 80020f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f8:	2300      	movs	r3, #0
 80020fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80020fc:	2306      	movs	r3, #6
 80020fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	4619      	mov	r1, r3
 8002106:	4806      	ldr	r0, [pc, #24]	; (8002120 <HAL_I2S_MspInit+0xcc>)
 8002108:	f000 fb86 	bl	8002818 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800210c:	bf00      	nop
 800210e:	3728      	adds	r7, #40	; 0x28
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40003c00 	.word	0x40003c00
 8002118:	40023800 	.word	0x40023800
 800211c:	40020000 	.word	0x40020000
 8002120:	40020800 	.word	0x40020800

08002124 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	; 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a19      	ldr	r2, [pc, #100]	; (80021a8 <HAL_SPI_MspInit+0x84>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d12b      	bne.n	800219e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	4b18      	ldr	r3, [pc, #96]	; (80021ac <HAL_SPI_MspInit+0x88>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214e:	4a17      	ldr	r2, [pc, #92]	; (80021ac <HAL_SPI_MspInit+0x88>)
 8002150:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002154:	6453      	str	r3, [r2, #68]	; 0x44
 8002156:	4b15      	ldr	r3, [pc, #84]	; (80021ac <HAL_SPI_MspInit+0x88>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b11      	ldr	r3, [pc, #68]	; (80021ac <HAL_SPI_MspInit+0x88>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	4a10      	ldr	r2, [pc, #64]	; (80021ac <HAL_SPI_MspInit+0x88>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6313      	str	r3, [r2, #48]	; 0x30
 8002172:	4b0e      	ldr	r3, [pc, #56]	; (80021ac <HAL_SPI_MspInit+0x88>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800217e:	23e0      	movs	r3, #224	; 0xe0
 8002180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800218e:	2305      	movs	r3, #5
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	4619      	mov	r1, r3
 8002198:	4805      	ldr	r0, [pc, #20]	; (80021b0 <HAL_SPI_MspInit+0x8c>)
 800219a:	f000 fb3d 	bl	8002818 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800219e:	bf00      	nop
 80021a0:	3728      	adds	r7, #40	; 0x28
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40013000 	.word	0x40013000
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40020000 	.word	0x40020000

080021b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	; 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a1d      	ldr	r2, [pc, #116]	; (8002248 <HAL_UART_MspInit+0x94>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d133      	bne.n	800223e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	4b1c      	ldr	r3, [pc, #112]	; (800224c <HAL_UART_MspInit+0x98>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	4a1b      	ldr	r2, [pc, #108]	; (800224c <HAL_UART_MspInit+0x98>)
 80021e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021e4:	6413      	str	r3, [r2, #64]	; 0x40
 80021e6:	4b19      	ldr	r3, [pc, #100]	; (800224c <HAL_UART_MspInit+0x98>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	613b      	str	r3, [r7, #16]
 80021f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	4b15      	ldr	r3, [pc, #84]	; (800224c <HAL_UART_MspInit+0x98>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	4a14      	ldr	r2, [pc, #80]	; (800224c <HAL_UART_MspInit+0x98>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6313      	str	r3, [r2, #48]	; 0x30
 8002202:	4b12      	ldr	r3, [pc, #72]	; (800224c <HAL_UART_MspInit+0x98>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800220e:	230c      	movs	r3, #12
 8002210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002212:	2302      	movs	r3, #2
 8002214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221a:	2303      	movs	r3, #3
 800221c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800221e:	2307      	movs	r3, #7
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4619      	mov	r1, r3
 8002228:	4809      	ldr	r0, [pc, #36]	; (8002250 <HAL_UART_MspInit+0x9c>)
 800222a:	f000 faf5 	bl	8002818 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800222e:	2200      	movs	r2, #0
 8002230:	2105      	movs	r1, #5
 8002232:	2026      	movs	r0, #38	; 0x26
 8002234:	f000 fa34 	bl	80026a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002238:	2026      	movs	r0, #38	; 0x26
 800223a:	f000 fa4d 	bl	80026d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800223e:	bf00      	nop
 8002240:	3728      	adds	r7, #40	; 0x28
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40004400 	.word	0x40004400
 800224c:	40023800 	.word	0x40023800
 8002250:	40020000 	.word	0x40020000

08002254 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08c      	sub	sp, #48	; 0x30
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800225c:	2300      	movs	r3, #0
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002264:	2200      	movs	r2, #0
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	2036      	movs	r0, #54	; 0x36
 800226a:	f000 fa19 	bl	80026a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800226e:	2036      	movs	r0, #54	; 0x36
 8002270:	f000 fa32 	bl	80026d8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002274:	2300      	movs	r3, #0
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <HAL_InitTick+0xa4>)
 800227a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227c:	4a1e      	ldr	r2, [pc, #120]	; (80022f8 <HAL_InitTick+0xa4>)
 800227e:	f043 0310 	orr.w	r3, r3, #16
 8002282:	6413      	str	r3, [r2, #64]	; 0x40
 8002284:	4b1c      	ldr	r3, [pc, #112]	; (80022f8 <HAL_InitTick+0xa4>)
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	f003 0310 	and.w	r3, r3, #16
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002290:	f107 0210 	add.w	r2, r7, #16
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	4611      	mov	r1, r2
 800229a:	4618      	mov	r0, r3
 800229c:	f004 fd58 	bl	8006d50 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80022a0:	f004 fd2e 	bl	8006d00 <HAL_RCC_GetPCLK1Freq>
 80022a4:	4603      	mov	r3, r0
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ac:	4a13      	ldr	r2, [pc, #76]	; (80022fc <HAL_InitTick+0xa8>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	0c9b      	lsrs	r3, r3, #18
 80022b4:	3b01      	subs	r3, #1
 80022b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <HAL_InitTick+0xac>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	; (8002304 <HAL_InitTick+0xb0>)
 80022bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <HAL_InitTick+0xac>)
 80022c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022c4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80022c6:	4a0e      	ldr	r2, [pc, #56]	; (8002300 <HAL_InitTick+0xac>)
 80022c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ca:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <HAL_InitTick+0xac>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_InitTick+0xac>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80022d8:	4809      	ldr	r0, [pc, #36]	; (8002300 <HAL_InitTick+0xac>)
 80022da:	f004 ff34 	bl	8007146 <HAL_TIM_Base_Init>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d104      	bne.n	80022ee <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80022e4:	4806      	ldr	r0, [pc, #24]	; (8002300 <HAL_InitTick+0xac>)
 80022e6:	f004 ff87 	bl	80071f8 <HAL_TIM_Base_Start_IT>
 80022ea:	4603      	mov	r3, r0
 80022ec:	e000      	b.n	80022f0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3730      	adds	r7, #48	; 0x30
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40023800 	.word	0x40023800
 80022fc:	431bde83 	.word	0x431bde83
 8002300:	20004f70 	.word	0x20004f70
 8002304:	40001000 	.word	0x40001000

08002308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800230c:	e7fe      	b.n	800230c <NMI_Handler+0x4>

0800230e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002312:	e7fe      	b.n	8002312 <HardFault_Handler+0x4>

08002314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002318:	e7fe      	b.n	8002318 <MemManage_Handler+0x4>

0800231a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800231a:	b480      	push	{r7}
 800231c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800231e:	e7fe      	b.n	800231e <BusFault_Handler+0x4>

08002320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002324:	e7fe      	b.n	8002324 <UsageFault_Handler+0x4>

08002326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002348:	4802      	ldr	r0, [pc, #8]	; (8002354 <USART2_IRQHandler+0x10>)
 800234a:	f005 f9f7 	bl	800773c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20004ee0 	.word	0x20004ee0

08002358 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800235c:	4802      	ldr	r0, [pc, #8]	; (8002368 <TIM6_DAC_IRQHandler+0x10>)
 800235e:	f004 ffbb 	bl	80072d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20004f70 	.word	0x20004f70

0800236c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002370:	4802      	ldr	r0, [pc, #8]	; (800237c <OTG_FS_IRQHandler+0x10>)
 8002372:	f000 fe71 	bl	8003058 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20005404 	.word	0x20005404

08002380 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002388:	4a14      	ldr	r2, [pc, #80]	; (80023dc <_sbrk+0x5c>)
 800238a:	4b15      	ldr	r3, [pc, #84]	; (80023e0 <_sbrk+0x60>)
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002394:	4b13      	ldr	r3, [pc, #76]	; (80023e4 <_sbrk+0x64>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d102      	bne.n	80023a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800239c:	4b11      	ldr	r3, [pc, #68]	; (80023e4 <_sbrk+0x64>)
 800239e:	4a12      	ldr	r2, [pc, #72]	; (80023e8 <_sbrk+0x68>)
 80023a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023a2:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <_sbrk+0x64>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d207      	bcs.n	80023c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b0:	f00c f9de 	bl	800e770 <__errno>
 80023b4:	4603      	mov	r3, r0
 80023b6:	220c      	movs	r2, #12
 80023b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023be:	e009      	b.n	80023d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c0:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <_sbrk+0x64>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023c6:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <_sbrk+0x64>)
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4413      	add	r3, r2
 80023ce:	4a05      	ldr	r2, [pc, #20]	; (80023e4 <_sbrk+0x64>)
 80023d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023d2:	68fb      	ldr	r3, [r7, #12]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20020000 	.word	0x20020000
 80023e0:	00000400 	.word	0x00000400
 80023e4:	200004bc 	.word	0x200004bc
 80023e8:	20005718 	.word	0x20005718

080023ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <SystemInit+0x20>)
 80023f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f6:	4a05      	ldr	r2, [pc, #20]	; (800240c <SystemInit+0x20>)
 80023f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002410:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002448 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002414:	480d      	ldr	r0, [pc, #52]	; (800244c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002416:	490e      	ldr	r1, [pc, #56]	; (8002450 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002418:	4a0e      	ldr	r2, [pc, #56]	; (8002454 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800241a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800241c:	e002      	b.n	8002424 <LoopCopyDataInit>

0800241e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800241e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002420:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002422:	3304      	adds	r3, #4

08002424 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002424:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002426:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002428:	d3f9      	bcc.n	800241e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800242a:	4a0b      	ldr	r2, [pc, #44]	; (8002458 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800242c:	4c0b      	ldr	r4, [pc, #44]	; (800245c <LoopFillZerobss+0x26>)
  movs r3, #0
 800242e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002430:	e001      	b.n	8002436 <LoopFillZerobss>

08002432 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002432:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002434:	3204      	adds	r2, #4

08002436 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002436:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002438:	d3fb      	bcc.n	8002432 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800243a:	f7ff ffd7 	bl	80023ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800243e:	f00c f99d 	bl	800e77c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002442:	f7fe fdcf 	bl	8000fe4 <main>
  bx  lr    
 8002446:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002448:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800244c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002450:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002454:	08010358 	.word	0x08010358
  ldr r2, =_sbss
 8002458:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 800245c:	20005718 	.word	0x20005718

08002460 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002460:	e7fe      	b.n	8002460 <ADC_IRQHandler>
	...

08002464 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002468:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <HAL_Init+0x40>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a0d      	ldr	r2, [pc, #52]	; (80024a4 <HAL_Init+0x40>)
 800246e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002472:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002474:	4b0b      	ldr	r3, [pc, #44]	; (80024a4 <HAL_Init+0x40>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a0a      	ldr	r2, [pc, #40]	; (80024a4 <HAL_Init+0x40>)
 800247a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800247e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002480:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_Init+0x40>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a07      	ldr	r2, [pc, #28]	; (80024a4 <HAL_Init+0x40>)
 8002486:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800248a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800248c:	2003      	movs	r0, #3
 800248e:	f000 f8fc 	bl	800268a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002492:	2000      	movs	r0, #0
 8002494:	f7ff fede 	bl	8002254 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002498:	f7ff fd08 	bl	8001eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40023c00 	.word	0x40023c00

080024a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024ac:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <HAL_IncTick+0x20>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <HAL_IncTick+0x24>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4413      	add	r3, r2
 80024b8:	4a04      	ldr	r2, [pc, #16]	; (80024cc <HAL_IncTick+0x24>)
 80024ba:	6013      	str	r3, [r2, #0]
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	20000008 	.word	0x20000008
 80024cc:	20004fb8 	.word	0x20004fb8

080024d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return uwTick;
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <HAL_GetTick+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20004fb8 	.word	0x20004fb8

080024e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024f0:	f7ff ffee 	bl	80024d0 <HAL_GetTick>
 80024f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002500:	d005      	beq.n	800250e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002502:	4b0a      	ldr	r3, [pc, #40]	; (800252c <HAL_Delay+0x44>)
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	461a      	mov	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4413      	add	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800250e:	bf00      	nop
 8002510:	f7ff ffde 	bl	80024d0 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	429a      	cmp	r2, r3
 800251e:	d8f7      	bhi.n	8002510 <HAL_Delay+0x28>
  {
  }
}
 8002520:	bf00      	nop
 8002522:	bf00      	nop
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000008 	.word	0x20000008

08002530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <__NVIC_SetPriorityGrouping+0x44>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002546:	68ba      	ldr	r2, [r7, #8]
 8002548:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800254c:	4013      	ands	r3, r2
 800254e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002558:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800255c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002562:	4a04      	ldr	r2, [pc, #16]	; (8002574 <__NVIC_SetPriorityGrouping+0x44>)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	60d3      	str	r3, [r2, #12]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800257c:	4b04      	ldr	r3, [pc, #16]	; (8002590 <__NVIC_GetPriorityGrouping+0x18>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	0a1b      	lsrs	r3, r3, #8
 8002582:	f003 0307 	and.w	r3, r3, #7
}
 8002586:	4618      	mov	r0, r3
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	db0b      	blt.n	80025be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	f003 021f 	and.w	r2, r3, #31
 80025ac:	4907      	ldr	r1, [pc, #28]	; (80025cc <__NVIC_EnableIRQ+0x38>)
 80025ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	2001      	movs	r0, #1
 80025b6:	fa00 f202 	lsl.w	r2, r0, r2
 80025ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	e000e100 	.word	0xe000e100

080025d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	6039      	str	r1, [r7, #0]
 80025da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	db0a      	blt.n	80025fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	490c      	ldr	r1, [pc, #48]	; (800261c <__NVIC_SetPriority+0x4c>)
 80025ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ee:	0112      	lsls	r2, r2, #4
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	440b      	add	r3, r1
 80025f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f8:	e00a      	b.n	8002610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	4908      	ldr	r1, [pc, #32]	; (8002620 <__NVIC_SetPriority+0x50>)
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	3b04      	subs	r3, #4
 8002608:	0112      	lsls	r2, r2, #4
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	440b      	add	r3, r1
 800260e:	761a      	strb	r2, [r3, #24]
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000e100 	.word	0xe000e100
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002624:	b480      	push	{r7}
 8002626:	b089      	sub	sp, #36	; 0x24
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	f1c3 0307 	rsb	r3, r3, #7
 800263e:	2b04      	cmp	r3, #4
 8002640:	bf28      	it	cs
 8002642:	2304      	movcs	r3, #4
 8002644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	3304      	adds	r3, #4
 800264a:	2b06      	cmp	r3, #6
 800264c:	d902      	bls.n	8002654 <NVIC_EncodePriority+0x30>
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	3b03      	subs	r3, #3
 8002652:	e000      	b.n	8002656 <NVIC_EncodePriority+0x32>
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002658:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43da      	mvns	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	401a      	ands	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800266c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	fa01 f303 	lsl.w	r3, r1, r3
 8002676:	43d9      	mvns	r1, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	4313      	orrs	r3, r2
         );
}
 800267e:	4618      	mov	r0, r3
 8002680:	3724      	adds	r7, #36	; 0x24
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7ff ff4c 	bl	8002530 <__NVIC_SetPriorityGrouping>
}
 8002698:	bf00      	nop
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
 80026ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026b2:	f7ff ff61 	bl	8002578 <__NVIC_GetPriorityGrouping>
 80026b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	68b9      	ldr	r1, [r7, #8]
 80026bc:	6978      	ldr	r0, [r7, #20]
 80026be:	f7ff ffb1 	bl	8002624 <NVIC_EncodePriority>
 80026c2:	4602      	mov	r2, r0
 80026c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c8:	4611      	mov	r1, r2
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff ff80 	bl	80025d0 <__NVIC_SetPriority>
}
 80026d0:	bf00      	nop
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff ff54 	bl	8002594 <__NVIC_EnableIRQ>
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002700:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002702:	f7ff fee5 	bl	80024d0 <HAL_GetTick>
 8002706:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d008      	beq.n	8002726 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2280      	movs	r2, #128	; 0x80
 8002718:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e052      	b.n	80027cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0216 	bic.w	r2, r2, #22
 8002734:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	695a      	ldr	r2, [r3, #20]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002744:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	2b00      	cmp	r3, #0
 800274c:	d103      	bne.n	8002756 <HAL_DMA_Abort+0x62>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002752:	2b00      	cmp	r3, #0
 8002754:	d007      	beq.n	8002766 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0208 	bic.w	r2, r2, #8
 8002764:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0201 	bic.w	r2, r2, #1
 8002774:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002776:	e013      	b.n	80027a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002778:	f7ff feaa 	bl	80024d0 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b05      	cmp	r3, #5
 8002784:	d90c      	bls.n	80027a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2220      	movs	r2, #32
 800278a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2203      	movs	r2, #3
 8002798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e015      	b.n	80027cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1e4      	bne.n	8002778 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b2:	223f      	movs	r2, #63	; 0x3f
 80027b4:	409a      	lsls	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d004      	beq.n	80027f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2280      	movs	r2, #128	; 0x80
 80027ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00c      	b.n	800280c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2205      	movs	r2, #5
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 0201 	bic.w	r2, r2, #1
 8002808:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002818:	b480      	push	{r7}
 800281a:	b089      	sub	sp, #36	; 0x24
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002822:	2300      	movs	r3, #0
 8002824:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002826:	2300      	movs	r3, #0
 8002828:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800282a:	2300      	movs	r3, #0
 800282c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800282e:	2300      	movs	r3, #0
 8002830:	61fb      	str	r3, [r7, #28]
 8002832:	e16b      	b.n	8002b0c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002834:	2201      	movs	r2, #1
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	4013      	ands	r3, r2
 8002846:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	429a      	cmp	r2, r3
 800284e:	f040 815a 	bne.w	8002b06 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	2b01      	cmp	r3, #1
 800285c:	d005      	beq.n	800286a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002866:	2b02      	cmp	r3, #2
 8002868:	d130      	bne.n	80028cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	2203      	movs	r2, #3
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	4013      	ands	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028a0:	2201      	movs	r2, #1
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	091b      	lsrs	r3, r3, #4
 80028b6:	f003 0201 	and.w	r2, r3, #1
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d017      	beq.n	8002908 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	2203      	movs	r2, #3
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4013      	ands	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	4313      	orrs	r3, r2
 8002900:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0303 	and.w	r3, r3, #3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d123      	bne.n	800295c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	08da      	lsrs	r2, r3, #3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3208      	adds	r2, #8
 800291c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002920:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	220f      	movs	r2, #15
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4013      	ands	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	08da      	lsrs	r2, r3, #3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3208      	adds	r2, #8
 8002956:	69b9      	ldr	r1, [r7, #24]
 8002958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	2203      	movs	r2, #3
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f003 0203 	and.w	r2, r3, #3
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4313      	orrs	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 80b4 	beq.w	8002b06 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	4b60      	ldr	r3, [pc, #384]	; (8002b24 <HAL_GPIO_Init+0x30c>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	4a5f      	ldr	r2, [pc, #380]	; (8002b24 <HAL_GPIO_Init+0x30c>)
 80029a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029ac:	6453      	str	r3, [r2, #68]	; 0x44
 80029ae:	4b5d      	ldr	r3, [pc, #372]	; (8002b24 <HAL_GPIO_Init+0x30c>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ba:	4a5b      	ldr	r2, [pc, #364]	; (8002b28 <HAL_GPIO_Init+0x310>)
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	089b      	lsrs	r3, r3, #2
 80029c0:	3302      	adds	r3, #2
 80029c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	220f      	movs	r2, #15
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43db      	mvns	r3, r3
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	4013      	ands	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a52      	ldr	r2, [pc, #328]	; (8002b2c <HAL_GPIO_Init+0x314>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d02b      	beq.n	8002a3e <HAL_GPIO_Init+0x226>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a51      	ldr	r2, [pc, #324]	; (8002b30 <HAL_GPIO_Init+0x318>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d025      	beq.n	8002a3a <HAL_GPIO_Init+0x222>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a50      	ldr	r2, [pc, #320]	; (8002b34 <HAL_GPIO_Init+0x31c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d01f      	beq.n	8002a36 <HAL_GPIO_Init+0x21e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a4f      	ldr	r2, [pc, #316]	; (8002b38 <HAL_GPIO_Init+0x320>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d019      	beq.n	8002a32 <HAL_GPIO_Init+0x21a>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a4e      	ldr	r2, [pc, #312]	; (8002b3c <HAL_GPIO_Init+0x324>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d013      	beq.n	8002a2e <HAL_GPIO_Init+0x216>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a4d      	ldr	r2, [pc, #308]	; (8002b40 <HAL_GPIO_Init+0x328>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d00d      	beq.n	8002a2a <HAL_GPIO_Init+0x212>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a4c      	ldr	r2, [pc, #304]	; (8002b44 <HAL_GPIO_Init+0x32c>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d007      	beq.n	8002a26 <HAL_GPIO_Init+0x20e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a4b      	ldr	r2, [pc, #300]	; (8002b48 <HAL_GPIO_Init+0x330>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d101      	bne.n	8002a22 <HAL_GPIO_Init+0x20a>
 8002a1e:	2307      	movs	r3, #7
 8002a20:	e00e      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a22:	2308      	movs	r3, #8
 8002a24:	e00c      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a26:	2306      	movs	r3, #6
 8002a28:	e00a      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a2a:	2305      	movs	r3, #5
 8002a2c:	e008      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a2e:	2304      	movs	r3, #4
 8002a30:	e006      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a32:	2303      	movs	r3, #3
 8002a34:	e004      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a36:	2302      	movs	r3, #2
 8002a38:	e002      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <HAL_GPIO_Init+0x228>
 8002a3e:	2300      	movs	r3, #0
 8002a40:	69fa      	ldr	r2, [r7, #28]
 8002a42:	f002 0203 	and.w	r2, r2, #3
 8002a46:	0092      	lsls	r2, r2, #2
 8002a48:	4093      	lsls	r3, r2
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a50:	4935      	ldr	r1, [pc, #212]	; (8002b28 <HAL_GPIO_Init+0x310>)
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	089b      	lsrs	r3, r3, #2
 8002a56:	3302      	adds	r3, #2
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a5e:	4b3b      	ldr	r3, [pc, #236]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	43db      	mvns	r3, r3
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d003      	beq.n	8002a82 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a82:	4a32      	ldr	r2, [pc, #200]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002a88:	4b30      	ldr	r3, [pc, #192]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aac:	4a27      	ldr	r2, [pc, #156]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ab2:	4b26      	ldr	r3, [pc, #152]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	43db      	mvns	r3, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d003      	beq.n	8002ad6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ad6:	4a1d      	ldr	r2, [pc, #116]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	43db      	mvns	r3, r3
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	4013      	ands	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d003      	beq.n	8002b00 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b00:	4a12      	ldr	r2, [pc, #72]	; (8002b4c <HAL_GPIO_Init+0x334>)
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	61fb      	str	r3, [r7, #28]
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	2b0f      	cmp	r3, #15
 8002b10:	f67f ae90 	bls.w	8002834 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b14:	bf00      	nop
 8002b16:	bf00      	nop
 8002b18:	3724      	adds	r7, #36	; 0x24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40013800 	.word	0x40013800
 8002b2c:	40020000 	.word	0x40020000
 8002b30:	40020400 	.word	0x40020400
 8002b34:	40020800 	.word	0x40020800
 8002b38:	40020c00 	.word	0x40020c00
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	40021400 	.word	0x40021400
 8002b44:	40021800 	.word	0x40021800
 8002b48:	40021c00 	.word	0x40021c00
 8002b4c:	40013c00 	.word	0x40013c00

08002b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	807b      	strh	r3, [r7, #2]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b60:	787b      	ldrb	r3, [r7, #1]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b66:	887a      	ldrh	r2, [r7, #2]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b6c:	e003      	b.n	8002b76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b6e:	887b      	ldrh	r3, [r7, #2]
 8002b70:	041a      	lsls	r2, r3, #16
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	619a      	str	r2, [r3, #24]
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002b82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b84:	b08f      	sub	sp, #60	; 0x3c
 8002b86:	af0a      	add	r7, sp, #40	; 0x28
 8002b88:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e054      	b.n	8002c3e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d106      	bne.n	8002bb4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f00b fb30 	bl	800e214 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2203      	movs	r2, #3
 8002bb8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d102      	bne.n	8002bce <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f005 fb02 	bl	80081dc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	603b      	str	r3, [r7, #0]
 8002bde:	687e      	ldr	r6, [r7, #4]
 8002be0:	466d      	mov	r5, sp
 8002be2:	f106 0410 	add.w	r4, r6, #16
 8002be6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002be8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bee:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002bf2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002bf6:	1d33      	adds	r3, r6, #4
 8002bf8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bfa:	6838      	ldr	r0, [r7, #0]
 8002bfc:	f005 fa7c 	bl	80080f8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2101      	movs	r1, #1
 8002c06:	4618      	mov	r0, r3
 8002c08:	f005 faf9 	bl	80081fe <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	603b      	str	r3, [r7, #0]
 8002c12:	687e      	ldr	r6, [r7, #4]
 8002c14:	466d      	mov	r5, sp
 8002c16:	f106 0410 	add.w	r4, r6, #16
 8002c1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c22:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c26:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c2a:	1d33      	adds	r3, r6, #4
 8002c2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c2e:	6838      	ldr	r0, [r7, #0]
 8002c30:	f005 fc0c 	bl	800844c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c46 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002c46:	b590      	push	{r4, r7, lr}
 8002c48:	b089      	sub	sp, #36	; 0x24
 8002c4a:	af04      	add	r7, sp, #16
 8002c4c:	6078      	str	r0, [r7, #4]
 8002c4e:	4608      	mov	r0, r1
 8002c50:	4611      	mov	r1, r2
 8002c52:	461a      	mov	r2, r3
 8002c54:	4603      	mov	r3, r0
 8002c56:	70fb      	strb	r3, [r7, #3]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	70bb      	strb	r3, [r7, #2]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d101      	bne.n	8002c6e <HAL_HCD_HC_Init+0x28>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	e076      	b.n	8002d5c <HAL_HCD_HC_Init+0x116>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002c76:	78fb      	ldrb	r3, [r7, #3]
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	212c      	movs	r1, #44	; 0x2c
 8002c7c:	fb01 f303 	mul.w	r3, r1, r3
 8002c80:	4413      	add	r3, r2
 8002c82:	333d      	adds	r3, #61	; 0x3d
 8002c84:	2200      	movs	r2, #0
 8002c86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	212c      	movs	r1, #44	; 0x2c
 8002c8e:	fb01 f303 	mul.w	r3, r1, r3
 8002c92:	4413      	add	r3, r2
 8002c94:	3338      	adds	r3, #56	; 0x38
 8002c96:	787a      	ldrb	r2, [r7, #1]
 8002c98:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002c9a:	78fb      	ldrb	r3, [r7, #3]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	212c      	movs	r1, #44	; 0x2c
 8002ca0:	fb01 f303 	mul.w	r3, r1, r3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	3340      	adds	r3, #64	; 0x40
 8002ca8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002caa:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002cac:	78fb      	ldrb	r3, [r7, #3]
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	212c      	movs	r1, #44	; 0x2c
 8002cb2:	fb01 f303 	mul.w	r3, r1, r3
 8002cb6:	4413      	add	r3, r2
 8002cb8:	3339      	adds	r3, #57	; 0x39
 8002cba:	78fa      	ldrb	r2, [r7, #3]
 8002cbc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002cbe:	78fb      	ldrb	r3, [r7, #3]
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	212c      	movs	r1, #44	; 0x2c
 8002cc4:	fb01 f303 	mul.w	r3, r1, r3
 8002cc8:	4413      	add	r3, r2
 8002cca:	333f      	adds	r3, #63	; 0x3f
 8002ccc:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002cd0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	78ba      	ldrb	r2, [r7, #2]
 8002cd6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002cda:	b2d0      	uxtb	r0, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	212c      	movs	r1, #44	; 0x2c
 8002ce0:	fb01 f303 	mul.w	r3, r1, r3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	333a      	adds	r3, #58	; 0x3a
 8002ce8:	4602      	mov	r2, r0
 8002cea:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002cec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	da09      	bge.n	8002d08 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002cf4:	78fb      	ldrb	r3, [r7, #3]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	212c      	movs	r1, #44	; 0x2c
 8002cfa:	fb01 f303 	mul.w	r3, r1, r3
 8002cfe:	4413      	add	r3, r2
 8002d00:	333b      	adds	r3, #59	; 0x3b
 8002d02:	2201      	movs	r2, #1
 8002d04:	701a      	strb	r2, [r3, #0]
 8002d06:	e008      	b.n	8002d1a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002d08:	78fb      	ldrb	r3, [r7, #3]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	212c      	movs	r1, #44	; 0x2c
 8002d0e:	fb01 f303 	mul.w	r3, r1, r3
 8002d12:	4413      	add	r3, r2
 8002d14:	333b      	adds	r3, #59	; 0x3b
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002d1a:	78fb      	ldrb	r3, [r7, #3]
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	212c      	movs	r1, #44	; 0x2c
 8002d20:	fb01 f303 	mul.w	r3, r1, r3
 8002d24:	4413      	add	r3, r2
 8002d26:	333c      	adds	r3, #60	; 0x3c
 8002d28:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d2c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	787c      	ldrb	r4, [r7, #1]
 8002d34:	78ba      	ldrb	r2, [r7, #2]
 8002d36:	78f9      	ldrb	r1, [r7, #3]
 8002d38:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002d3a:	9302      	str	r3, [sp, #8]
 8002d3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d40:	9301      	str	r3, [sp, #4]
 8002d42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d46:	9300      	str	r3, [sp, #0]
 8002d48:	4623      	mov	r3, r4
 8002d4a:	f005 fd01 	bl	8008750 <USB_HC_Init>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3714      	adds	r7, #20
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd90      	pop	{r4, r7, pc}

08002d64 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002d70:	2300      	movs	r3, #0
 8002d72:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_HCD_HC_Halt+0x1e>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e00f      	b.n	8002da2 <HAL_HCD_HC_Halt+0x3e>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	4611      	mov	r1, r2
 8002d92:	4618      	mov	r0, r3
 8002d94:	f005 ff3d 	bl	8008c12 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
	...

08002dac <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	4608      	mov	r0, r1
 8002db6:	4611      	mov	r1, r2
 8002db8:	461a      	mov	r2, r3
 8002dba:	4603      	mov	r3, r0
 8002dbc:	70fb      	strb	r3, [r7, #3]
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	70bb      	strb	r3, [r7, #2]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002dc6:	78fb      	ldrb	r3, [r7, #3]
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	212c      	movs	r1, #44	; 0x2c
 8002dcc:	fb01 f303 	mul.w	r3, r1, r3
 8002dd0:	4413      	add	r3, r2
 8002dd2:	333b      	adds	r3, #59	; 0x3b
 8002dd4:	78ba      	ldrb	r2, [r7, #2]
 8002dd6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002dd8:	78fb      	ldrb	r3, [r7, #3]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	212c      	movs	r1, #44	; 0x2c
 8002dde:	fb01 f303 	mul.w	r3, r1, r3
 8002de2:	4413      	add	r3, r2
 8002de4:	333f      	adds	r3, #63	; 0x3f
 8002de6:	787a      	ldrb	r2, [r7, #1]
 8002de8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002dea:	7c3b      	ldrb	r3, [r7, #16]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d112      	bne.n	8002e16 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	212c      	movs	r1, #44	; 0x2c
 8002df6:	fb01 f303 	mul.w	r3, r1, r3
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3342      	adds	r3, #66	; 0x42
 8002dfe:	2203      	movs	r2, #3
 8002e00:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002e02:	78fb      	ldrb	r3, [r7, #3]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	212c      	movs	r1, #44	; 0x2c
 8002e08:	fb01 f303 	mul.w	r3, r1, r3
 8002e0c:	4413      	add	r3, r2
 8002e0e:	333d      	adds	r3, #61	; 0x3d
 8002e10:	7f3a      	ldrb	r2, [r7, #28]
 8002e12:	701a      	strb	r2, [r3, #0]
 8002e14:	e008      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e16:	78fb      	ldrb	r3, [r7, #3]
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	212c      	movs	r1, #44	; 0x2c
 8002e1c:	fb01 f303 	mul.w	r3, r1, r3
 8002e20:	4413      	add	r3, r2
 8002e22:	3342      	adds	r3, #66	; 0x42
 8002e24:	2202      	movs	r2, #2
 8002e26:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002e28:	787b      	ldrb	r3, [r7, #1]
 8002e2a:	2b03      	cmp	r3, #3
 8002e2c:	f200 80c6 	bhi.w	8002fbc <HAL_HCD_HC_SubmitRequest+0x210>
 8002e30:	a201      	add	r2, pc, #4	; (adr r2, 8002e38 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e36:	bf00      	nop
 8002e38:	08002e49 	.word	0x08002e49
 8002e3c:	08002fa9 	.word	0x08002fa9
 8002e40:	08002ead 	.word	0x08002ead
 8002e44:	08002f2b 	.word	0x08002f2b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002e48:	7c3b      	ldrb	r3, [r7, #16]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	f040 80b8 	bne.w	8002fc0 <HAL_HCD_HC_SubmitRequest+0x214>
 8002e50:	78bb      	ldrb	r3, [r7, #2]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f040 80b4 	bne.w	8002fc0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002e58:	8b3b      	ldrh	r3, [r7, #24]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d108      	bne.n	8002e70 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002e5e:	78fb      	ldrb	r3, [r7, #3]
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	212c      	movs	r1, #44	; 0x2c
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	3355      	adds	r3, #85	; 0x55
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	212c      	movs	r1, #44	; 0x2c
 8002e76:	fb01 f303 	mul.w	r3, r1, r3
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3355      	adds	r3, #85	; 0x55
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d109      	bne.n	8002e98 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	212c      	movs	r1, #44	; 0x2c
 8002e8a:	fb01 f303 	mul.w	r3, r1, r3
 8002e8e:	4413      	add	r3, r2
 8002e90:	3342      	adds	r3, #66	; 0x42
 8002e92:	2200      	movs	r2, #0
 8002e94:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002e96:	e093      	b.n	8002fc0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e98:	78fb      	ldrb	r3, [r7, #3]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	212c      	movs	r1, #44	; 0x2c
 8002e9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ea2:	4413      	add	r3, r2
 8002ea4:	3342      	adds	r3, #66	; 0x42
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	701a      	strb	r2, [r3, #0]
      break;
 8002eaa:	e089      	b.n	8002fc0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002eac:	78bb      	ldrb	r3, [r7, #2]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d11d      	bne.n	8002eee <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	212c      	movs	r1, #44	; 0x2c
 8002eb8:	fb01 f303 	mul.w	r3, r1, r3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	3355      	adds	r3, #85	; 0x55
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d109      	bne.n	8002eda <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ec6:	78fb      	ldrb	r3, [r7, #3]
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	212c      	movs	r1, #44	; 0x2c
 8002ecc:	fb01 f303 	mul.w	r3, r1, r3
 8002ed0:	4413      	add	r3, r2
 8002ed2:	3342      	adds	r3, #66	; 0x42
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002ed8:	e073      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002eda:	78fb      	ldrb	r3, [r7, #3]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	212c      	movs	r1, #44	; 0x2c
 8002ee0:	fb01 f303 	mul.w	r3, r1, r3
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3342      	adds	r3, #66	; 0x42
 8002ee8:	2202      	movs	r2, #2
 8002eea:	701a      	strb	r2, [r3, #0]
      break;
 8002eec:	e069      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002eee:	78fb      	ldrb	r3, [r7, #3]
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	212c      	movs	r1, #44	; 0x2c
 8002ef4:	fb01 f303 	mul.w	r3, r1, r3
 8002ef8:	4413      	add	r3, r2
 8002efa:	3354      	adds	r3, #84	; 0x54
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d109      	bne.n	8002f16 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f02:	78fb      	ldrb	r3, [r7, #3]
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	212c      	movs	r1, #44	; 0x2c
 8002f08:	fb01 f303 	mul.w	r3, r1, r3
 8002f0c:	4413      	add	r3, r2
 8002f0e:	3342      	adds	r3, #66	; 0x42
 8002f10:	2200      	movs	r2, #0
 8002f12:	701a      	strb	r2, [r3, #0]
      break;
 8002f14:	e055      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f16:	78fb      	ldrb	r3, [r7, #3]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	212c      	movs	r1, #44	; 0x2c
 8002f1c:	fb01 f303 	mul.w	r3, r1, r3
 8002f20:	4413      	add	r3, r2
 8002f22:	3342      	adds	r3, #66	; 0x42
 8002f24:	2202      	movs	r2, #2
 8002f26:	701a      	strb	r2, [r3, #0]
      break;
 8002f28:	e04b      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002f2a:	78bb      	ldrb	r3, [r7, #2]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d11d      	bne.n	8002f6c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f30:	78fb      	ldrb	r3, [r7, #3]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	212c      	movs	r1, #44	; 0x2c
 8002f36:	fb01 f303 	mul.w	r3, r1, r3
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3355      	adds	r3, #85	; 0x55
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d109      	bne.n	8002f58 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f44:	78fb      	ldrb	r3, [r7, #3]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	212c      	movs	r1, #44	; 0x2c
 8002f4a:	fb01 f303 	mul.w	r3, r1, r3
 8002f4e:	4413      	add	r3, r2
 8002f50:	3342      	adds	r3, #66	; 0x42
 8002f52:	2200      	movs	r2, #0
 8002f54:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002f56:	e034      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f58:	78fb      	ldrb	r3, [r7, #3]
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	212c      	movs	r1, #44	; 0x2c
 8002f5e:	fb01 f303 	mul.w	r3, r1, r3
 8002f62:	4413      	add	r3, r2
 8002f64:	3342      	adds	r3, #66	; 0x42
 8002f66:	2202      	movs	r2, #2
 8002f68:	701a      	strb	r2, [r3, #0]
      break;
 8002f6a:	e02a      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	212c      	movs	r1, #44	; 0x2c
 8002f72:	fb01 f303 	mul.w	r3, r1, r3
 8002f76:	4413      	add	r3, r2
 8002f78:	3354      	adds	r3, #84	; 0x54
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d109      	bne.n	8002f94 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f80:	78fb      	ldrb	r3, [r7, #3]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	212c      	movs	r1, #44	; 0x2c
 8002f86:	fb01 f303 	mul.w	r3, r1, r3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	3342      	adds	r3, #66	; 0x42
 8002f8e:	2200      	movs	r2, #0
 8002f90:	701a      	strb	r2, [r3, #0]
      break;
 8002f92:	e016      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f94:	78fb      	ldrb	r3, [r7, #3]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	212c      	movs	r1, #44	; 0x2c
 8002f9a:	fb01 f303 	mul.w	r3, r1, r3
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3342      	adds	r3, #66	; 0x42
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	701a      	strb	r2, [r3, #0]
      break;
 8002fa6:	e00c      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	212c      	movs	r1, #44	; 0x2c
 8002fae:	fb01 f303 	mul.w	r3, r1, r3
 8002fb2:	4413      	add	r3, r2
 8002fb4:	3342      	adds	r3, #66	; 0x42
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	701a      	strb	r2, [r3, #0]
      break;
 8002fba:	e002      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002fbc:	bf00      	nop
 8002fbe:	e000      	b.n	8002fc2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002fc0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002fc2:	78fb      	ldrb	r3, [r7, #3]
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	212c      	movs	r1, #44	; 0x2c
 8002fc8:	fb01 f303 	mul.w	r3, r1, r3
 8002fcc:	4413      	add	r3, r2
 8002fce:	3344      	adds	r3, #68	; 0x44
 8002fd0:	697a      	ldr	r2, [r7, #20]
 8002fd2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002fd4:	78fb      	ldrb	r3, [r7, #3]
 8002fd6:	8b3a      	ldrh	r2, [r7, #24]
 8002fd8:	6879      	ldr	r1, [r7, #4]
 8002fda:	202c      	movs	r0, #44	; 0x2c
 8002fdc:	fb00 f303 	mul.w	r3, r0, r3
 8002fe0:	440b      	add	r3, r1
 8002fe2:	334c      	adds	r3, #76	; 0x4c
 8002fe4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002fe6:	78fb      	ldrb	r3, [r7, #3]
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	212c      	movs	r1, #44	; 0x2c
 8002fec:	fb01 f303 	mul.w	r3, r1, r3
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3360      	adds	r3, #96	; 0x60
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002ff8:	78fb      	ldrb	r3, [r7, #3]
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	212c      	movs	r1, #44	; 0x2c
 8002ffe:	fb01 f303 	mul.w	r3, r1, r3
 8003002:	4413      	add	r3, r2
 8003004:	3350      	adds	r3, #80	; 0x50
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800300a:	78fb      	ldrb	r3, [r7, #3]
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	212c      	movs	r1, #44	; 0x2c
 8003010:	fb01 f303 	mul.w	r3, r1, r3
 8003014:	4413      	add	r3, r2
 8003016:	3339      	adds	r3, #57	; 0x39
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800301c:	78fb      	ldrb	r3, [r7, #3]
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	212c      	movs	r1, #44	; 0x2c
 8003022:	fb01 f303 	mul.w	r3, r1, r3
 8003026:	4413      	add	r3, r2
 8003028:	3361      	adds	r3, #97	; 0x61
 800302a:	2200      	movs	r2, #0
 800302c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	78fb      	ldrb	r3, [r7, #3]
 8003034:	222c      	movs	r2, #44	; 0x2c
 8003036:	fb02 f303 	mul.w	r3, r2, r3
 800303a:	3338      	adds	r3, #56	; 0x38
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	18d1      	adds	r1, r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	461a      	mov	r2, r3
 8003048:	f005 fc90 	bl	800896c <USB_HC_StartXfer>
 800304c:	4603      	mov	r3, r0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop

08003058 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b086      	sub	sp, #24
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f005 f9a9 	bl	80083c6 <USB_GetMode>
 8003074:	4603      	mov	r3, r0
 8003076:	2b01      	cmp	r3, #1
 8003078:	f040 80ef 	bne.w	800325a <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4618      	mov	r0, r3
 8003082:	f005 f98d 	bl	80083a0 <USB_ReadInterrupts>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80e5 	beq.w	8003258 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4618      	mov	r0, r3
 8003094:	f005 f984 	bl	80083a0 <USB_ReadInterrupts>
 8003098:	4603      	mov	r3, r0
 800309a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800309e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80030a2:	d104      	bne.n	80030ae <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80030ac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4618      	mov	r0, r3
 80030b4:	f005 f974 	bl	80083a0 <USB_ReadInterrupts>
 80030b8:	4603      	mov	r3, r0
 80030ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030c2:	d104      	bne.n	80030ce <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80030cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f005 f964 	bl	80083a0 <USB_ReadInterrupts>
 80030d8:	4603      	mov	r3, r0
 80030da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030e2:	d104      	bne.n	80030ee <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80030ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f005 f954 	bl	80083a0 <USB_ReadInterrupts>
 80030f8:	4603      	mov	r3, r0
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d103      	bne.n	800310a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2202      	movs	r2, #2
 8003108:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f005 f946 	bl	80083a0 <USB_ReadInterrupts>
 8003114:	4603      	mov	r3, r0
 8003116:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800311a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800311e:	d115      	bne.n	800314c <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003128:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b00      	cmp	r3, #0
 8003138:	d108      	bne.n	800314c <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f00b f8e8 	bl	800e310 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2101      	movs	r1, #1
 8003146:	4618      	mov	r0, r3
 8003148:	f005 fa3c 	bl	80085c4 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f005 f925 	bl	80083a0 <USB_ReadInterrupts>
 8003156:	4603      	mov	r3, r0
 8003158:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800315c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003160:	d102      	bne.n	8003168 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f001 f9ff 	bl	8004566 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f005 f917 	bl	80083a0 <USB_ReadInterrupts>
 8003172:	4603      	mov	r3, r0
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b08      	cmp	r3, #8
 800317a:	d106      	bne.n	800318a <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f00b f8ab 	bl	800e2d8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2208      	movs	r2, #8
 8003188:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f005 f906 	bl	80083a0 <USB_ReadInterrupts>
 8003194:	4603      	mov	r3, r0
 8003196:	f003 0310 	and.w	r3, r3, #16
 800319a:	2b10      	cmp	r3, #16
 800319c:	d101      	bne.n	80031a2 <HAL_HCD_IRQHandler+0x14a>
 800319e:	2301      	movs	r3, #1
 80031a0:	e000      	b.n	80031a4 <HAL_HCD_IRQHandler+0x14c>
 80031a2:	2300      	movs	r3, #0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d012      	beq.n	80031ce <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	699a      	ldr	r2, [r3, #24]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 0210 	bic.w	r2, r2, #16
 80031b6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f001 f902 	bl	80043c2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	699a      	ldr	r2, [r3, #24]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f042 0210 	orr.w	r2, r2, #16
 80031cc:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f005 f8e4 	bl	80083a0 <USB_ReadInterrupts>
 80031d8:	4603      	mov	r3, r0
 80031da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80031e2:	d13a      	bne.n	800325a <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f005 fd01 	bl	8008bf0 <USB_HC_ReadInterrupt>
 80031ee:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	e025      	b.n	8003242 <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	f003 030f 	and.w	r3, r3, #15
 80031fc:	68ba      	ldr	r2, [r7, #8]
 80031fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d018      	beq.n	800323c <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	015a      	lsls	r2, r3, #5
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	4413      	add	r3, r2
 8003212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800321c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003220:	d106      	bne.n	8003230 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	b2db      	uxtb	r3, r3
 8003226:	4619      	mov	r1, r3
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f8ab 	bl	8003384 <HCD_HC_IN_IRQHandler>
 800322e:	e005      	b.n	800323c <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	b2db      	uxtb	r3, r3
 8003234:	4619      	mov	r1, r3
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fcc6 	bl	8003bc8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	3301      	adds	r3, #1
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	429a      	cmp	r2, r3
 800324a:	d3d4      	bcc.n	80031f6 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003254:	615a      	str	r2, [r3, #20]
 8003256:	e000      	b.n	800325a <HAL_HCD_IRQHandler+0x202>
      return;
 8003258:	bf00      	nop
    }
  }
}
 800325a:	3718      	adds	r7, #24
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800326e:	2b01      	cmp	r3, #1
 8003270:	d101      	bne.n	8003276 <HAL_HCD_Start+0x16>
 8003272:	2302      	movs	r3, #2
 8003274:	e013      	b.n	800329e <HAL_HCD_Start+0x3e>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f004 ff99 	bl	80081ba <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2101      	movs	r1, #1
 800328e:	4618      	mov	r0, r3
 8003290:	f005 f9fc 	bl	800868c <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d101      	bne.n	80032bc <HAL_HCD_Stop+0x16>
 80032b8:	2302      	movs	r3, #2
 80032ba:	e00d      	b.n	80032d8 <HAL_HCD_Stop+0x32>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f005 fdfb 	bl	8008ec4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f005 f9a3 	bl	8008638 <USB_ResetPort>
 80032f2:	4603      	mov	r3, r0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003308:	78fb      	ldrb	r3, [r7, #3]
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	212c      	movs	r1, #44	; 0x2c
 800330e:	fb01 f303 	mul.w	r3, r1, r3
 8003312:	4413      	add	r3, r2
 8003314:	3360      	adds	r3, #96	; 0x60
 8003316:	781b      	ldrb	r3, [r3, #0]
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	460b      	mov	r3, r1
 800332e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003330:	78fb      	ldrb	r3, [r7, #3]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	212c      	movs	r1, #44	; 0x2c
 8003336:	fb01 f303 	mul.w	r3, r1, r3
 800333a:	4413      	add	r3, r2
 800333c:	3350      	adds	r3, #80	; 0x50
 800333e:	681b      	ldr	r3, [r3, #0]
}
 8003340:	4618      	mov	r0, r3
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4618      	mov	r0, r3
 800335a:	f005 f9e7 	bl	800872c <USB_GetCurrentFrame>
 800335e:	4603      	mov	r3, r0
}
 8003360:	4618      	mov	r0, r3
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4618      	mov	r0, r3
 8003376:	f005 f9c2 	bl	80086fe <USB_GetHostSpeed>
 800337a:	4603      	mov	r3, r0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	015a      	lsls	r2, r3, #5
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	4413      	add	r3, r2
 80033a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 0304 	and.w	r3, r3, #4
 80033b0:	2b04      	cmp	r3, #4
 80033b2:	d119      	bne.n	80033e8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c0:	461a      	mov	r2, r3
 80033c2:	2304      	movs	r3, #4
 80033c4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	015a      	lsls	r2, r3, #5
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4413      	add	r3, r2
 80033ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	0151      	lsls	r1, r2, #5
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	440a      	add	r2, r1
 80033dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80033e0:	f043 0302 	orr.w	r3, r3, #2
 80033e4:	60d3      	str	r3, [r2, #12]
 80033e6:	e101      	b.n	80035ec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	015a      	lsls	r2, r3, #5
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	4413      	add	r3, r2
 80033f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033fe:	d12b      	bne.n	8003458 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	015a      	lsls	r2, r3, #5
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	4413      	add	r3, r2
 8003408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800340c:	461a      	mov	r2, r3
 800340e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003412:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	212c      	movs	r1, #44	; 0x2c
 800341a:	fb01 f303 	mul.w	r3, r1, r3
 800341e:	4413      	add	r3, r2
 8003420:	3361      	adds	r3, #97	; 0x61
 8003422:	2207      	movs	r2, #7
 8003424:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	015a      	lsls	r2, r3, #5
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	4413      	add	r3, r2
 800342e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	0151      	lsls	r1, r2, #5
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	440a      	add	r2, r1
 800343c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003440:	f043 0302 	orr.w	r3, r3, #2
 8003444:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	4611      	mov	r1, r2
 8003450:	4618      	mov	r0, r3
 8003452:	f005 fbde 	bl	8008c12 <USB_HC_Halt>
 8003456:	e0c9      	b.n	80035ec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	015a      	lsls	r2, r3, #5
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	4413      	add	r3, r2
 8003460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b20      	cmp	r3, #32
 800346c:	d109      	bne.n	8003482 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	015a      	lsls	r2, r3, #5
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4413      	add	r3, r2
 8003476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800347a:	461a      	mov	r2, r3
 800347c:	2320      	movs	r3, #32
 800347e:	6093      	str	r3, [r2, #8]
 8003480:	e0b4      	b.n	80035ec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	015a      	lsls	r2, r3, #5
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	4413      	add	r3, r2
 800348a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f003 0308 	and.w	r3, r3, #8
 8003494:	2b08      	cmp	r3, #8
 8003496:	d133      	bne.n	8003500 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	015a      	lsls	r2, r3, #5
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4413      	add	r3, r2
 80034a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	0151      	lsls	r1, r2, #5
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	440a      	add	r2, r1
 80034ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034b2:	f043 0302 	orr.w	r3, r3, #2
 80034b6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	212c      	movs	r1, #44	; 0x2c
 80034be:	fb01 f303 	mul.w	r3, r1, r3
 80034c2:	4413      	add	r3, r2
 80034c4:	3361      	adds	r3, #97	; 0x61
 80034c6:	2205      	movs	r2, #5
 80034c8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	015a      	lsls	r2, r3, #5
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4413      	add	r3, r2
 80034d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d6:	461a      	mov	r2, r3
 80034d8:	2310      	movs	r3, #16
 80034da:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	015a      	lsls	r2, r3, #5
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	4413      	add	r3, r2
 80034e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034e8:	461a      	mov	r2, r3
 80034ea:	2308      	movs	r3, #8
 80034ec:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	4611      	mov	r1, r2
 80034f8:	4618      	mov	r0, r3
 80034fa:	f005 fb8a 	bl	8008c12 <USB_HC_Halt>
 80034fe:	e075      	b.n	80035ec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	015a      	lsls	r2, r3, #5
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4413      	add	r3, r2
 8003508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003512:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003516:	d134      	bne.n	8003582 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	015a      	lsls	r2, r3, #5
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	4413      	add	r3, r2
 8003520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	0151      	lsls	r1, r2, #5
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	440a      	add	r2, r1
 800352e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003532:	f043 0302 	orr.w	r3, r3, #2
 8003536:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	212c      	movs	r1, #44	; 0x2c
 800353e:	fb01 f303 	mul.w	r3, r1, r3
 8003542:	4413      	add	r3, r2
 8003544:	3361      	adds	r3, #97	; 0x61
 8003546:	2208      	movs	r2, #8
 8003548:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	015a      	lsls	r2, r3, #5
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	4413      	add	r3, r2
 8003552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003556:	461a      	mov	r2, r3
 8003558:	2310      	movs	r3, #16
 800355a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	015a      	lsls	r2, r3, #5
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4413      	add	r3, r2
 8003564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003568:	461a      	mov	r2, r3
 800356a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800356e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	b2d2      	uxtb	r2, r2
 8003578:	4611      	mov	r1, r2
 800357a:	4618      	mov	r0, r3
 800357c:	f005 fb49 	bl	8008c12 <USB_HC_Halt>
 8003580:	e034      	b.n	80035ec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	015a      	lsls	r2, r3, #5
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	4413      	add	r3, r2
 800358a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003594:	2b80      	cmp	r3, #128	; 0x80
 8003596:	d129      	bne.n	80035ec <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	015a      	lsls	r2, r3, #5
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	4413      	add	r3, r2
 80035a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	0151      	lsls	r1, r2, #5
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	440a      	add	r2, r1
 80035ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035b2:	f043 0302 	orr.w	r3, r3, #2
 80035b6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	212c      	movs	r1, #44	; 0x2c
 80035be:	fb01 f303 	mul.w	r3, r1, r3
 80035c2:	4413      	add	r3, r2
 80035c4:	3361      	adds	r3, #97	; 0x61
 80035c6:	2206      	movs	r2, #6
 80035c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	b2d2      	uxtb	r2, r2
 80035d2:	4611      	mov	r1, r2
 80035d4:	4618      	mov	r0, r3
 80035d6:	f005 fb1c 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	015a      	lsls	r2, r3, #5
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	4413      	add	r3, r2
 80035e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035e6:	461a      	mov	r2, r3
 80035e8:	2380      	movs	r3, #128	; 0x80
 80035ea:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	015a      	lsls	r2, r3, #5
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4413      	add	r3, r2
 80035f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003602:	d122      	bne.n	800364a <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	015a      	lsls	r2, r3, #5
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	4413      	add	r3, r2
 800360c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	0151      	lsls	r1, r2, #5
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	440a      	add	r2, r1
 800361a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800361e:	f043 0302 	orr.w	r3, r3, #2
 8003622:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f005 faef 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	015a      	lsls	r2, r3, #5
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4413      	add	r3, r2
 800363c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003640:	461a      	mov	r2, r3
 8003642:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003646:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003648:	e2ba      	b.n	8003bc0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	015a      	lsls	r2, r3, #5
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	4413      	add	r3, r2
 8003652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b01      	cmp	r3, #1
 800365e:	f040 811b 	bne.w	8003898 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d019      	beq.n	800369e <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	212c      	movs	r1, #44	; 0x2c
 8003670:	fb01 f303 	mul.w	r3, r1, r3
 8003674:	4413      	add	r3, r2
 8003676:	3348      	adds	r3, #72	; 0x48
 8003678:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	0159      	lsls	r1, r3, #5
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	440b      	add	r3, r1
 8003682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800368c:	1ad2      	subs	r2, r2, r3
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	202c      	movs	r0, #44	; 0x2c
 8003694:	fb00 f303 	mul.w	r3, r0, r3
 8003698:	440b      	add	r3, r1
 800369a:	3350      	adds	r3, #80	; 0x50
 800369c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	212c      	movs	r1, #44	; 0x2c
 80036a4:	fb01 f303 	mul.w	r3, r1, r3
 80036a8:	4413      	add	r3, r2
 80036aa:	3361      	adds	r3, #97	; 0x61
 80036ac:	2201      	movs	r2, #1
 80036ae:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	212c      	movs	r1, #44	; 0x2c
 80036b6:	fb01 f303 	mul.w	r3, r1, r3
 80036ba:	4413      	add	r3, r2
 80036bc:	335c      	adds	r3, #92	; 0x5c
 80036be:	2200      	movs	r2, #0
 80036c0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	015a      	lsls	r2, r3, #5
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	4413      	add	r3, r2
 80036ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036ce:	461a      	mov	r2, r3
 80036d0:	2301      	movs	r3, #1
 80036d2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	212c      	movs	r1, #44	; 0x2c
 80036da:	fb01 f303 	mul.w	r3, r1, r3
 80036de:	4413      	add	r3, r2
 80036e0:	333f      	adds	r3, #63	; 0x3f
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d009      	beq.n	80036fc <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	212c      	movs	r1, #44	; 0x2c
 80036ee:	fb01 f303 	mul.w	r3, r1, r3
 80036f2:	4413      	add	r3, r2
 80036f4:	333f      	adds	r3, #63	; 0x3f
 80036f6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d121      	bne.n	8003740 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	015a      	lsls	r2, r3, #5
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	4413      	add	r3, r2
 8003704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	0151      	lsls	r1, r2, #5
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	440a      	add	r2, r1
 8003712:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003716:	f043 0302 	orr.w	r3, r3, #2
 800371a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	b2d2      	uxtb	r2, r2
 8003724:	4611      	mov	r1, r2
 8003726:	4618      	mov	r0, r3
 8003728:	f005 fa73 	bl	8008c12 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	015a      	lsls	r2, r3, #5
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	4413      	add	r3, r2
 8003734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003738:	461a      	mov	r2, r3
 800373a:	2310      	movs	r3, #16
 800373c:	6093      	str	r3, [r2, #8]
 800373e:	e066      	b.n	800380e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	212c      	movs	r1, #44	; 0x2c
 8003746:	fb01 f303 	mul.w	r3, r1, r3
 800374a:	4413      	add	r3, r2
 800374c:	333f      	adds	r3, #63	; 0x3f
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	2b03      	cmp	r3, #3
 8003752:	d127      	bne.n	80037a4 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	015a      	lsls	r2, r3, #5
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	4413      	add	r3, r2
 800375c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	0151      	lsls	r1, r2, #5
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	440a      	add	r2, r1
 800376a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800376e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003772:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	212c      	movs	r1, #44	; 0x2c
 800377a:	fb01 f303 	mul.w	r3, r1, r3
 800377e:	4413      	add	r3, r2
 8003780:	3360      	adds	r3, #96	; 0x60
 8003782:	2201      	movs	r2, #1
 8003784:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	b2d9      	uxtb	r1, r3
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	202c      	movs	r0, #44	; 0x2c
 8003790:	fb00 f303 	mul.w	r3, r0, r3
 8003794:	4413      	add	r3, r2
 8003796:	3360      	adds	r3, #96	; 0x60
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	461a      	mov	r2, r3
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f00a fdc5 	bl	800e32c <HAL_HCD_HC_NotifyURBChange_Callback>
 80037a2:	e034      	b.n	800380e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	212c      	movs	r1, #44	; 0x2c
 80037aa:	fb01 f303 	mul.w	r3, r1, r3
 80037ae:	4413      	add	r3, r2
 80037b0:	333f      	adds	r3, #63	; 0x3f
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d12a      	bne.n	800380e <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	212c      	movs	r1, #44	; 0x2c
 80037be:	fb01 f303 	mul.w	r3, r1, r3
 80037c2:	4413      	add	r3, r2
 80037c4:	3360      	adds	r3, #96	; 0x60
 80037c6:	2201      	movs	r2, #1
 80037c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	212c      	movs	r1, #44	; 0x2c
 80037d0:	fb01 f303 	mul.w	r3, r1, r3
 80037d4:	4413      	add	r3, r2
 80037d6:	3354      	adds	r3, #84	; 0x54
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	f083 0301 	eor.w	r3, r3, #1
 80037de:	b2d8      	uxtb	r0, r3
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	212c      	movs	r1, #44	; 0x2c
 80037e6:	fb01 f303 	mul.w	r3, r1, r3
 80037ea:	4413      	add	r3, r2
 80037ec:	3354      	adds	r3, #84	; 0x54
 80037ee:	4602      	mov	r2, r0
 80037f0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	b2d9      	uxtb	r1, r3
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	202c      	movs	r0, #44	; 0x2c
 80037fc:	fb00 f303 	mul.w	r3, r0, r3
 8003800:	4413      	add	r3, r2
 8003802:	3360      	adds	r3, #96	; 0x60
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	461a      	mov	r2, r3
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f00a fd8f 	bl	800e32c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d12b      	bne.n	800386e <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	212c      	movs	r1, #44	; 0x2c
 800381c:	fb01 f303 	mul.w	r3, r1, r3
 8003820:	4413      	add	r3, r2
 8003822:	3348      	adds	r3, #72	; 0x48
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	202c      	movs	r0, #44	; 0x2c
 800382c:	fb00 f202 	mul.w	r2, r0, r2
 8003830:	440a      	add	r2, r1
 8003832:	3240      	adds	r2, #64	; 0x40
 8003834:	8812      	ldrh	r2, [r2, #0]
 8003836:	fbb3 f3f2 	udiv	r3, r3, r2
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 81be 	beq.w	8003bc0 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	212c      	movs	r1, #44	; 0x2c
 800384a:	fb01 f303 	mul.w	r3, r1, r3
 800384e:	4413      	add	r3, r2
 8003850:	3354      	adds	r3, #84	; 0x54
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	f083 0301 	eor.w	r3, r3, #1
 8003858:	b2d8      	uxtb	r0, r3
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	212c      	movs	r1, #44	; 0x2c
 8003860:	fb01 f303 	mul.w	r3, r1, r3
 8003864:	4413      	add	r3, r2
 8003866:	3354      	adds	r3, #84	; 0x54
 8003868:	4602      	mov	r2, r0
 800386a:	701a      	strb	r2, [r3, #0]
}
 800386c:	e1a8      	b.n	8003bc0 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	212c      	movs	r1, #44	; 0x2c
 8003874:	fb01 f303 	mul.w	r3, r1, r3
 8003878:	4413      	add	r3, r2
 800387a:	3354      	adds	r3, #84	; 0x54
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	f083 0301 	eor.w	r3, r3, #1
 8003882:	b2d8      	uxtb	r0, r3
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	212c      	movs	r1, #44	; 0x2c
 800388a:	fb01 f303 	mul.w	r3, r1, r3
 800388e:	4413      	add	r3, r2
 8003890:	3354      	adds	r3, #84	; 0x54
 8003892:	4602      	mov	r2, r0
 8003894:	701a      	strb	r2, [r3, #0]
}
 8003896:	e193      	b.n	8003bc0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	015a      	lsls	r2, r3, #5
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	4413      	add	r3, r2
 80038a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	f040 8106 	bne.w	8003abc <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	015a      	lsls	r2, r3, #5
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4413      	add	r3, r2
 80038b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	0151      	lsls	r1, r2, #5
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	440a      	add	r2, r1
 80038c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038ca:	f023 0302 	bic.w	r3, r3, #2
 80038ce:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	212c      	movs	r1, #44	; 0x2c
 80038d6:	fb01 f303 	mul.w	r3, r1, r3
 80038da:	4413      	add	r3, r2
 80038dc:	3361      	adds	r3, #97	; 0x61
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d109      	bne.n	80038f8 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	212c      	movs	r1, #44	; 0x2c
 80038ea:	fb01 f303 	mul.w	r3, r1, r3
 80038ee:	4413      	add	r3, r2
 80038f0:	3360      	adds	r3, #96	; 0x60
 80038f2:	2201      	movs	r2, #1
 80038f4:	701a      	strb	r2, [r3, #0]
 80038f6:	e0c9      	b.n	8003a8c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	212c      	movs	r1, #44	; 0x2c
 80038fe:	fb01 f303 	mul.w	r3, r1, r3
 8003902:	4413      	add	r3, r2
 8003904:	3361      	adds	r3, #97	; 0x61
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	2b05      	cmp	r3, #5
 800390a:	d109      	bne.n	8003920 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	212c      	movs	r1, #44	; 0x2c
 8003912:	fb01 f303 	mul.w	r3, r1, r3
 8003916:	4413      	add	r3, r2
 8003918:	3360      	adds	r3, #96	; 0x60
 800391a:	2205      	movs	r2, #5
 800391c:	701a      	strb	r2, [r3, #0]
 800391e:	e0b5      	b.n	8003a8c <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	212c      	movs	r1, #44	; 0x2c
 8003926:	fb01 f303 	mul.w	r3, r1, r3
 800392a:	4413      	add	r3, r2
 800392c:	3361      	adds	r3, #97	; 0x61
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	2b06      	cmp	r3, #6
 8003932:	d009      	beq.n	8003948 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	212c      	movs	r1, #44	; 0x2c
 800393a:	fb01 f303 	mul.w	r3, r1, r3
 800393e:	4413      	add	r3, r2
 8003940:	3361      	adds	r3, #97	; 0x61
 8003942:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003944:	2b08      	cmp	r3, #8
 8003946:	d150      	bne.n	80039ea <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	212c      	movs	r1, #44	; 0x2c
 800394e:	fb01 f303 	mul.w	r3, r1, r3
 8003952:	4413      	add	r3, r2
 8003954:	335c      	adds	r3, #92	; 0x5c
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	1c5a      	adds	r2, r3, #1
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	202c      	movs	r0, #44	; 0x2c
 8003960:	fb00 f303 	mul.w	r3, r0, r3
 8003964:	440b      	add	r3, r1
 8003966:	335c      	adds	r3, #92	; 0x5c
 8003968:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	212c      	movs	r1, #44	; 0x2c
 8003970:	fb01 f303 	mul.w	r3, r1, r3
 8003974:	4413      	add	r3, r2
 8003976:	335c      	adds	r3, #92	; 0x5c
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b02      	cmp	r3, #2
 800397c:	d912      	bls.n	80039a4 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	212c      	movs	r1, #44	; 0x2c
 8003984:	fb01 f303 	mul.w	r3, r1, r3
 8003988:	4413      	add	r3, r2
 800398a:	335c      	adds	r3, #92	; 0x5c
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	212c      	movs	r1, #44	; 0x2c
 8003996:	fb01 f303 	mul.w	r3, r1, r3
 800399a:	4413      	add	r3, r2
 800399c:	3360      	adds	r3, #96	; 0x60
 800399e:	2204      	movs	r2, #4
 80039a0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80039a2:	e073      	b.n	8003a8c <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	212c      	movs	r1, #44	; 0x2c
 80039aa:	fb01 f303 	mul.w	r3, r1, r3
 80039ae:	4413      	add	r3, r2
 80039b0:	3360      	adds	r3, #96	; 0x60
 80039b2:	2202      	movs	r2, #2
 80039b4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	015a      	lsls	r2, r3, #5
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	4413      	add	r3, r2
 80039be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80039cc:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80039d4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	015a      	lsls	r2, r3, #5
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	4413      	add	r3, r2
 80039de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039e2:	461a      	mov	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80039e8:	e050      	b.n	8003a8c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	212c      	movs	r1, #44	; 0x2c
 80039f0:	fb01 f303 	mul.w	r3, r1, r3
 80039f4:	4413      	add	r3, r2
 80039f6:	3361      	adds	r3, #97	; 0x61
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	d122      	bne.n	8003a44 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	212c      	movs	r1, #44	; 0x2c
 8003a04:	fb01 f303 	mul.w	r3, r1, r3
 8003a08:	4413      	add	r3, r2
 8003a0a:	3360      	adds	r3, #96	; 0x60
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	015a      	lsls	r2, r3, #5
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	4413      	add	r3, r2
 8003a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a26:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a2e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	e023      	b.n	8003a8c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	212c      	movs	r1, #44	; 0x2c
 8003a4a:	fb01 f303 	mul.w	r3, r1, r3
 8003a4e:	4413      	add	r3, r2
 8003a50:	3361      	adds	r3, #97	; 0x61
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	2b07      	cmp	r3, #7
 8003a56:	d119      	bne.n	8003a8c <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	212c      	movs	r1, #44	; 0x2c
 8003a5e:	fb01 f303 	mul.w	r3, r1, r3
 8003a62:	4413      	add	r3, r2
 8003a64:	335c      	adds	r3, #92	; 0x5c
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	202c      	movs	r0, #44	; 0x2c
 8003a70:	fb00 f303 	mul.w	r3, r0, r3
 8003a74:	440b      	add	r3, r1
 8003a76:	335c      	adds	r3, #92	; 0x5c
 8003a78:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	212c      	movs	r1, #44	; 0x2c
 8003a80:	fb01 f303 	mul.w	r3, r1, r3
 8003a84:	4413      	add	r3, r2
 8003a86:	3360      	adds	r3, #96	; 0x60
 8003a88:	2204      	movs	r2, #4
 8003a8a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	015a      	lsls	r2, r3, #5
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a98:	461a      	mov	r2, r3
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	b2d9      	uxtb	r1, r3
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	202c      	movs	r0, #44	; 0x2c
 8003aa8:	fb00 f303 	mul.w	r3, r0, r3
 8003aac:	4413      	add	r3, r2
 8003aae:	3360      	adds	r3, #96	; 0x60
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f00a fc39 	bl	800e32c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003aba:	e081      	b.n	8003bc0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	015a      	lsls	r2, r3, #5
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 0310 	and.w	r3, r3, #16
 8003ace:	2b10      	cmp	r3, #16
 8003ad0:	d176      	bne.n	8003bc0 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	212c      	movs	r1, #44	; 0x2c
 8003ad8:	fb01 f303 	mul.w	r3, r1, r3
 8003adc:	4413      	add	r3, r2
 8003ade:	333f      	adds	r3, #63	; 0x3f
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	d121      	bne.n	8003b2a <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	212c      	movs	r1, #44	; 0x2c
 8003aec:	fb01 f303 	mul.w	r3, r1, r3
 8003af0:	4413      	add	r3, r2
 8003af2:	335c      	adds	r3, #92	; 0x5c
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	015a      	lsls	r2, r3, #5
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	4413      	add	r3, r2
 8003b00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	0151      	lsls	r1, r2, #5
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	440a      	add	r2, r1
 8003b0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b12:	f043 0302 	orr.w	r3, r3, #2
 8003b16:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68fa      	ldr	r2, [r7, #12]
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	4611      	mov	r1, r2
 8003b22:	4618      	mov	r0, r3
 8003b24:	f005 f875 	bl	8008c12 <USB_HC_Halt>
 8003b28:	e041      	b.n	8003bae <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	212c      	movs	r1, #44	; 0x2c
 8003b30:	fb01 f303 	mul.w	r3, r1, r3
 8003b34:	4413      	add	r3, r2
 8003b36:	333f      	adds	r3, #63	; 0x3f
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d009      	beq.n	8003b52 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	212c      	movs	r1, #44	; 0x2c
 8003b44:	fb01 f303 	mul.w	r3, r1, r3
 8003b48:	4413      	add	r3, r2
 8003b4a:	333f      	adds	r3, #63	; 0x3f
 8003b4c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d12d      	bne.n	8003bae <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	212c      	movs	r1, #44	; 0x2c
 8003b58:	fb01 f303 	mul.w	r3, r1, r3
 8003b5c:	4413      	add	r3, r2
 8003b5e:	335c      	adds	r3, #92	; 0x5c
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d120      	bne.n	8003bae <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	212c      	movs	r1, #44	; 0x2c
 8003b72:	fb01 f303 	mul.w	r3, r1, r3
 8003b76:	4413      	add	r3, r2
 8003b78:	3361      	adds	r3, #97	; 0x61
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	015a      	lsls	r2, r3, #5
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	4413      	add	r3, r2
 8003b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	0151      	lsls	r1, r2, #5
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	440a      	add	r2, r1
 8003b94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b98:	f043 0302 	orr.w	r3, r3, #2
 8003b9c:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	b2d2      	uxtb	r2, r2
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f005 f832 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	015a      	lsls	r2, r3, #5
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bba:	461a      	mov	r2, r3
 8003bbc:	2310      	movs	r3, #16
 8003bbe:	6093      	str	r3, [r2, #8]
}
 8003bc0:	bf00      	nop
 8003bc2:	3718      	adds	r7, #24
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003bde:	78fb      	ldrb	r3, [r7, #3]
 8003be0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	015a      	lsls	r2, r3, #5
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	4413      	add	r3, r2
 8003bea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b04      	cmp	r3, #4
 8003bf6:	d119      	bne.n	8003c2c <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	015a      	lsls	r2, r3, #5
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	4413      	add	r3, r2
 8003c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c04:	461a      	mov	r2, r3
 8003c06:	2304      	movs	r3, #4
 8003c08:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	015a      	lsls	r2, r3, #5
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	4413      	add	r3, r2
 8003c12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	0151      	lsls	r1, r2, #5
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	440a      	add	r2, r1
 8003c20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c24:	f043 0302 	orr.w	r3, r3, #2
 8003c28:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003c2a:	e3c6      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	015a      	lsls	r2, r3, #5
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	4413      	add	r3, r2
 8003c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	2b20      	cmp	r3, #32
 8003c40:	d13e      	bne.n	8003cc0 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	015a      	lsls	r2, r3, #5
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	4413      	add	r3, r2
 8003c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c4e:	461a      	mov	r2, r3
 8003c50:	2320      	movs	r3, #32
 8003c52:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	212c      	movs	r1, #44	; 0x2c
 8003c5a:	fb01 f303 	mul.w	r3, r1, r3
 8003c5e:	4413      	add	r3, r2
 8003c60:	333d      	adds	r3, #61	; 0x3d
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	f040 83a8 	bne.w	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	212c      	movs	r1, #44	; 0x2c
 8003c70:	fb01 f303 	mul.w	r3, r1, r3
 8003c74:	4413      	add	r3, r2
 8003c76:	333d      	adds	r3, #61	; 0x3d
 8003c78:	2200      	movs	r2, #0
 8003c7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	212c      	movs	r1, #44	; 0x2c
 8003c82:	fb01 f303 	mul.w	r3, r1, r3
 8003c86:	4413      	add	r3, r2
 8003c88:	3360      	adds	r3, #96	; 0x60
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	015a      	lsls	r2, r3, #5
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	4413      	add	r3, r2
 8003c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	0151      	lsls	r1, r2, #5
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	440a      	add	r2, r1
 8003ca4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ca8:	f043 0302 	orr.w	r3, r3, #2
 8003cac:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	b2d2      	uxtb	r2, r2
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f004 ffaa 	bl	8008c12 <USB_HC_Halt>
}
 8003cbe:	e37c      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cd6:	d122      	bne.n	8003d1e <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	015a      	lsls	r2, r3, #5
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	0151      	lsls	r1, r2, #5
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	440a      	add	r2, r1
 8003cee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003cf2:	f043 0302 	orr.w	r3, r3, #2
 8003cf6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	b2d2      	uxtb	r2, r2
 8003d00:	4611      	mov	r1, r2
 8003d02:	4618      	mov	r0, r3
 8003d04:	f004 ff85 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	015a      	lsls	r2, r3, #5
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	4413      	add	r3, r2
 8003d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d14:	461a      	mov	r2, r3
 8003d16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d1a:	6093      	str	r3, [r2, #8]
}
 8003d1c:	e34d      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	015a      	lsls	r2, r3, #5
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	4413      	add	r3, r2
 8003d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d150      	bne.n	8003dd6 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	212c      	movs	r1, #44	; 0x2c
 8003d3a:	fb01 f303 	mul.w	r3, r1, r3
 8003d3e:	4413      	add	r3, r2
 8003d40:	335c      	adds	r3, #92	; 0x5c
 8003d42:	2200      	movs	r2, #0
 8003d44:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	015a      	lsls	r2, r3, #5
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d58:	2b40      	cmp	r3, #64	; 0x40
 8003d5a:	d111      	bne.n	8003d80 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	212c      	movs	r1, #44	; 0x2c
 8003d62:	fb01 f303 	mul.w	r3, r1, r3
 8003d66:	4413      	add	r3, r2
 8003d68:	333d      	adds	r3, #61	; 0x3d
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	015a      	lsls	r2, r3, #5
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	4413      	add	r3, r2
 8003d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	2340      	movs	r3, #64	; 0x40
 8003d7e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	0151      	lsls	r1, r2, #5
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	440a      	add	r2, r1
 8003d96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d9a:	f043 0302 	orr.w	r3, r3, #2
 8003d9e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	697a      	ldr	r2, [r7, #20]
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	4611      	mov	r1, r2
 8003daa:	4618      	mov	r0, r3
 8003dac:	f004 ff31 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	212c      	movs	r1, #44	; 0x2c
 8003dc8:	fb01 f303 	mul.w	r3, r1, r3
 8003dcc:	4413      	add	r3, r2
 8003dce:	3361      	adds	r3, #97	; 0x61
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	701a      	strb	r2, [r3, #0]
}
 8003dd4:	e2f1      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	015a      	lsls	r2, r3, #5
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	4413      	add	r3, r2
 8003dde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de8:	2b40      	cmp	r3, #64	; 0x40
 8003dea:	d13c      	bne.n	8003e66 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	212c      	movs	r1, #44	; 0x2c
 8003df2:	fb01 f303 	mul.w	r3, r1, r3
 8003df6:	4413      	add	r3, r2
 8003df8:	3361      	adds	r3, #97	; 0x61
 8003dfa:	2204      	movs	r2, #4
 8003dfc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	212c      	movs	r1, #44	; 0x2c
 8003e04:	fb01 f303 	mul.w	r3, r1, r3
 8003e08:	4413      	add	r3, r2
 8003e0a:	333d      	adds	r3, #61	; 0x3d
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	212c      	movs	r1, #44	; 0x2c
 8003e16:	fb01 f303 	mul.w	r3, r1, r3
 8003e1a:	4413      	add	r3, r2
 8003e1c:	335c      	adds	r3, #92	; 0x5c
 8003e1e:	2200      	movs	r2, #0
 8003e20:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	015a      	lsls	r2, r3, #5
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	4413      	add	r3, r2
 8003e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	0151      	lsls	r1, r2, #5
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	440a      	add	r2, r1
 8003e38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e3c:	f043 0302 	orr.w	r3, r3, #2
 8003e40:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f004 fee0 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	015a      	lsls	r2, r3, #5
 8003e56:	69bb      	ldr	r3, [r7, #24]
 8003e58:	4413      	add	r3, r2
 8003e5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e5e:	461a      	mov	r2, r3
 8003e60:	2340      	movs	r3, #64	; 0x40
 8003e62:	6093      	str	r3, [r2, #8]
}
 8003e64:	e2a9      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	015a      	lsls	r2, r3, #5
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f003 0308 	and.w	r3, r3, #8
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	d12a      	bne.n	8003ed2 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	015a      	lsls	r2, r3, #5
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	4413      	add	r3, r2
 8003e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e88:	461a      	mov	r2, r3
 8003e8a:	2308      	movs	r3, #8
 8003e8c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	015a      	lsls	r2, r3, #5
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	4413      	add	r3, r2
 8003e96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	0151      	lsls	r1, r2, #5
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	440a      	add	r2, r1
 8003ea4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ea8:	f043 0302 	orr.w	r3, r3, #2
 8003eac:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	4611      	mov	r1, r2
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f004 feaa 	bl	8008c12 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	212c      	movs	r1, #44	; 0x2c
 8003ec4:	fb01 f303 	mul.w	r3, r1, r3
 8003ec8:	4413      	add	r3, r2
 8003eca:	3361      	adds	r3, #97	; 0x61
 8003ecc:	2205      	movs	r2, #5
 8003ece:	701a      	strb	r2, [r3, #0]
}
 8003ed0:	e273      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	015a      	lsls	r2, r3, #5
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	4413      	add	r3, r2
 8003eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 0310 	and.w	r3, r3, #16
 8003ee4:	2b10      	cmp	r3, #16
 8003ee6:	d150      	bne.n	8003f8a <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	212c      	movs	r1, #44	; 0x2c
 8003eee:	fb01 f303 	mul.w	r3, r1, r3
 8003ef2:	4413      	add	r3, r2
 8003ef4:	335c      	adds	r3, #92	; 0x5c
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	212c      	movs	r1, #44	; 0x2c
 8003f00:	fb01 f303 	mul.w	r3, r1, r3
 8003f04:	4413      	add	r3, r2
 8003f06:	3361      	adds	r3, #97	; 0x61
 8003f08:	2203      	movs	r2, #3
 8003f0a:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	212c      	movs	r1, #44	; 0x2c
 8003f12:	fb01 f303 	mul.w	r3, r1, r3
 8003f16:	4413      	add	r3, r2
 8003f18:	333d      	adds	r3, #61	; 0x3d
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d112      	bne.n	8003f46 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	212c      	movs	r1, #44	; 0x2c
 8003f26:	fb01 f303 	mul.w	r3, r1, r3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	333c      	adds	r3, #60	; 0x3c
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d108      	bne.n	8003f46 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	212c      	movs	r1, #44	; 0x2c
 8003f3a:	fb01 f303 	mul.w	r3, r1, r3
 8003f3e:	4413      	add	r3, r2
 8003f40:	333d      	adds	r3, #61	; 0x3d
 8003f42:	2201      	movs	r2, #1
 8003f44:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	015a      	lsls	r2, r3, #5
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	0151      	lsls	r1, r2, #5
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	440a      	add	r2, r1
 8003f5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f60:	f043 0302 	orr.w	r3, r3, #2
 8003f64:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	b2d2      	uxtb	r2, r2
 8003f6e:	4611      	mov	r1, r2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f004 fe4e 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	015a      	lsls	r2, r3, #5
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f82:	461a      	mov	r2, r3
 8003f84:	2310      	movs	r3, #16
 8003f86:	6093      	str	r3, [r2, #8]
}
 8003f88:	e217      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	015a      	lsls	r2, r3, #5
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	4413      	add	r3, r2
 8003f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f9c:	2b80      	cmp	r3, #128	; 0x80
 8003f9e:	d174      	bne.n	800408a <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d121      	bne.n	8003fec <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	212c      	movs	r1, #44	; 0x2c
 8003fae:	fb01 f303 	mul.w	r3, r1, r3
 8003fb2:	4413      	add	r3, r2
 8003fb4:	3361      	adds	r3, #97	; 0x61
 8003fb6:	2206      	movs	r2, #6
 8003fb8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	015a      	lsls	r2, r3, #5
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	0151      	lsls	r1, r2, #5
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	440a      	add	r2, r1
 8003fd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fd4:	f043 0302 	orr.w	r3, r3, #2
 8003fd8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	4611      	mov	r1, r2
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f004 fe14 	bl	8008c12 <USB_HC_Halt>
 8003fea:	e044      	b.n	8004076 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	212c      	movs	r1, #44	; 0x2c
 8003ff2:	fb01 f303 	mul.w	r3, r1, r3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	335c      	adds	r3, #92	; 0x5c
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	202c      	movs	r0, #44	; 0x2c
 8004004:	fb00 f303 	mul.w	r3, r0, r3
 8004008:	440b      	add	r3, r1
 800400a:	335c      	adds	r3, #92	; 0x5c
 800400c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	212c      	movs	r1, #44	; 0x2c
 8004014:	fb01 f303 	mul.w	r3, r1, r3
 8004018:	4413      	add	r3, r2
 800401a:	335c      	adds	r3, #92	; 0x5c
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b02      	cmp	r3, #2
 8004020:	d920      	bls.n	8004064 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	212c      	movs	r1, #44	; 0x2c
 8004028:	fb01 f303 	mul.w	r3, r1, r3
 800402c:	4413      	add	r3, r2
 800402e:	335c      	adds	r3, #92	; 0x5c
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	212c      	movs	r1, #44	; 0x2c
 800403a:	fb01 f303 	mul.w	r3, r1, r3
 800403e:	4413      	add	r3, r2
 8004040:	3360      	adds	r3, #96	; 0x60
 8004042:	2204      	movs	r2, #4
 8004044:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	b2d9      	uxtb	r1, r3
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	202c      	movs	r0, #44	; 0x2c
 8004050:	fb00 f303 	mul.w	r3, r0, r3
 8004054:	4413      	add	r3, r2
 8004056:	3360      	adds	r3, #96	; 0x60
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f00a f965 	bl	800e32c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004062:	e008      	b.n	8004076 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	212c      	movs	r1, #44	; 0x2c
 800406a:	fb01 f303 	mul.w	r3, r1, r3
 800406e:	4413      	add	r3, r2
 8004070:	3360      	adds	r3, #96	; 0x60
 8004072:	2202      	movs	r2, #2
 8004074:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	015a      	lsls	r2, r3, #5
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	4413      	add	r3, r2
 800407e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004082:	461a      	mov	r2, r3
 8004084:	2380      	movs	r3, #128	; 0x80
 8004086:	6093      	str	r3, [r2, #8]
}
 8004088:	e197      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	015a      	lsls	r2, r3, #5
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	4413      	add	r3, r2
 8004092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800409c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040a0:	d134      	bne.n	800410c <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	015a      	lsls	r2, r3, #5
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	4413      	add	r3, r2
 80040aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	0151      	lsls	r1, r2, #5
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	440a      	add	r2, r1
 80040b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040bc:	f043 0302 	orr.w	r3, r3, #2
 80040c0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	4611      	mov	r1, r2
 80040cc:	4618      	mov	r0, r3
 80040ce:	f004 fda0 	bl	8008c12 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	015a      	lsls	r2, r3, #5
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	4413      	add	r3, r2
 80040da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040de:	461a      	mov	r2, r3
 80040e0:	2310      	movs	r3, #16
 80040e2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	015a      	lsls	r2, r3, #5
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	4413      	add	r3, r2
 80040ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040f0:	461a      	mov	r2, r3
 80040f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	212c      	movs	r1, #44	; 0x2c
 80040fe:	fb01 f303 	mul.w	r3, r1, r3
 8004102:	4413      	add	r3, r2
 8004104:	3361      	adds	r3, #97	; 0x61
 8004106:	2208      	movs	r2, #8
 8004108:	701a      	strb	r2, [r3, #0]
}
 800410a:	e156      	b.n	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	015a      	lsls	r2, r3, #5
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	4413      	add	r3, r2
 8004114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b02      	cmp	r3, #2
 8004120:	f040 814b 	bne.w	80043ba <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	015a      	lsls	r2, r3, #5
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	4413      	add	r3, r2
 800412c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	0151      	lsls	r1, r2, #5
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	440a      	add	r2, r1
 800413a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800413e:	f023 0302 	bic.w	r3, r3, #2
 8004142:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	212c      	movs	r1, #44	; 0x2c
 800414a:	fb01 f303 	mul.w	r3, r1, r3
 800414e:	4413      	add	r3, r2
 8004150:	3361      	adds	r3, #97	; 0x61
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d179      	bne.n	800424c <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	212c      	movs	r1, #44	; 0x2c
 800415e:	fb01 f303 	mul.w	r3, r1, r3
 8004162:	4413      	add	r3, r2
 8004164:	3360      	adds	r3, #96	; 0x60
 8004166:	2201      	movs	r2, #1
 8004168:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	212c      	movs	r1, #44	; 0x2c
 8004170:	fb01 f303 	mul.w	r3, r1, r3
 8004174:	4413      	add	r3, r2
 8004176:	333f      	adds	r3, #63	; 0x3f
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d00a      	beq.n	8004194 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	212c      	movs	r1, #44	; 0x2c
 8004184:	fb01 f303 	mul.w	r3, r1, r3
 8004188:	4413      	add	r3, r2
 800418a:	333f      	adds	r3, #63	; 0x3f
 800418c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800418e:	2b03      	cmp	r3, #3
 8004190:	f040 80fc 	bne.w	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d142      	bne.n	8004222 <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	212c      	movs	r1, #44	; 0x2c
 80041a2:	fb01 f303 	mul.w	r3, r1, r3
 80041a6:	4413      	add	r3, r2
 80041a8:	334c      	adds	r3, #76	; 0x4c
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 80ed 	beq.w	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	212c      	movs	r1, #44	; 0x2c
 80041b8:	fb01 f303 	mul.w	r3, r1, r3
 80041bc:	4413      	add	r3, r2
 80041be:	334c      	adds	r3, #76	; 0x4c
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	202c      	movs	r0, #44	; 0x2c
 80041c8:	fb00 f202 	mul.w	r2, r0, r2
 80041cc:	440a      	add	r2, r1
 80041ce:	3240      	adds	r2, #64	; 0x40
 80041d0:	8812      	ldrh	r2, [r2, #0]
 80041d2:	4413      	add	r3, r2
 80041d4:	3b01      	subs	r3, #1
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	202c      	movs	r0, #44	; 0x2c
 80041dc:	fb00 f202 	mul.w	r2, r0, r2
 80041e0:	440a      	add	r2, r1
 80041e2:	3240      	adds	r2, #64	; 0x40
 80041e4:	8812      	ldrh	r2, [r2, #0]
 80041e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 80ca 	beq.w	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	212c      	movs	r1, #44	; 0x2c
 80041fe:	fb01 f303 	mul.w	r3, r1, r3
 8004202:	4413      	add	r3, r2
 8004204:	3355      	adds	r3, #85	; 0x55
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	f083 0301 	eor.w	r3, r3, #1
 800420c:	b2d8      	uxtb	r0, r3
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	212c      	movs	r1, #44	; 0x2c
 8004214:	fb01 f303 	mul.w	r3, r1, r3
 8004218:	4413      	add	r3, r2
 800421a:	3355      	adds	r3, #85	; 0x55
 800421c:	4602      	mov	r2, r0
 800421e:	701a      	strb	r2, [r3, #0]
 8004220:	e0b4      	b.n	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	212c      	movs	r1, #44	; 0x2c
 8004228:	fb01 f303 	mul.w	r3, r1, r3
 800422c:	4413      	add	r3, r2
 800422e:	3355      	adds	r3, #85	; 0x55
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	f083 0301 	eor.w	r3, r3, #1
 8004236:	b2d8      	uxtb	r0, r3
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	212c      	movs	r1, #44	; 0x2c
 800423e:	fb01 f303 	mul.w	r3, r1, r3
 8004242:	4413      	add	r3, r2
 8004244:	3355      	adds	r3, #85	; 0x55
 8004246:	4602      	mov	r2, r0
 8004248:	701a      	strb	r2, [r3, #0]
 800424a:	e09f      	b.n	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	212c      	movs	r1, #44	; 0x2c
 8004252:	fb01 f303 	mul.w	r3, r1, r3
 8004256:	4413      	add	r3, r2
 8004258:	3361      	adds	r3, #97	; 0x61
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	2b03      	cmp	r3, #3
 800425e:	d109      	bne.n	8004274 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	212c      	movs	r1, #44	; 0x2c
 8004266:	fb01 f303 	mul.w	r3, r1, r3
 800426a:	4413      	add	r3, r2
 800426c:	3360      	adds	r3, #96	; 0x60
 800426e:	2202      	movs	r2, #2
 8004270:	701a      	strb	r2, [r3, #0]
 8004272:	e08b      	b.n	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	212c      	movs	r1, #44	; 0x2c
 800427a:	fb01 f303 	mul.w	r3, r1, r3
 800427e:	4413      	add	r3, r2
 8004280:	3361      	adds	r3, #97	; 0x61
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	2b04      	cmp	r3, #4
 8004286:	d109      	bne.n	800429c <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	212c      	movs	r1, #44	; 0x2c
 800428e:	fb01 f303 	mul.w	r3, r1, r3
 8004292:	4413      	add	r3, r2
 8004294:	3360      	adds	r3, #96	; 0x60
 8004296:	2202      	movs	r2, #2
 8004298:	701a      	strb	r2, [r3, #0]
 800429a:	e077      	b.n	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	212c      	movs	r1, #44	; 0x2c
 80042a2:	fb01 f303 	mul.w	r3, r1, r3
 80042a6:	4413      	add	r3, r2
 80042a8:	3361      	adds	r3, #97	; 0x61
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	2b05      	cmp	r3, #5
 80042ae:	d109      	bne.n	80042c4 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	212c      	movs	r1, #44	; 0x2c
 80042b6:	fb01 f303 	mul.w	r3, r1, r3
 80042ba:	4413      	add	r3, r2
 80042bc:	3360      	adds	r3, #96	; 0x60
 80042be:	2205      	movs	r2, #5
 80042c0:	701a      	strb	r2, [r3, #0]
 80042c2:	e063      	b.n	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	212c      	movs	r1, #44	; 0x2c
 80042ca:	fb01 f303 	mul.w	r3, r1, r3
 80042ce:	4413      	add	r3, r2
 80042d0:	3361      	adds	r3, #97	; 0x61
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	2b06      	cmp	r3, #6
 80042d6:	d009      	beq.n	80042ec <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	212c      	movs	r1, #44	; 0x2c
 80042de:	fb01 f303 	mul.w	r3, r1, r3
 80042e2:	4413      	add	r3, r2
 80042e4:	3361      	adds	r3, #97	; 0x61
 80042e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042e8:	2b08      	cmp	r3, #8
 80042ea:	d14f      	bne.n	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	212c      	movs	r1, #44	; 0x2c
 80042f2:	fb01 f303 	mul.w	r3, r1, r3
 80042f6:	4413      	add	r3, r2
 80042f8:	335c      	adds	r3, #92	; 0x5c
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	202c      	movs	r0, #44	; 0x2c
 8004304:	fb00 f303 	mul.w	r3, r0, r3
 8004308:	440b      	add	r3, r1
 800430a:	335c      	adds	r3, #92	; 0x5c
 800430c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	212c      	movs	r1, #44	; 0x2c
 8004314:	fb01 f303 	mul.w	r3, r1, r3
 8004318:	4413      	add	r3, r2
 800431a:	335c      	adds	r3, #92	; 0x5c
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d912      	bls.n	8004348 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	212c      	movs	r1, #44	; 0x2c
 8004328:	fb01 f303 	mul.w	r3, r1, r3
 800432c:	4413      	add	r3, r2
 800432e:	335c      	adds	r3, #92	; 0x5c
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	212c      	movs	r1, #44	; 0x2c
 800433a:	fb01 f303 	mul.w	r3, r1, r3
 800433e:	4413      	add	r3, r2
 8004340:	3360      	adds	r3, #96	; 0x60
 8004342:	2204      	movs	r2, #4
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	e021      	b.n	800438c <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	212c      	movs	r1, #44	; 0x2c
 800434e:	fb01 f303 	mul.w	r3, r1, r3
 8004352:	4413      	add	r3, r2
 8004354:	3360      	adds	r3, #96	; 0x60
 8004356:	2202      	movs	r2, #2
 8004358:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	015a      	lsls	r2, r3, #5
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	4413      	add	r3, r2
 8004362:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004370:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004378:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	015a      	lsls	r2, r3, #5
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	4413      	add	r3, r2
 8004382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004386:	461a      	mov	r2, r3
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	015a      	lsls	r2, r3, #5
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	4413      	add	r3, r2
 8004394:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004398:	461a      	mov	r2, r3
 800439a:	2302      	movs	r3, #2
 800439c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	b2d9      	uxtb	r1, r3
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	202c      	movs	r0, #44	; 0x2c
 80043a8:	fb00 f303 	mul.w	r3, r0, r3
 80043ac:	4413      	add	r3, r2
 80043ae:	3360      	adds	r3, #96	; 0x60
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f009 ffb9 	bl	800e32c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80043ba:	bf00      	nop
 80043bc:	3720      	adds	r7, #32
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b08a      	sub	sp, #40	; 0x28
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	0c5b      	lsrs	r3, r3, #17
 80043e8:	f003 030f 	and.w	r3, r3, #15
 80043ec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	091b      	lsrs	r3, r3, #4
 80043f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043f6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d004      	beq.n	8004408 <HCD_RXQLVL_IRQHandler+0x46>
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	2b05      	cmp	r3, #5
 8004402:	f000 80a9 	beq.w	8004558 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004406:	e0aa      	b.n	800455e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 80a6 	beq.w	800455c <HCD_RXQLVL_IRQHandler+0x19a>
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	212c      	movs	r1, #44	; 0x2c
 8004416:	fb01 f303 	mul.w	r3, r1, r3
 800441a:	4413      	add	r3, r2
 800441c:	3344      	adds	r3, #68	; 0x44
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 809b 	beq.w	800455c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	212c      	movs	r1, #44	; 0x2c
 800442c:	fb01 f303 	mul.w	r3, r1, r3
 8004430:	4413      	add	r3, r2
 8004432:	3350      	adds	r3, #80	; 0x50
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	441a      	add	r2, r3
 800443a:	6879      	ldr	r1, [r7, #4]
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	202c      	movs	r0, #44	; 0x2c
 8004440:	fb00 f303 	mul.w	r3, r0, r3
 8004444:	440b      	add	r3, r1
 8004446:	334c      	adds	r3, #76	; 0x4c
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d87a      	bhi.n	8004544 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	212c      	movs	r1, #44	; 0x2c
 8004458:	fb01 f303 	mul.w	r3, r1, r3
 800445c:	4413      	add	r3, r2
 800445e:	3344      	adds	r3, #68	; 0x44
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	b292      	uxth	r2, r2
 8004466:	4619      	mov	r1, r3
 8004468:	f003 ff71 	bl	800834e <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	212c      	movs	r1, #44	; 0x2c
 8004472:	fb01 f303 	mul.w	r3, r1, r3
 8004476:	4413      	add	r3, r2
 8004478:	3344      	adds	r3, #68	; 0x44
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	441a      	add	r2, r3
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	202c      	movs	r0, #44	; 0x2c
 8004486:	fb00 f303 	mul.w	r3, r0, r3
 800448a:	440b      	add	r3, r1
 800448c:	3344      	adds	r3, #68	; 0x44
 800448e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	212c      	movs	r1, #44	; 0x2c
 8004496:	fb01 f303 	mul.w	r3, r1, r3
 800449a:	4413      	add	r3, r2
 800449c:	3350      	adds	r3, #80	; 0x50
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	441a      	add	r2, r3
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	202c      	movs	r0, #44	; 0x2c
 80044aa:	fb00 f303 	mul.w	r3, r0, r3
 80044ae:	440b      	add	r3, r1
 80044b0:	3350      	adds	r3, #80	; 0x50
 80044b2:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	015a      	lsls	r2, r3, #5
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	4413      	add	r3, r2
 80044bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	0cdb      	lsrs	r3, r3, #19
 80044c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044c8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	212c      	movs	r1, #44	; 0x2c
 80044d0:	fb01 f303 	mul.w	r3, r1, r3
 80044d4:	4413      	add	r3, r2
 80044d6:	3340      	adds	r3, #64	; 0x40
 80044d8:	881b      	ldrh	r3, [r3, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	4293      	cmp	r3, r2
 80044e0:	d13c      	bne.n	800455c <HCD_RXQLVL_IRQHandler+0x19a>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d039      	beq.n	800455c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	015a      	lsls	r2, r3, #5
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	4413      	add	r3, r2
 80044f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80044fe:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004506:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	015a      	lsls	r2, r3, #5
 800450c:	6a3b      	ldr	r3, [r7, #32]
 800450e:	4413      	add	r3, r2
 8004510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004514:	461a      	mov	r2, r3
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	212c      	movs	r1, #44	; 0x2c
 8004520:	fb01 f303 	mul.w	r3, r1, r3
 8004524:	4413      	add	r3, r2
 8004526:	3354      	adds	r3, #84	; 0x54
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	f083 0301 	eor.w	r3, r3, #1
 800452e:	b2d8      	uxtb	r0, r3
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	212c      	movs	r1, #44	; 0x2c
 8004536:	fb01 f303 	mul.w	r3, r1, r3
 800453a:	4413      	add	r3, r2
 800453c:	3354      	adds	r3, #84	; 0x54
 800453e:	4602      	mov	r2, r0
 8004540:	701a      	strb	r2, [r3, #0]
      break;
 8004542:	e00b      	b.n	800455c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	212c      	movs	r1, #44	; 0x2c
 800454a:	fb01 f303 	mul.w	r3, r1, r3
 800454e:	4413      	add	r3, r2
 8004550:	3360      	adds	r3, #96	; 0x60
 8004552:	2204      	movs	r2, #4
 8004554:	701a      	strb	r2, [r3, #0]
      break;
 8004556:	e001      	b.n	800455c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004558:	bf00      	nop
 800455a:	e000      	b.n	800455e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800455c:	bf00      	nop
  }
}
 800455e:	bf00      	nop
 8004560:	3728      	adds	r7, #40	; 0x28
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b086      	sub	sp, #24
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004592:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b02      	cmp	r3, #2
 800459c:	d10b      	bne.n	80045b6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d102      	bne.n	80045ae <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f009 fea3 	bl	800e2f4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	f043 0302 	orr.w	r3, r3, #2
 80045b4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d132      	bne.n	8004626 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f043 0308 	orr.w	r3, r3, #8
 80045c6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d126      	bne.n	8004620 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d113      	bne.n	8004602 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80045e0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045e4:	d106      	bne.n	80045f4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2102      	movs	r1, #2
 80045ec:	4618      	mov	r0, r3
 80045ee:	f003 ffe9 	bl	80085c4 <USB_InitFSLSPClkSel>
 80045f2:	e011      	b.n	8004618 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2101      	movs	r1, #1
 80045fa:	4618      	mov	r0, r3
 80045fc:	f003 ffe2 	bl	80085c4 <USB_InitFSLSPClkSel>
 8004600:	e00a      	b.n	8004618 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d106      	bne.n	8004618 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004610:	461a      	mov	r2, r3
 8004612:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004616:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f009 fe99 	bl	800e350 <HAL_HCD_PortEnabled_Callback>
 800461e:	e002      	b.n	8004626 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f009 fea3 	bl	800e36c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f003 0320 	and.w	r3, r3, #32
 800462c:	2b20      	cmp	r3, #32
 800462e:	d103      	bne.n	8004638 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	f043 0320 	orr.w	r3, r3, #32
 8004636:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800463e:	461a      	mov	r2, r3
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	6013      	str	r3, [r2, #0]
}
 8004644:	bf00      	nop
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e12b      	b.n	80048b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d106      	bne.n	8004678 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fd fc4e 	bl	8001f14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2224      	movs	r2, #36	; 0x24
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f022 0201 	bic.w	r2, r2, #1
 800468e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800469e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046b0:	f002 fb26 	bl	8006d00 <HAL_RCC_GetPCLK1Freq>
 80046b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	4a81      	ldr	r2, [pc, #516]	; (80048c0 <HAL_I2C_Init+0x274>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d807      	bhi.n	80046d0 <HAL_I2C_Init+0x84>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4a80      	ldr	r2, [pc, #512]	; (80048c4 <HAL_I2C_Init+0x278>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	bf94      	ite	ls
 80046c8:	2301      	movls	r3, #1
 80046ca:	2300      	movhi	r3, #0
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	e006      	b.n	80046de <HAL_I2C_Init+0x92>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4a7d      	ldr	r2, [pc, #500]	; (80048c8 <HAL_I2C_Init+0x27c>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	bf94      	ite	ls
 80046d8:	2301      	movls	r3, #1
 80046da:	2300      	movhi	r3, #0
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e0e7      	b.n	80048b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	4a78      	ldr	r2, [pc, #480]	; (80048cc <HAL_I2C_Init+0x280>)
 80046ea:	fba2 2303 	umull	r2, r3, r2, r3
 80046ee:	0c9b      	lsrs	r3, r3, #18
 80046f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	430a      	orrs	r2, r1
 8004704:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6a1b      	ldr	r3, [r3, #32]
 800470c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	4a6a      	ldr	r2, [pc, #424]	; (80048c0 <HAL_I2C_Init+0x274>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d802      	bhi.n	8004720 <HAL_I2C_Init+0xd4>
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	3301      	adds	r3, #1
 800471e:	e009      	b.n	8004734 <HAL_I2C_Init+0xe8>
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004726:	fb02 f303 	mul.w	r3, r2, r3
 800472a:	4a69      	ldr	r2, [pc, #420]	; (80048d0 <HAL_I2C_Init+0x284>)
 800472c:	fba2 2303 	umull	r2, r3, r2, r3
 8004730:	099b      	lsrs	r3, r3, #6
 8004732:	3301      	adds	r3, #1
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	430b      	orrs	r3, r1
 800473a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	69db      	ldr	r3, [r3, #28]
 8004742:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004746:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	495c      	ldr	r1, [pc, #368]	; (80048c0 <HAL_I2C_Init+0x274>)
 8004750:	428b      	cmp	r3, r1
 8004752:	d819      	bhi.n	8004788 <HAL_I2C_Init+0x13c>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	1e59      	subs	r1, r3, #1
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004762:	1c59      	adds	r1, r3, #1
 8004764:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004768:	400b      	ands	r3, r1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00a      	beq.n	8004784 <HAL_I2C_Init+0x138>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	1e59      	subs	r1, r3, #1
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	fbb1 f3f3 	udiv	r3, r1, r3
 800477c:	3301      	adds	r3, #1
 800477e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004782:	e051      	b.n	8004828 <HAL_I2C_Init+0x1dc>
 8004784:	2304      	movs	r3, #4
 8004786:	e04f      	b.n	8004828 <HAL_I2C_Init+0x1dc>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d111      	bne.n	80047b4 <HAL_I2C_Init+0x168>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	1e58      	subs	r0, r3, #1
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6859      	ldr	r1, [r3, #4]
 8004798:	460b      	mov	r3, r1
 800479a:	005b      	lsls	r3, r3, #1
 800479c:	440b      	add	r3, r1
 800479e:	fbb0 f3f3 	udiv	r3, r0, r3
 80047a2:	3301      	adds	r3, #1
 80047a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	bf0c      	ite	eq
 80047ac:	2301      	moveq	r3, #1
 80047ae:	2300      	movne	r3, #0
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	e012      	b.n	80047da <HAL_I2C_Init+0x18e>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	1e58      	subs	r0, r3, #1
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6859      	ldr	r1, [r3, #4]
 80047bc:	460b      	mov	r3, r1
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	0099      	lsls	r1, r3, #2
 80047c4:	440b      	add	r3, r1
 80047c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ca:	3301      	adds	r3, #1
 80047cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	bf0c      	ite	eq
 80047d4:	2301      	moveq	r3, #1
 80047d6:	2300      	movne	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_I2C_Init+0x196>
 80047de:	2301      	movs	r3, #1
 80047e0:	e022      	b.n	8004828 <HAL_I2C_Init+0x1dc>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10e      	bne.n	8004808 <HAL_I2C_Init+0x1bc>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1e58      	subs	r0, r3, #1
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6859      	ldr	r1, [r3, #4]
 80047f2:	460b      	mov	r3, r1
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	440b      	add	r3, r1
 80047f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80047fc:	3301      	adds	r3, #1
 80047fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004802:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004806:	e00f      	b.n	8004828 <HAL_I2C_Init+0x1dc>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	1e58      	subs	r0, r3, #1
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6859      	ldr	r1, [r3, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	440b      	add	r3, r1
 8004816:	0099      	lsls	r1, r3, #2
 8004818:	440b      	add	r3, r1
 800481a:	fbb0 f3f3 	udiv	r3, r0, r3
 800481e:	3301      	adds	r3, #1
 8004820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004824:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	6809      	ldr	r1, [r1, #0]
 800482c:	4313      	orrs	r3, r2
 800482e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69da      	ldr	r2, [r3, #28]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	430a      	orrs	r2, r1
 800484a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004856:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	6911      	ldr	r1, [r2, #16]
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	68d2      	ldr	r2, [r2, #12]
 8004862:	4311      	orrs	r1, r2
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	430b      	orrs	r3, r1
 800486a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	695a      	ldr	r2, [r3, #20]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2220      	movs	r2, #32
 80048a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	000186a0 	.word	0x000186a0
 80048c4:	001e847f 	.word	0x001e847f
 80048c8:	003d08ff 	.word	0x003d08ff
 80048cc:	431bde83 	.word	0x431bde83
 80048d0:	10624dd3 	.word	0x10624dd3

080048d4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b088      	sub	sp, #32
 80048d8:	af02      	add	r7, sp, #8
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	607a      	str	r2, [r7, #4]
 80048de:	461a      	mov	r2, r3
 80048e0:	460b      	mov	r3, r1
 80048e2:	817b      	strh	r3, [r7, #10]
 80048e4:	4613      	mov	r3, r2
 80048e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80048e8:	f7fd fdf2 	bl	80024d0 <HAL_GetTick>
 80048ec:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b20      	cmp	r3, #32
 80048f8:	f040 80e0 	bne.w	8004abc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	9300      	str	r3, [sp, #0]
 8004900:	2319      	movs	r3, #25
 8004902:	2201      	movs	r2, #1
 8004904:	4970      	ldr	r1, [pc, #448]	; (8004ac8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f000 ff30 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004912:	2302      	movs	r3, #2
 8004914:	e0d3      	b.n	8004abe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800491c:	2b01      	cmp	r3, #1
 800491e:	d101      	bne.n	8004924 <HAL_I2C_Master_Transmit+0x50>
 8004920:	2302      	movs	r3, #2
 8004922:	e0cc      	b.n	8004abe <HAL_I2C_Master_Transmit+0x1ea>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b01      	cmp	r3, #1
 8004938:	d007      	beq.n	800494a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f042 0201 	orr.w	r2, r2, #1
 8004948:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004958:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2221      	movs	r2, #33	; 0x21
 800495e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2210      	movs	r2, #16
 8004966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	893a      	ldrh	r2, [r7, #8]
 800497a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	4a50      	ldr	r2, [pc, #320]	; (8004acc <HAL_I2C_Master_Transmit+0x1f8>)
 800498a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800498c:	8979      	ldrh	r1, [r7, #10]
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	6a3a      	ldr	r2, [r7, #32]
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 fcea 	bl	800536c <I2C_MasterRequestWrite>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e08d      	b.n	8004abe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049a2:	2300      	movs	r3, #0
 80049a4:	613b      	str	r3, [r7, #16]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	613b      	str	r3, [r7, #16]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	613b      	str	r3, [r7, #16]
 80049b6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80049b8:	e066      	b.n	8004a88 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	6a39      	ldr	r1, [r7, #32]
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 ffaa 	bl	8005918 <I2C_WaitOnTXEFlagUntilTimeout>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00d      	beq.n	80049e6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	d107      	bne.n	80049e2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e06b      	b.n	8004abe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ea:	781a      	ldrb	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	f003 0304 	and.w	r3, r3, #4
 8004a20:	2b04      	cmp	r3, #4
 8004a22:	d11b      	bne.n	8004a5c <HAL_I2C_Master_Transmit+0x188>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d017      	beq.n	8004a5c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a30:	781a      	ldrb	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3c:	1c5a      	adds	r2, r3, #1
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	6a39      	ldr	r1, [r7, #32]
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 ff9a 	bl	800599a <I2C_WaitOnBTFFlagUntilTimeout>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00d      	beq.n	8004a88 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a70:	2b04      	cmp	r3, #4
 8004a72:	d107      	bne.n	8004a84 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a82:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e01a      	b.n	8004abe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d194      	bne.n	80049ba <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	e000      	b.n	8004abe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004abc:	2302      	movs	r3, #2
  }
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3718      	adds	r7, #24
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	00100002 	.word	0x00100002
 8004acc:	ffff0000 	.word	0xffff0000

08004ad0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b088      	sub	sp, #32
 8004ad4:	af02      	add	r7, sp, #8
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	4608      	mov	r0, r1
 8004ada:	4611      	mov	r1, r2
 8004adc:	461a      	mov	r2, r3
 8004ade:	4603      	mov	r3, r0
 8004ae0:	817b      	strh	r3, [r7, #10]
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	813b      	strh	r3, [r7, #8]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004aea:	f7fd fcf1 	bl	80024d0 <HAL_GetTick>
 8004aee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b20      	cmp	r3, #32
 8004afa:	f040 80d9 	bne.w	8004cb0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	9300      	str	r3, [sp, #0]
 8004b02:	2319      	movs	r3, #25
 8004b04:	2201      	movs	r2, #1
 8004b06:	496d      	ldr	r1, [pc, #436]	; (8004cbc <HAL_I2C_Mem_Write+0x1ec>)
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 fe2f 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b14:	2302      	movs	r3, #2
 8004b16:	e0cc      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d101      	bne.n	8004b26 <HAL_I2C_Mem_Write+0x56>
 8004b22:	2302      	movs	r3, #2
 8004b24:	e0c5      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d007      	beq.n	8004b4c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0201 	orr.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2221      	movs	r2, #33	; 0x21
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2240      	movs	r2, #64	; 0x40
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a3a      	ldr	r2, [r7, #32]
 8004b76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a4d      	ldr	r2, [pc, #308]	; (8004cc0 <HAL_I2C_Mem_Write+0x1f0>)
 8004b8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b8e:	88f8      	ldrh	r0, [r7, #6]
 8004b90:	893a      	ldrh	r2, [r7, #8]
 8004b92:	8979      	ldrh	r1, [r7, #10]
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	9301      	str	r3, [sp, #4]
 8004b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9a:	9300      	str	r3, [sp, #0]
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fc66 	bl	8005470 <I2C_RequestMemoryWrite>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d052      	beq.n	8004c50 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e081      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 feb0 	bl	8005918 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00d      	beq.n	8004bda <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d107      	bne.n	8004bd6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e06b      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bde:	781a      	ldrb	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	1c5a      	adds	r2, r3, #1
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	695b      	ldr	r3, [r3, #20]
 8004c10:	f003 0304 	and.w	r3, r3, #4
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	d11b      	bne.n	8004c50 <HAL_I2C_Mem_Write+0x180>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d017      	beq.n	8004c50 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	781a      	ldrb	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1aa      	bne.n	8004bae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f000 fe9c 	bl	800599a <I2C_WaitOnBTFFlagUntilTimeout>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00d      	beq.n	8004c84 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d107      	bne.n	8004c80 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c7e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e016      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	e000      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004cb0:	2302      	movs	r3, #2
  }
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3718      	adds	r7, #24
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	00100002 	.word	0x00100002
 8004cc0:	ffff0000 	.word	0xffff0000

08004cc4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08c      	sub	sp, #48	; 0x30
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	4608      	mov	r0, r1
 8004cce:	4611      	mov	r1, r2
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	817b      	strh	r3, [r7, #10]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	813b      	strh	r3, [r7, #8]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cde:	f7fd fbf7 	bl	80024d0 <HAL_GetTick>
 8004ce2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	f040 8208 	bne.w	8005102 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	2319      	movs	r3, #25
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	497b      	ldr	r1, [pc, #492]	; (8004ee8 <HAL_I2C_Mem_Read+0x224>)
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f000 fd35 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
 8004d0a:	e1fb      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d101      	bne.n	8004d1a <HAL_I2C_Mem_Read+0x56>
 8004d16:	2302      	movs	r3, #2
 8004d18:	e1f4      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d007      	beq.n	8004d40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f042 0201 	orr.w	r2, r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2222      	movs	r2, #34	; 0x22
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2240      	movs	r2, #64	; 0x40
 8004d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2200      	movs	r2, #0
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004d70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4a5b      	ldr	r2, [pc, #364]	; (8004eec <HAL_I2C_Mem_Read+0x228>)
 8004d80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d82:	88f8      	ldrh	r0, [r7, #6]
 8004d84:	893a      	ldrh	r2, [r7, #8]
 8004d86:	8979      	ldrh	r1, [r7, #10]
 8004d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8a:	9301      	str	r3, [sp, #4]
 8004d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	4603      	mov	r3, r0
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 fc02 	bl	800559c <I2C_RequestMemoryRead>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e1b0      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d113      	bne.n	8004dd2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004daa:	2300      	movs	r3, #0
 8004dac:	623b      	str	r3, [r7, #32]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	623b      	str	r3, [r7, #32]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	623b      	str	r3, [r7, #32]
 8004dbe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	e184      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d11b      	bne.n	8004e12 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004de8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	61fb      	str	r3, [r7, #28]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	61fb      	str	r3, [r7, #28]
 8004dfe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	e164      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d11b      	bne.n	8004e52 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61bb      	str	r3, [r7, #24]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	61bb      	str	r3, [r7, #24]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	e144      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e52:	2300      	movs	r3, #0
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	617b      	str	r3, [r7, #20]
 8004e66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e68:	e138      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e6e:	2b03      	cmp	r3, #3
 8004e70:	f200 80f1 	bhi.w	8005056 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d123      	bne.n	8004ec4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fdcb 	bl	8005a1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e139      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ec2:	e10b      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d14e      	bne.n	8004f6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	4906      	ldr	r1, [pc, #24]	; (8004ef0 <HAL_I2C_Mem_Read+0x22c>)
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 fc48 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d008      	beq.n	8004ef4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e10e      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
 8004ee6:	bf00      	nop
 8004ee8:	00100002 	.word	0x00100002
 8004eec:	ffff0000 	.word	0xffff0000
 8004ef0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691a      	ldr	r2, [r3, #16]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f40:	b2d2      	uxtb	r2, r2
 8004f42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	1c5a      	adds	r2, r3, #1
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f68:	e0b8      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f70:	2200      	movs	r2, #0
 8004f72:	4966      	ldr	r1, [pc, #408]	; (800510c <HAL_I2C_Mem_Read+0x448>)
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 fbf9 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e0bf      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	691a      	ldr	r2, [r3, #16]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	b2d2      	uxtb	r2, r2
 8004fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fcc:	2200      	movs	r2, #0
 8004fce:	494f      	ldr	r1, [pc, #316]	; (800510c <HAL_I2C_Mem_Read+0x448>)
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 fbcb 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e091      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503e:	3b01      	subs	r3, #1
 8005040:	b29a      	uxth	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005054:	e042      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005058:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f000 fcde 	bl	8005a1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e04c      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	691a      	ldr	r2, [r3, #16]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005074:	b2d2      	uxtb	r2, r2
 8005076:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	1c5a      	adds	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005086:	3b01      	subs	r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b04      	cmp	r3, #4
 80050a8:	d118      	bne.n	80050dc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	691a      	ldr	r2, [r3, #16]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	b2d2      	uxtb	r2, r2
 80050b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f47f aec2 	bne.w	8004e6a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2220      	movs	r2, #32
 80050ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80050fe:	2300      	movs	r3, #0
 8005100:	e000      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005102:	2302      	movs	r3, #2
  }
}
 8005104:	4618      	mov	r0, r3
 8005106:	3728      	adds	r7, #40	; 0x28
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}
 800510c:	00010004 	.word	0x00010004

08005110 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08a      	sub	sp, #40	; 0x28
 8005114:	af02      	add	r7, sp, #8
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	607a      	str	r2, [r7, #4]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	460b      	mov	r3, r1
 800511e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005120:	f7fd f9d6 	bl	80024d0 <HAL_GetTick>
 8005124:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005126:	2301      	movs	r3, #1
 8005128:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b20      	cmp	r3, #32
 8005134:	f040 8111 	bne.w	800535a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	2319      	movs	r3, #25
 800513e:	2201      	movs	r2, #1
 8005140:	4988      	ldr	r1, [pc, #544]	; (8005364 <HAL_I2C_IsDeviceReady+0x254>)
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 fb12 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800514e:	2302      	movs	r3, #2
 8005150:	e104      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005158:	2b01      	cmp	r3, #1
 800515a:	d101      	bne.n	8005160 <HAL_I2C_IsDeviceReady+0x50>
 800515c:	2302      	movs	r3, #2
 800515e:	e0fd      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b01      	cmp	r3, #1
 8005174:	d007      	beq.n	8005186 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f042 0201 	orr.w	r2, r2, #1
 8005184:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005194:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2224      	movs	r2, #36	; 0x24
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4a70      	ldr	r2, [pc, #448]	; (8005368 <HAL_I2C_IsDeviceReady+0x258>)
 80051a8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051b8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f000 fad0 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00d      	beq.n	80051ee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051e0:	d103      	bne.n	80051ea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051e8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e0b6      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051ee:	897b      	ldrh	r3, [r7, #10]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	461a      	mov	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80051fc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80051fe:	f7fd f967 	bl	80024d0 <HAL_GetTick>
 8005202:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b02      	cmp	r3, #2
 8005210:	bf0c      	ite	eq
 8005212:	2301      	moveq	r3, #1
 8005214:	2300      	movne	r3, #0
 8005216:	b2db      	uxtb	r3, r3
 8005218:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005228:	bf0c      	ite	eq
 800522a:	2301      	moveq	r3, #1
 800522c:	2300      	movne	r3, #0
 800522e:	b2db      	uxtb	r3, r3
 8005230:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005232:	e025      	b.n	8005280 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005234:	f7fd f94c 	bl	80024d0 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	683a      	ldr	r2, [r7, #0]
 8005240:	429a      	cmp	r2, r3
 8005242:	d302      	bcc.n	800524a <HAL_I2C_IsDeviceReady+0x13a>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d103      	bne.n	8005252 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	22a0      	movs	r2, #160	; 0xa0
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	695b      	ldr	r3, [r3, #20]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b02      	cmp	r3, #2
 800525e:	bf0c      	ite	eq
 8005260:	2301      	moveq	r3, #1
 8005262:	2300      	movne	r3, #0
 8005264:	b2db      	uxtb	r3, r3
 8005266:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	695b      	ldr	r3, [r3, #20]
 800526e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005276:	bf0c      	ite	eq
 8005278:	2301      	moveq	r3, #1
 800527a:	2300      	movne	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2ba0      	cmp	r3, #160	; 0xa0
 800528a:	d005      	beq.n	8005298 <HAL_I2C_IsDeviceReady+0x188>
 800528c:	7dfb      	ldrb	r3, [r7, #23]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d102      	bne.n	8005298 <HAL_I2C_IsDeviceReady+0x188>
 8005292:	7dbb      	ldrb	r3, [r7, #22]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0cd      	beq.n	8005234 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d129      	bne.n	8005302 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052bc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052be:	2300      	movs	r3, #0
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	2319      	movs	r3, #25
 80052da:	2201      	movs	r2, #1
 80052dc:	4921      	ldr	r1, [pc, #132]	; (8005364 <HAL_I2C_IsDeviceReady+0x254>)
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 fa44 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e036      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80052fe:	2300      	movs	r3, #0
 8005300:	e02c      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005310:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800531a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	9300      	str	r3, [sp, #0]
 8005320:	2319      	movs	r3, #25
 8005322:	2201      	movs	r2, #1
 8005324:	490f      	ldr	r1, [pc, #60]	; (8005364 <HAL_I2C_IsDeviceReady+0x254>)
 8005326:	68f8      	ldr	r0, [r7, #12]
 8005328:	f000 fa20 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e012      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	3301      	adds	r3, #1
 800533a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	429a      	cmp	r2, r3
 8005342:	f4ff af32 	bcc.w	80051aa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2220      	movs	r2, #32
 800534a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e000      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800535a:	2302      	movs	r3, #2
  }
}
 800535c:	4618      	mov	r0, r3
 800535e:	3720      	adds	r7, #32
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	00100002 	.word	0x00100002
 8005368:	ffff0000 	.word	0xffff0000

0800536c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b088      	sub	sp, #32
 8005370:	af02      	add	r7, sp, #8
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	607a      	str	r2, [r7, #4]
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	460b      	mov	r3, r1
 800537a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005380:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	2b08      	cmp	r3, #8
 8005386:	d006      	beq.n	8005396 <I2C_MasterRequestWrite+0x2a>
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d003      	beq.n	8005396 <I2C_MasterRequestWrite+0x2a>
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005394:	d108      	bne.n	80053a8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	e00b      	b.n	80053c0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ac:	2b12      	cmp	r3, #18
 80053ae:	d107      	bne.n	80053c0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 f9cd 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00d      	beq.n	80053f4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053e6:	d103      	bne.n	80053f0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e035      	b.n	8005460 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053fc:	d108      	bne.n	8005410 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053fe:	897b      	ldrh	r3, [r7, #10]
 8005400:	b2db      	uxtb	r3, r3
 8005402:	461a      	mov	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800540c:	611a      	str	r2, [r3, #16]
 800540e:	e01b      	b.n	8005448 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005410:	897b      	ldrh	r3, [r7, #10]
 8005412:	11db      	asrs	r3, r3, #7
 8005414:	b2db      	uxtb	r3, r3
 8005416:	f003 0306 	and.w	r3, r3, #6
 800541a:	b2db      	uxtb	r3, r3
 800541c:	f063 030f 	orn	r3, r3, #15
 8005420:	b2da      	uxtb	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	490e      	ldr	r1, [pc, #56]	; (8005468 <I2C_MasterRequestWrite+0xfc>)
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f000 f9f3 	bl	800581a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e010      	b.n	8005460 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800543e:	897b      	ldrh	r3, [r7, #10]
 8005440:	b2da      	uxtb	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	4907      	ldr	r1, [pc, #28]	; (800546c <I2C_MasterRequestWrite+0x100>)
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 f9e3 	bl	800581a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e000      	b.n	8005460 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3718      	adds	r7, #24
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	00010008 	.word	0x00010008
 800546c:	00010002 	.word	0x00010002

08005470 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b088      	sub	sp, #32
 8005474:	af02      	add	r7, sp, #8
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	4608      	mov	r0, r1
 800547a:	4611      	mov	r1, r2
 800547c:	461a      	mov	r2, r3
 800547e:	4603      	mov	r3, r0
 8005480:	817b      	strh	r3, [r7, #10]
 8005482:	460b      	mov	r3, r1
 8005484:	813b      	strh	r3, [r7, #8]
 8005486:	4613      	mov	r3, r2
 8005488:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005498:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f960 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00d      	beq.n	80054ce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054c0:	d103      	bne.n	80054ca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e05f      	b.n	800558e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054ce:	897b      	ldrh	r3, [r7, #10]
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	461a      	mov	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	6a3a      	ldr	r2, [r7, #32]
 80054e2:	492d      	ldr	r1, [pc, #180]	; (8005598 <I2C_RequestMemoryWrite+0x128>)
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 f998 	bl	800581a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e04c      	b.n	800558e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054f4:	2300      	movs	r3, #0
 80054f6:	617b      	str	r3, [r7, #20]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800550a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550c:	6a39      	ldr	r1, [r7, #32]
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f000 fa02 	bl	8005918 <I2C_WaitOnTXEFlagUntilTimeout>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00d      	beq.n	8005536 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	2b04      	cmp	r3, #4
 8005520:	d107      	bne.n	8005532 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005530:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e02b      	b.n	800558e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005536:	88fb      	ldrh	r3, [r7, #6]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d105      	bne.n	8005548 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800553c:	893b      	ldrh	r3, [r7, #8]
 800553e:	b2da      	uxtb	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	611a      	str	r2, [r3, #16]
 8005546:	e021      	b.n	800558c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005548:	893b      	ldrh	r3, [r7, #8]
 800554a:	0a1b      	lsrs	r3, r3, #8
 800554c:	b29b      	uxth	r3, r3
 800554e:	b2da      	uxtb	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005558:	6a39      	ldr	r1, [r7, #32]
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f000 f9dc 	bl	8005918 <I2C_WaitOnTXEFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00d      	beq.n	8005582 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556a:	2b04      	cmp	r3, #4
 800556c:	d107      	bne.n	800557e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800557c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e005      	b.n	800558e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005582:	893b      	ldrh	r3, [r7, #8]
 8005584:	b2da      	uxtb	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3718      	adds	r7, #24
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	00010002 	.word	0x00010002

0800559c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b088      	sub	sp, #32
 80055a0:	af02      	add	r7, sp, #8
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	4608      	mov	r0, r1
 80055a6:	4611      	mov	r1, r2
 80055a8:	461a      	mov	r2, r3
 80055aa:	4603      	mov	r3, r0
 80055ac:	817b      	strh	r3, [r7, #10]
 80055ae:	460b      	mov	r3, r1
 80055b0:	813b      	strh	r3, [r7, #8]
 80055b2:	4613      	mov	r3, r2
 80055b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	2200      	movs	r2, #0
 80055de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 f8c2 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00d      	beq.n	800560a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055fc:	d103      	bne.n	8005606 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005604:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e0aa      	b.n	8005760 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800560a:	897b      	ldrh	r3, [r7, #10]
 800560c:	b2db      	uxtb	r3, r3
 800560e:	461a      	mov	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005618:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	6a3a      	ldr	r2, [r7, #32]
 800561e:	4952      	ldr	r1, [pc, #328]	; (8005768 <I2C_RequestMemoryRead+0x1cc>)
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 f8fa 	bl	800581a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d001      	beq.n	8005630 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	e097      	b.n	8005760 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005630:	2300      	movs	r3, #0
 8005632:	617b      	str	r3, [r7, #20]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	617b      	str	r3, [r7, #20]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	617b      	str	r3, [r7, #20]
 8005644:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005648:	6a39      	ldr	r1, [r7, #32]
 800564a:	68f8      	ldr	r0, [r7, #12]
 800564c:	f000 f964 	bl	8005918 <I2C_WaitOnTXEFlagUntilTimeout>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00d      	beq.n	8005672 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	2b04      	cmp	r3, #4
 800565c:	d107      	bne.n	800566e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800566c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e076      	b.n	8005760 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005672:	88fb      	ldrh	r3, [r7, #6]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d105      	bne.n	8005684 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005678:	893b      	ldrh	r3, [r7, #8]
 800567a:	b2da      	uxtb	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	611a      	str	r2, [r3, #16]
 8005682:	e021      	b.n	80056c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005684:	893b      	ldrh	r3, [r7, #8]
 8005686:	0a1b      	lsrs	r3, r3, #8
 8005688:	b29b      	uxth	r3, r3
 800568a:	b2da      	uxtb	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005694:	6a39      	ldr	r1, [r7, #32]
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f000 f93e 	bl	8005918 <I2C_WaitOnTXEFlagUntilTimeout>
 800569c:	4603      	mov	r3, r0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d00d      	beq.n	80056be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	2b04      	cmp	r3, #4
 80056a8:	d107      	bne.n	80056ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e050      	b.n	8005760 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056be:	893b      	ldrh	r3, [r7, #8]
 80056c0:	b2da      	uxtb	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056ca:	6a39      	ldr	r1, [r7, #32]
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f000 f923 	bl	8005918 <I2C_WaitOnTXEFlagUntilTimeout>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00d      	beq.n	80056f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056dc:	2b04      	cmp	r3, #4
 80056de:	d107      	bne.n	80056f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e035      	b.n	8005760 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005702:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	6a3b      	ldr	r3, [r7, #32]
 800570a:	2200      	movs	r2, #0
 800570c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f82b 	bl	800576c <I2C_WaitOnFlagUntilTimeout>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00d      	beq.n	8005738 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005726:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800572a:	d103      	bne.n	8005734 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005732:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e013      	b.n	8005760 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005738:	897b      	ldrh	r3, [r7, #10]
 800573a:	b2db      	uxtb	r3, r3
 800573c:	f043 0301 	orr.w	r3, r3, #1
 8005740:	b2da      	uxtb	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	6a3a      	ldr	r2, [r7, #32]
 800574c:	4906      	ldr	r1, [pc, #24]	; (8005768 <I2C_RequestMemoryRead+0x1cc>)
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f863 	bl	800581a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e000      	b.n	8005760 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3718      	adds	r7, #24
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	00010002 	.word	0x00010002

0800576c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	603b      	str	r3, [r7, #0]
 8005778:	4613      	mov	r3, r2
 800577a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800577c:	e025      	b.n	80057ca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005784:	d021      	beq.n	80057ca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005786:	f7fc fea3 	bl	80024d0 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	429a      	cmp	r2, r3
 8005794:	d302      	bcc.n	800579c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d116      	bne.n	80057ca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2220      	movs	r2, #32
 80057a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b6:	f043 0220 	orr.w	r2, r3, #32
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e023      	b.n	8005812 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	0c1b      	lsrs	r3, r3, #16
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d10d      	bne.n	80057f0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	43da      	mvns	r2, r3
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	4013      	ands	r3, r2
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	bf0c      	ite	eq
 80057e6:	2301      	moveq	r3, #1
 80057e8:	2300      	movne	r3, #0
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	461a      	mov	r2, r3
 80057ee:	e00c      	b.n	800580a <I2C_WaitOnFlagUntilTimeout+0x9e>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	43da      	mvns	r2, r3
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	4013      	ands	r3, r2
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	bf0c      	ite	eq
 8005802:	2301      	moveq	r3, #1
 8005804:	2300      	movne	r3, #0
 8005806:	b2db      	uxtb	r3, r3
 8005808:	461a      	mov	r2, r3
 800580a:	79fb      	ldrb	r3, [r7, #7]
 800580c:	429a      	cmp	r2, r3
 800580e:	d0b6      	beq.n	800577e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	60f8      	str	r0, [r7, #12]
 8005822:	60b9      	str	r1, [r7, #8]
 8005824:	607a      	str	r2, [r7, #4]
 8005826:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005828:	e051      	b.n	80058ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005834:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005838:	d123      	bne.n	8005882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005848:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005852:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2220      	movs	r2, #32
 800585e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586e:	f043 0204 	orr.w	r2, r3, #4
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e046      	b.n	8005910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005888:	d021      	beq.n	80058ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800588a:	f7fc fe21 	bl	80024d0 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	429a      	cmp	r2, r3
 8005898:	d302      	bcc.n	80058a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d116      	bne.n	80058ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2220      	movs	r2, #32
 80058aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ba:	f043 0220 	orr.w	r2, r3, #32
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e020      	b.n	8005910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	0c1b      	lsrs	r3, r3, #16
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d10c      	bne.n	80058f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	43da      	mvns	r2, r3
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	4013      	ands	r3, r2
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	bf14      	ite	ne
 80058ea:	2301      	movne	r3, #1
 80058ec:	2300      	moveq	r3, #0
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	e00b      	b.n	800590a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	43da      	mvns	r2, r3
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	4013      	ands	r3, r2
 80058fe:	b29b      	uxth	r3, r3
 8005900:	2b00      	cmp	r3, #0
 8005902:	bf14      	ite	ne
 8005904:	2301      	movne	r3, #1
 8005906:	2300      	moveq	r3, #0
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d18d      	bne.n	800582a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005924:	e02d      	b.n	8005982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 f8ce 	bl	8005ac8 <I2C_IsAcknowledgeFailed>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e02d      	b.n	8005992 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800593c:	d021      	beq.n	8005982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800593e:	f7fc fdc7 	bl	80024d0 <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	429a      	cmp	r2, r3
 800594c:	d302      	bcc.n	8005954 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d116      	bne.n	8005982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2220      	movs	r2, #32
 800595e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	f043 0220 	orr.w	r2, r3, #32
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e007      	b.n	8005992 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	695b      	ldr	r3, [r3, #20]
 8005988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800598c:	2b80      	cmp	r3, #128	; 0x80
 800598e:	d1ca      	bne.n	8005926 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3710      	adds	r7, #16
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b084      	sub	sp, #16
 800599e:	af00      	add	r7, sp, #0
 80059a0:	60f8      	str	r0, [r7, #12]
 80059a2:	60b9      	str	r1, [r7, #8]
 80059a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059a6:	e02d      	b.n	8005a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 f88d 	bl	8005ac8 <I2C_IsAcknowledgeFailed>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e02d      	b.n	8005a14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059be:	d021      	beq.n	8005a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059c0:	f7fc fd86 	bl	80024d0 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d302      	bcc.n	80059d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d116      	bne.n	8005a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2220      	movs	r2, #32
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f0:	f043 0220 	orr.w	r2, r3, #32
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e007      	b.n	8005a14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	f003 0304 	and.w	r3, r3, #4
 8005a0e:	2b04      	cmp	r3, #4
 8005a10:	d1ca      	bne.n	80059a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a28:	e042      	b.n	8005ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	f003 0310 	and.w	r3, r3, #16
 8005a34:	2b10      	cmp	r3, #16
 8005a36:	d119      	bne.n	8005a6c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f06f 0210 	mvn.w	r2, #16
 8005a40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e029      	b.n	8005ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a6c:	f7fc fd30 	bl	80024d0 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d302      	bcc.n	8005a82 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d116      	bne.n	8005ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9c:	f043 0220 	orr.w	r2, r3, #32
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e007      	b.n	8005ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aba:	2b40      	cmp	r3, #64	; 0x40
 8005abc:	d1b5      	bne.n	8005a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ada:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ade:	d11b      	bne.n	8005b18 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ae8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b04:	f043 0204 	orr.w	r2, r3, #4
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e000      	b.n	8005b1a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
	...

08005b28 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b088      	sub	sp, #32
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d101      	bne.n	8005b3a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e128      	b.n	8005d8c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d109      	bne.n	8005b5a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a90      	ldr	r2, [pc, #576]	; (8005d94 <HAL_I2S_Init+0x26c>)
 8005b52:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f7fc fa7d 	bl	8002054 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	69db      	ldr	r3, [r3, #28]
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6812      	ldr	r2, [r2, #0]
 8005b6c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005b70:	f023 030f 	bic.w	r3, r3, #15
 8005b74:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d060      	beq.n	8005c48 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d102      	bne.n	8005b94 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005b8e:	2310      	movs	r3, #16
 8005b90:	617b      	str	r3, [r7, #20]
 8005b92:	e001      	b.n	8005b98 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005b94:	2320      	movs	r3, #32
 8005b96:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	2b20      	cmp	r3, #32
 8005b9e:	d802      	bhi.n	8005ba6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005ba6:	2001      	movs	r0, #1
 8005ba8:	f001 f9e6 	bl	8006f78 <HAL_RCCEx_GetPeriphCLKFreq>
 8005bac:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bb6:	d125      	bne.n	8005c04 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d010      	beq.n	8005be2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bca:	4613      	mov	r3, r2
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	4413      	add	r3, r2
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bdc:	3305      	adds	r3, #5
 8005bde:	613b      	str	r3, [r7, #16]
 8005be0:	e01f      	b.n	8005c22 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	00db      	lsls	r3, r3, #3
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfe:	3305      	adds	r3, #5
 8005c00:	613b      	str	r3, [r7, #16]
 8005c02:	e00e      	b.n	8005c22 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	461a      	mov	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1e:	3305      	adds	r3, #5
 8005c20:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	4a5c      	ldr	r2, [pc, #368]	; (8005d98 <HAL_I2S_Init+0x270>)
 8005c26:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2a:	08db      	lsrs	r3, r3, #3
 8005c2c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	085b      	lsrs	r3, r3, #1
 8005c3e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	021b      	lsls	r3, r3, #8
 8005c44:	61bb      	str	r3, [r7, #24]
 8005c46:	e003      	b.n	8005c50 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005c48:	2302      	movs	r3, #2
 8005c4a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d902      	bls.n	8005c5c <HAL_I2S_Init+0x134>
 8005c56:	69fb      	ldr	r3, [r7, #28]
 8005c58:	2bff      	cmp	r3, #255	; 0xff
 8005c5a:	d907      	bls.n	8005c6c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c60:	f043 0210 	orr.w	r2, r3, #16
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e08f      	b.n	8005d8c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	691a      	ldr	r2, [r3, #16]
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	ea42 0103 	orr.w	r1, r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69fa      	ldr	r2, [r7, #28]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005c8a:	f023 030f 	bic.w	r3, r3, #15
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	6851      	ldr	r1, [r2, #4]
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6892      	ldr	r2, [r2, #8]
 8005c96:	4311      	orrs	r1, r2
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	68d2      	ldr	r2, [r2, #12]
 8005c9c:	4311      	orrs	r1, r2
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	6992      	ldr	r2, [r2, #24]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	431a      	orrs	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a1b      	ldr	r3, [r3, #32]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d161      	bne.n	8005d7c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a38      	ldr	r2, [pc, #224]	; (8005d9c <HAL_I2S_Init+0x274>)
 8005cbc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a37      	ldr	r2, [pc, #220]	; (8005da0 <HAL_I2S_Init+0x278>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d101      	bne.n	8005ccc <HAL_I2S_Init+0x1a4>
 8005cc8:	4b36      	ldr	r3, [pc, #216]	; (8005da4 <HAL_I2S_Init+0x27c>)
 8005cca:	e001      	b.n	8005cd0 <HAL_I2S_Init+0x1a8>
 8005ccc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005cd0:	69db      	ldr	r3, [r3, #28]
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	6812      	ldr	r2, [r2, #0]
 8005cd6:	4932      	ldr	r1, [pc, #200]	; (8005da0 <HAL_I2S_Init+0x278>)
 8005cd8:	428a      	cmp	r2, r1
 8005cda:	d101      	bne.n	8005ce0 <HAL_I2S_Init+0x1b8>
 8005cdc:	4a31      	ldr	r2, [pc, #196]	; (8005da4 <HAL_I2S_Init+0x27c>)
 8005cde:	e001      	b.n	8005ce4 <HAL_I2S_Init+0x1bc>
 8005ce0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005ce4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005ce8:	f023 030f 	bic.w	r3, r3, #15
 8005cec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a2b      	ldr	r2, [pc, #172]	; (8005da0 <HAL_I2S_Init+0x278>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d101      	bne.n	8005cfc <HAL_I2S_Init+0x1d4>
 8005cf8:	4b2a      	ldr	r3, [pc, #168]	; (8005da4 <HAL_I2S_Init+0x27c>)
 8005cfa:	e001      	b.n	8005d00 <HAL_I2S_Init+0x1d8>
 8005cfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d00:	2202      	movs	r2, #2
 8005d02:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a25      	ldr	r2, [pc, #148]	; (8005da0 <HAL_I2S_Init+0x278>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d101      	bne.n	8005d12 <HAL_I2S_Init+0x1ea>
 8005d0e:	4b25      	ldr	r3, [pc, #148]	; (8005da4 <HAL_I2S_Init+0x27c>)
 8005d10:	e001      	b.n	8005d16 <HAL_I2S_Init+0x1ee>
 8005d12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d16:	69db      	ldr	r3, [r3, #28]
 8005d18:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d22:	d003      	beq.n	8005d2c <HAL_I2S_Init+0x204>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d103      	bne.n	8005d34 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005d2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d30:	613b      	str	r3, [r7, #16]
 8005d32:	e001      	b.n	8005d38 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005d34:	2300      	movs	r3, #0
 8005d36:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d42:	4313      	orrs	r3, r2
 8005d44:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d56:	4313      	orrs	r3, r2
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	897b      	ldrh	r3, [r7, #10]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005d64:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a0d      	ldr	r2, [pc, #52]	; (8005da0 <HAL_I2S_Init+0x278>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d101      	bne.n	8005d74 <HAL_I2S_Init+0x24c>
 8005d70:	4b0c      	ldr	r3, [pc, #48]	; (8005da4 <HAL_I2S_Init+0x27c>)
 8005d72:	e001      	b.n	8005d78 <HAL_I2S_Init+0x250>
 8005d74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005d78:	897a      	ldrh	r2, [r7, #10]
 8005d7a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3720      	adds	r7, #32
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	08005e9f 	.word	0x08005e9f
 8005d98:	cccccccd 	.word	0xcccccccd
 8005d9c:	08005fb5 	.word	0x08005fb5
 8005da0:	40003800 	.word	0x40003800
 8005da4:	40003400 	.word	0x40003400

08005da8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005db0:	bf00      	nop
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005dd8:	bf00      	nop
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df0:	881a      	ldrh	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfc:	1c9a      	adds	r2, r3, #2
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10e      	bne.n	8005e38 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	685a      	ldr	r2, [r3, #4]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005e28:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7ff ffb8 	bl	8005da8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005e38:	bf00      	nop
 8005e3a:	3708      	adds	r7, #8
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b082      	sub	sp, #8
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68da      	ldr	r2, [r3, #12]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e52:	b292      	uxth	r2, r2
 8005e54:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5a:	1c9a      	adds	r2, r3, #2
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	3b01      	subs	r3, #1
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10e      	bne.n	8005e96 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005e86:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7ff ff93 	bl	8005dbc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005e96:	bf00      	nop
 8005e98:	3708      	adds	r7, #8
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b086      	sub	sp, #24
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d13a      	bne.n	8005f30 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f003 0301 	and.w	r3, r3, #1
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d109      	bne.n	8005ed8 <I2S_IRQHandler+0x3a>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ece:	2b40      	cmp	r3, #64	; 0x40
 8005ed0:	d102      	bne.n	8005ed8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff ffb4 	bl	8005e40 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ede:	2b40      	cmp	r3, #64	; 0x40
 8005ee0:	d126      	bne.n	8005f30 <I2S_IRQHandler+0x92>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f003 0320 	and.w	r3, r3, #32
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	d11f      	bne.n	8005f30 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685a      	ldr	r2, [r3, #4]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005efe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005f00:	2300      	movs	r3, #0
 8005f02:	613b      	str	r3, [r7, #16]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	613b      	str	r3, [r7, #16]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f22:	f043 0202 	orr.w	r2, r3, #2
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7ff ff50 	bl	8005dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d136      	bne.n	8005faa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d109      	bne.n	8005f5a <I2S_IRQHandler+0xbc>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f50:	2b80      	cmp	r3, #128	; 0x80
 8005f52:	d102      	bne.n	8005f5a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7ff ff45 	bl	8005de4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	f003 0308 	and.w	r3, r3, #8
 8005f60:	2b08      	cmp	r3, #8
 8005f62:	d122      	bne.n	8005faa <I2S_IRQHandler+0x10c>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f003 0320 	and.w	r3, r3, #32
 8005f6e:	2b20      	cmp	r3, #32
 8005f70:	d11b      	bne.n	8005faa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f80:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005f82:	2300      	movs	r3, #0
 8005f84:	60fb      	str	r3, [r7, #12]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f9c:	f043 0204 	orr.w	r2, r3, #4
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7ff ff13 	bl	8005dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005faa:	bf00      	nop
 8005fac:	3718      	adds	r7, #24
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
	...

08005fb4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b088      	sub	sp, #32
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4aa2      	ldr	r2, [pc, #648]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d101      	bne.n	8005fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005fce:	4ba2      	ldr	r3, [pc, #648]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005fd0:	e001      	b.n	8005fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005fd2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a9b      	ldr	r2, [pc, #620]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d101      	bne.n	8005ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005fec:	4b9a      	ldr	r3, [pc, #616]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005fee:	e001      	b.n	8005ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005ff0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006000:	d004      	beq.n	800600c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	2b00      	cmp	r3, #0
 8006008:	f040 8099 	bne.w	800613e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b02      	cmp	r3, #2
 8006014:	d107      	bne.n	8006026 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800601c:	2b00      	cmp	r3, #0
 800601e:	d002      	beq.n	8006026 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 f925 	bl	8006270 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b01      	cmp	r3, #1
 800602e:	d107      	bne.n	8006040 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006036:	2b00      	cmp	r3, #0
 8006038:	d002      	beq.n	8006040 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f9c8 	bl	80063d0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006046:	2b40      	cmp	r3, #64	; 0x40
 8006048:	d13a      	bne.n	80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	f003 0320 	and.w	r3, r3, #32
 8006050:	2b00      	cmp	r3, #0
 8006052:	d035      	beq.n	80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a7e      	ldr	r2, [pc, #504]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d101      	bne.n	8006062 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800605e:	4b7e      	ldr	r3, [pc, #504]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006060:	e001      	b.n	8006066 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006062:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4979      	ldr	r1, [pc, #484]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800606e:	428b      	cmp	r3, r1
 8006070:	d101      	bne.n	8006076 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006072:	4b79      	ldr	r3, [pc, #484]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006074:	e001      	b.n	800607a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006076:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800607a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800607e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	685a      	ldr	r2, [r3, #4]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800608e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006090:	2300      	movs	r3, #0
 8006092:	60fb      	str	r3, [r7, #12]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	60fb      	str	r3, [r7, #12]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060b2:	f043 0202 	orr.w	r2, r3, #2
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7ff fe88 	bl	8005dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	f003 0308 	and.w	r3, r3, #8
 80060c6:	2b08      	cmp	r3, #8
 80060c8:	f040 80be 	bne.w	8006248 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f003 0320 	and.w	r3, r3, #32
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f000 80b8 	beq.w	8006248 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060e6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a59      	ldr	r2, [pc, #356]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d101      	bne.n	80060f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80060f2:	4b59      	ldr	r3, [pc, #356]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80060f4:	e001      	b.n	80060fa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80060f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4954      	ldr	r1, [pc, #336]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006102:	428b      	cmp	r3, r1
 8006104:	d101      	bne.n	800610a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006106:	4b54      	ldr	r3, [pc, #336]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006108:	e001      	b.n	800610e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800610a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800610e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006112:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006114:	2300      	movs	r3, #0
 8006116:	60bb      	str	r3, [r7, #8]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	60bb      	str	r3, [r7, #8]
 8006120:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800612e:	f043 0204 	orr.w	r2, r3, #4
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7ff fe4a 	bl	8005dd0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800613c:	e084      	b.n	8006248 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800613e:	69bb      	ldr	r3, [r7, #24]
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b02      	cmp	r3, #2
 8006146:	d107      	bne.n	8006158 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800614e:	2b00      	cmp	r3, #0
 8006150:	d002      	beq.n	8006158 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f8be 	bl	80062d4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b01      	cmp	r3, #1
 8006160:	d107      	bne.n	8006172 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006168:	2b00      	cmp	r3, #0
 800616a:	d002      	beq.n	8006172 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 f8fd 	bl	800636c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006178:	2b40      	cmp	r3, #64	; 0x40
 800617a:	d12f      	bne.n	80061dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f003 0320 	and.w	r3, r3, #32
 8006182:	2b00      	cmp	r3, #0
 8006184:	d02a      	beq.n	80061dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	685a      	ldr	r2, [r3, #4]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006194:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a2e      	ldr	r2, [pc, #184]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d101      	bne.n	80061a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80061a0:	4b2d      	ldr	r3, [pc, #180]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80061a2:	e001      	b.n	80061a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80061a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061a8:	685a      	ldr	r2, [r3, #4]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4929      	ldr	r1, [pc, #164]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80061b0:	428b      	cmp	r3, r1
 80061b2:	d101      	bne.n	80061b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80061b4:	4b28      	ldr	r3, [pc, #160]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80061b6:	e001      	b.n	80061bc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80061b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061c0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ce:	f043 0202 	orr.w	r2, r3, #2
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f7ff fdfa 	bl	8005dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	f003 0308 	and.w	r3, r3, #8
 80061e2:	2b08      	cmp	r3, #8
 80061e4:	d131      	bne.n	800624a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d02c      	beq.n	800624a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a17      	ldr	r2, [pc, #92]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d101      	bne.n	80061fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80061fa:	4b17      	ldr	r3, [pc, #92]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80061fc:	e001      	b.n	8006202 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80061fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4912      	ldr	r1, [pc, #72]	; (8006254 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800620a:	428b      	cmp	r3, r1
 800620c:	d101      	bne.n	8006212 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800620e:	4b12      	ldr	r3, [pc, #72]	; (8006258 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006210:	e001      	b.n	8006216 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8006212:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006216:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800621a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	685a      	ldr	r2, [r3, #4]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800622a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006238:	f043 0204 	orr.w	r2, r3, #4
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7ff fdc5 	bl	8005dd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006246:	e000      	b.n	800624a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006248:	bf00      	nop
}
 800624a:	bf00      	nop
 800624c:	3720      	adds	r7, #32
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	40003800 	.word	0x40003800
 8006258:	40003400 	.word	0x40003400

0800625c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627c:	1c99      	adds	r1, r3, #2
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	6251      	str	r1, [r2, #36]	; 0x24
 8006282:	881a      	ldrh	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800628e:	b29b      	uxth	r3, r3
 8006290:	3b01      	subs	r3, #1
 8006292:	b29a      	uxth	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800629c:	b29b      	uxth	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d113      	bne.n	80062ca <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685a      	ldr	r2, [r3, #4]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80062b0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d106      	bne.n	80062ca <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f7ff ffc9 	bl	800625c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062ca:	bf00      	nop
 80062cc:	3708      	adds	r7, #8
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
	...

080062d4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	1c99      	adds	r1, r3, #2
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	6251      	str	r1, [r2, #36]	; 0x24
 80062e6:	8819      	ldrh	r1, [r3, #0]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a1d      	ldr	r2, [pc, #116]	; (8006364 <I2SEx_TxISR_I2SExt+0x90>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d101      	bne.n	80062f6 <I2SEx_TxISR_I2SExt+0x22>
 80062f2:	4b1d      	ldr	r3, [pc, #116]	; (8006368 <I2SEx_TxISR_I2SExt+0x94>)
 80062f4:	e001      	b.n	80062fa <I2SEx_TxISR_I2SExt+0x26>
 80062f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062fa:	460a      	mov	r2, r1
 80062fc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006302:	b29b      	uxth	r3, r3
 8006304:	3b01      	subs	r3, #1
 8006306:	b29a      	uxth	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006310:	b29b      	uxth	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	d121      	bne.n	800635a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a12      	ldr	r2, [pc, #72]	; (8006364 <I2SEx_TxISR_I2SExt+0x90>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d101      	bne.n	8006324 <I2SEx_TxISR_I2SExt+0x50>
 8006320:	4b11      	ldr	r3, [pc, #68]	; (8006368 <I2SEx_TxISR_I2SExt+0x94>)
 8006322:	e001      	b.n	8006328 <I2SEx_TxISR_I2SExt+0x54>
 8006324:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	490d      	ldr	r1, [pc, #52]	; (8006364 <I2SEx_TxISR_I2SExt+0x90>)
 8006330:	428b      	cmp	r3, r1
 8006332:	d101      	bne.n	8006338 <I2SEx_TxISR_I2SExt+0x64>
 8006334:	4b0c      	ldr	r3, [pc, #48]	; (8006368 <I2SEx_TxISR_I2SExt+0x94>)
 8006336:	e001      	b.n	800633c <I2SEx_TxISR_I2SExt+0x68>
 8006338:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800633c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006340:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006346:	b29b      	uxth	r3, r3
 8006348:	2b00      	cmp	r3, #0
 800634a:	d106      	bne.n	800635a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f7ff ff81 	bl	800625c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800635a:	bf00      	nop
 800635c:	3708      	adds	r7, #8
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	40003800 	.word	0x40003800
 8006368:	40003400 	.word	0x40003400

0800636c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68d8      	ldr	r0, [r3, #12]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800637e:	1c99      	adds	r1, r3, #2
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006384:	b282      	uxth	r2, r0
 8006386:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800638c:	b29b      	uxth	r3, r3
 800638e:	3b01      	subs	r3, #1
 8006390:	b29a      	uxth	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800639a:	b29b      	uxth	r3, r3
 800639c:	2b00      	cmp	r3, #0
 800639e:	d113      	bne.n	80063c8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80063ae:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d106      	bne.n	80063c8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f7ff ff4a 	bl	800625c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80063c8:	bf00      	nop
 80063ca:	3708      	adds	r7, #8
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b082      	sub	sp, #8
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a20      	ldr	r2, [pc, #128]	; (8006460 <I2SEx_RxISR_I2SExt+0x90>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d101      	bne.n	80063e6 <I2SEx_RxISR_I2SExt+0x16>
 80063e2:	4b20      	ldr	r3, [pc, #128]	; (8006464 <I2SEx_RxISR_I2SExt+0x94>)
 80063e4:	e001      	b.n	80063ea <I2SEx_RxISR_I2SExt+0x1a>
 80063e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063ea:	68d8      	ldr	r0, [r3, #12]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f0:	1c99      	adds	r1, r3, #2
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80063f6:	b282      	uxth	r2, r0
 80063f8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80063fe:	b29b      	uxth	r3, r3
 8006400:	3b01      	subs	r3, #1
 8006402:	b29a      	uxth	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800640c:	b29b      	uxth	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d121      	bne.n	8006456 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a12      	ldr	r2, [pc, #72]	; (8006460 <I2SEx_RxISR_I2SExt+0x90>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d101      	bne.n	8006420 <I2SEx_RxISR_I2SExt+0x50>
 800641c:	4b11      	ldr	r3, [pc, #68]	; (8006464 <I2SEx_RxISR_I2SExt+0x94>)
 800641e:	e001      	b.n	8006424 <I2SEx_RxISR_I2SExt+0x54>
 8006420:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	490d      	ldr	r1, [pc, #52]	; (8006460 <I2SEx_RxISR_I2SExt+0x90>)
 800642c:	428b      	cmp	r3, r1
 800642e:	d101      	bne.n	8006434 <I2SEx_RxISR_I2SExt+0x64>
 8006430:	4b0c      	ldr	r3, [pc, #48]	; (8006464 <I2SEx_RxISR_I2SExt+0x94>)
 8006432:	e001      	b.n	8006438 <I2SEx_RxISR_I2SExt+0x68>
 8006434:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006438:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800643c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006442:	b29b      	uxth	r3, r3
 8006444:	2b00      	cmp	r3, #0
 8006446:	d106      	bne.n	8006456 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f7ff ff03 	bl	800625c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006456:	bf00      	nop
 8006458:	3708      	adds	r7, #8
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40003800 	.word	0x40003800
 8006464:	40003400 	.word	0x40003400

08006468 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e264      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d075      	beq.n	8006572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006486:	4ba3      	ldr	r3, [pc, #652]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f003 030c 	and.w	r3, r3, #12
 800648e:	2b04      	cmp	r3, #4
 8006490:	d00c      	beq.n	80064ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006492:	4ba0      	ldr	r3, [pc, #640]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800649a:	2b08      	cmp	r3, #8
 800649c:	d112      	bne.n	80064c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800649e:	4b9d      	ldr	r3, [pc, #628]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064aa:	d10b      	bne.n	80064c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064ac:	4b99      	ldr	r3, [pc, #612]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d05b      	beq.n	8006570 <HAL_RCC_OscConfig+0x108>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d157      	bne.n	8006570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e23f      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064cc:	d106      	bne.n	80064dc <HAL_RCC_OscConfig+0x74>
 80064ce:	4b91      	ldr	r3, [pc, #580]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a90      	ldr	r2, [pc, #576]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064d8:	6013      	str	r3, [r2, #0]
 80064da:	e01d      	b.n	8006518 <HAL_RCC_OscConfig+0xb0>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064e4:	d10c      	bne.n	8006500 <HAL_RCC_OscConfig+0x98>
 80064e6:	4b8b      	ldr	r3, [pc, #556]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a8a      	ldr	r2, [pc, #552]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064f0:	6013      	str	r3, [r2, #0]
 80064f2:	4b88      	ldr	r3, [pc, #544]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a87      	ldr	r2, [pc, #540]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80064f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064fc:	6013      	str	r3, [r2, #0]
 80064fe:	e00b      	b.n	8006518 <HAL_RCC_OscConfig+0xb0>
 8006500:	4b84      	ldr	r3, [pc, #528]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a83      	ldr	r2, [pc, #524]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	4b81      	ldr	r3, [pc, #516]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a80      	ldr	r2, [pc, #512]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d013      	beq.n	8006548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006520:	f7fb ffd6 	bl	80024d0 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006526:	e008      	b.n	800653a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006528:	f7fb ffd2 	bl	80024d0 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	2b64      	cmp	r3, #100	; 0x64
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e204      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800653a:	4b76      	ldr	r3, [pc, #472]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0f0      	beq.n	8006528 <HAL_RCC_OscConfig+0xc0>
 8006546:	e014      	b.n	8006572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006548:	f7fb ffc2 	bl	80024d0 <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800654e:	e008      	b.n	8006562 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006550:	f7fb ffbe 	bl	80024d0 <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b64      	cmp	r3, #100	; 0x64
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e1f0      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006562:	4b6c      	ldr	r3, [pc, #432]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1f0      	bne.n	8006550 <HAL_RCC_OscConfig+0xe8>
 800656e:	e000      	b.n	8006572 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0302 	and.w	r3, r3, #2
 800657a:	2b00      	cmp	r3, #0
 800657c:	d063      	beq.n	8006646 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800657e:	4b65      	ldr	r3, [pc, #404]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f003 030c 	and.w	r3, r3, #12
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00b      	beq.n	80065a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800658a:	4b62      	ldr	r3, [pc, #392]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006592:	2b08      	cmp	r3, #8
 8006594:	d11c      	bne.n	80065d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006596:	4b5f      	ldr	r3, [pc, #380]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d116      	bne.n	80065d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065a2:	4b5c      	ldr	r3, [pc, #368]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0302 	and.w	r3, r3, #2
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <HAL_RCC_OscConfig+0x152>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d001      	beq.n	80065ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e1c4      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ba:	4b56      	ldr	r3, [pc, #344]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	00db      	lsls	r3, r3, #3
 80065c8:	4952      	ldr	r1, [pc, #328]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ce:	e03a      	b.n	8006646 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d020      	beq.n	800661a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065d8:	4b4f      	ldr	r3, [pc, #316]	; (8006718 <HAL_RCC_OscConfig+0x2b0>)
 80065da:	2201      	movs	r2, #1
 80065dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065de:	f7fb ff77 	bl	80024d0 <HAL_GetTick>
 80065e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065e4:	e008      	b.n	80065f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065e6:	f7fb ff73 	bl	80024d0 <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	d901      	bls.n	80065f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e1a5      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065f8:	4b46      	ldr	r3, [pc, #280]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 0302 	and.w	r3, r3, #2
 8006600:	2b00      	cmp	r3, #0
 8006602:	d0f0      	beq.n	80065e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006604:	4b43      	ldr	r3, [pc, #268]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	4940      	ldr	r1, [pc, #256]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 8006614:	4313      	orrs	r3, r2
 8006616:	600b      	str	r3, [r1, #0]
 8006618:	e015      	b.n	8006646 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800661a:	4b3f      	ldr	r3, [pc, #252]	; (8006718 <HAL_RCC_OscConfig+0x2b0>)
 800661c:	2200      	movs	r2, #0
 800661e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006620:	f7fb ff56 	bl	80024d0 <HAL_GetTick>
 8006624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006626:	e008      	b.n	800663a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006628:	f7fb ff52 	bl	80024d0 <HAL_GetTick>
 800662c:	4602      	mov	r2, r0
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	2b02      	cmp	r3, #2
 8006634:	d901      	bls.n	800663a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006636:	2303      	movs	r3, #3
 8006638:	e184      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800663a:	4b36      	ldr	r3, [pc, #216]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1f0      	bne.n	8006628 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0308 	and.w	r3, r3, #8
 800664e:	2b00      	cmp	r3, #0
 8006650:	d030      	beq.n	80066b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d016      	beq.n	8006688 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800665a:	4b30      	ldr	r3, [pc, #192]	; (800671c <HAL_RCC_OscConfig+0x2b4>)
 800665c:	2201      	movs	r2, #1
 800665e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006660:	f7fb ff36 	bl	80024d0 <HAL_GetTick>
 8006664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006666:	e008      	b.n	800667a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006668:	f7fb ff32 	bl	80024d0 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	2b02      	cmp	r3, #2
 8006674:	d901      	bls.n	800667a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e164      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800667a:	4b26      	ldr	r3, [pc, #152]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 800667c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800667e:	f003 0302 	and.w	r3, r3, #2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d0f0      	beq.n	8006668 <HAL_RCC_OscConfig+0x200>
 8006686:	e015      	b.n	80066b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006688:	4b24      	ldr	r3, [pc, #144]	; (800671c <HAL_RCC_OscConfig+0x2b4>)
 800668a:	2200      	movs	r2, #0
 800668c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800668e:	f7fb ff1f 	bl	80024d0 <HAL_GetTick>
 8006692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006694:	e008      	b.n	80066a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006696:	f7fb ff1b 	bl	80024d0 <HAL_GetTick>
 800669a:	4602      	mov	r2, r0
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	2b02      	cmp	r3, #2
 80066a2:	d901      	bls.n	80066a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066a4:	2303      	movs	r3, #3
 80066a6:	e14d      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066a8:	4b1a      	ldr	r3, [pc, #104]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80066aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066ac:	f003 0302 	and.w	r3, r3, #2
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1f0      	bne.n	8006696 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0304 	and.w	r3, r3, #4
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 80a0 	beq.w	8006802 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066c2:	2300      	movs	r3, #0
 80066c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066c6:	4b13      	ldr	r3, [pc, #76]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80066c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10f      	bne.n	80066f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066d2:	2300      	movs	r3, #0
 80066d4:	60bb      	str	r3, [r7, #8]
 80066d6:	4b0f      	ldr	r3, [pc, #60]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80066d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066da:	4a0e      	ldr	r2, [pc, #56]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80066dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066e0:	6413      	str	r3, [r2, #64]	; 0x40
 80066e2:	4b0c      	ldr	r3, [pc, #48]	; (8006714 <HAL_RCC_OscConfig+0x2ac>)
 80066e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ea:	60bb      	str	r3, [r7, #8]
 80066ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066ee:	2301      	movs	r3, #1
 80066f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066f2:	4b0b      	ldr	r3, [pc, #44]	; (8006720 <HAL_RCC_OscConfig+0x2b8>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d121      	bne.n	8006742 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066fe:	4b08      	ldr	r3, [pc, #32]	; (8006720 <HAL_RCC_OscConfig+0x2b8>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a07      	ldr	r2, [pc, #28]	; (8006720 <HAL_RCC_OscConfig+0x2b8>)
 8006704:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800670a:	f7fb fee1 	bl	80024d0 <HAL_GetTick>
 800670e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006710:	e011      	b.n	8006736 <HAL_RCC_OscConfig+0x2ce>
 8006712:	bf00      	nop
 8006714:	40023800 	.word	0x40023800
 8006718:	42470000 	.word	0x42470000
 800671c:	42470e80 	.word	0x42470e80
 8006720:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006724:	f7fb fed4 	bl	80024d0 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e106      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006736:	4b85      	ldr	r3, [pc, #532]	; (800694c <HAL_RCC_OscConfig+0x4e4>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0f0      	beq.n	8006724 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d106      	bne.n	8006758 <HAL_RCC_OscConfig+0x2f0>
 800674a:	4b81      	ldr	r3, [pc, #516]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 800674c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800674e:	4a80      	ldr	r2, [pc, #512]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006750:	f043 0301 	orr.w	r3, r3, #1
 8006754:	6713      	str	r3, [r2, #112]	; 0x70
 8006756:	e01c      	b.n	8006792 <HAL_RCC_OscConfig+0x32a>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	2b05      	cmp	r3, #5
 800675e:	d10c      	bne.n	800677a <HAL_RCC_OscConfig+0x312>
 8006760:	4b7b      	ldr	r3, [pc, #492]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006764:	4a7a      	ldr	r2, [pc, #488]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006766:	f043 0304 	orr.w	r3, r3, #4
 800676a:	6713      	str	r3, [r2, #112]	; 0x70
 800676c:	4b78      	ldr	r3, [pc, #480]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 800676e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006770:	4a77      	ldr	r2, [pc, #476]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006772:	f043 0301 	orr.w	r3, r3, #1
 8006776:	6713      	str	r3, [r2, #112]	; 0x70
 8006778:	e00b      	b.n	8006792 <HAL_RCC_OscConfig+0x32a>
 800677a:	4b75      	ldr	r3, [pc, #468]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 800677c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800677e:	4a74      	ldr	r2, [pc, #464]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006780:	f023 0301 	bic.w	r3, r3, #1
 8006784:	6713      	str	r3, [r2, #112]	; 0x70
 8006786:	4b72      	ldr	r3, [pc, #456]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800678a:	4a71      	ldr	r2, [pc, #452]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 800678c:	f023 0304 	bic.w	r3, r3, #4
 8006790:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d015      	beq.n	80067c6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800679a:	f7fb fe99 	bl	80024d0 <HAL_GetTick>
 800679e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067a0:	e00a      	b.n	80067b8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067a2:	f7fb fe95 	bl	80024d0 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d901      	bls.n	80067b8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e0c5      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067b8:	4b65      	ldr	r3, [pc, #404]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 80067ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067bc:	f003 0302 	and.w	r3, r3, #2
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d0ee      	beq.n	80067a2 <HAL_RCC_OscConfig+0x33a>
 80067c4:	e014      	b.n	80067f0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067c6:	f7fb fe83 	bl	80024d0 <HAL_GetTick>
 80067ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067cc:	e00a      	b.n	80067e4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067ce:	f7fb fe7f 	bl	80024d0 <HAL_GetTick>
 80067d2:	4602      	mov	r2, r0
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067dc:	4293      	cmp	r3, r2
 80067de:	d901      	bls.n	80067e4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e0af      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067e4:	4b5a      	ldr	r3, [pc, #360]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 80067e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e8:	f003 0302 	and.w	r3, r3, #2
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1ee      	bne.n	80067ce <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067f0:	7dfb      	ldrb	r3, [r7, #23]
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d105      	bne.n	8006802 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067f6:	4b56      	ldr	r3, [pc, #344]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 80067f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fa:	4a55      	ldr	r2, [pc, #340]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 80067fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006800:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 809b 	beq.w	8006942 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800680c:	4b50      	ldr	r3, [pc, #320]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f003 030c 	and.w	r3, r3, #12
 8006814:	2b08      	cmp	r3, #8
 8006816:	d05c      	beq.n	80068d2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	699b      	ldr	r3, [r3, #24]
 800681c:	2b02      	cmp	r3, #2
 800681e:	d141      	bne.n	80068a4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006820:	4b4c      	ldr	r3, [pc, #304]	; (8006954 <HAL_RCC_OscConfig+0x4ec>)
 8006822:	2200      	movs	r2, #0
 8006824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006826:	f7fb fe53 	bl	80024d0 <HAL_GetTick>
 800682a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800682c:	e008      	b.n	8006840 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800682e:	f7fb fe4f 	bl	80024d0 <HAL_GetTick>
 8006832:	4602      	mov	r2, r0
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	2b02      	cmp	r3, #2
 800683a:	d901      	bls.n	8006840 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e081      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006840:	4b43      	ldr	r3, [pc, #268]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1f0      	bne.n	800682e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	69da      	ldr	r2, [r3, #28]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a1b      	ldr	r3, [r3, #32]
 8006854:	431a      	orrs	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685a:	019b      	lsls	r3, r3, #6
 800685c:	431a      	orrs	r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006862:	085b      	lsrs	r3, r3, #1
 8006864:	3b01      	subs	r3, #1
 8006866:	041b      	lsls	r3, r3, #16
 8006868:	431a      	orrs	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800686e:	061b      	lsls	r3, r3, #24
 8006870:	4937      	ldr	r1, [pc, #220]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006872:	4313      	orrs	r3, r2
 8006874:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006876:	4b37      	ldr	r3, [pc, #220]	; (8006954 <HAL_RCC_OscConfig+0x4ec>)
 8006878:	2201      	movs	r2, #1
 800687a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800687c:	f7fb fe28 	bl	80024d0 <HAL_GetTick>
 8006880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006882:	e008      	b.n	8006896 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006884:	f7fb fe24 	bl	80024d0 <HAL_GetTick>
 8006888:	4602      	mov	r2, r0
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	2b02      	cmp	r3, #2
 8006890:	d901      	bls.n	8006896 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e056      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006896:	4b2e      	ldr	r3, [pc, #184]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d0f0      	beq.n	8006884 <HAL_RCC_OscConfig+0x41c>
 80068a2:	e04e      	b.n	8006942 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068a4:	4b2b      	ldr	r3, [pc, #172]	; (8006954 <HAL_RCC_OscConfig+0x4ec>)
 80068a6:	2200      	movs	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068aa:	f7fb fe11 	bl	80024d0 <HAL_GetTick>
 80068ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068b0:	e008      	b.n	80068c4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068b2:	f7fb fe0d 	bl	80024d0 <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d901      	bls.n	80068c4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	e03f      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068c4:	4b22      	ldr	r3, [pc, #136]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1f0      	bne.n	80068b2 <HAL_RCC_OscConfig+0x44a>
 80068d0:	e037      	b.n	8006942 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d101      	bne.n	80068de <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e032      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068de:	4b1c      	ldr	r3, [pc, #112]	; (8006950 <HAL_RCC_OscConfig+0x4e8>)
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d028      	beq.n	800693e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d121      	bne.n	800693e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006904:	429a      	cmp	r2, r3
 8006906:	d11a      	bne.n	800693e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800690e:	4013      	ands	r3, r2
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006914:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006916:	4293      	cmp	r3, r2
 8006918:	d111      	bne.n	800693e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006924:	085b      	lsrs	r3, r3, #1
 8006926:	3b01      	subs	r3, #1
 8006928:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800692a:	429a      	cmp	r2, r3
 800692c:	d107      	bne.n	800693e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006938:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800693a:	429a      	cmp	r2, r3
 800693c:	d001      	beq.n	8006942 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e000      	b.n	8006944 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3718      	adds	r7, #24
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	40007000 	.word	0x40007000
 8006950:	40023800 	.word	0x40023800
 8006954:	42470060 	.word	0x42470060

08006958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e0cc      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800696c:	4b68      	ldr	r3, [pc, #416]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 0307 	and.w	r3, r3, #7
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	429a      	cmp	r2, r3
 8006978:	d90c      	bls.n	8006994 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800697a:	4b65      	ldr	r3, [pc, #404]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 800697c:	683a      	ldr	r2, [r7, #0]
 800697e:	b2d2      	uxtb	r2, r2
 8006980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006982:	4b63      	ldr	r3, [pc, #396]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0307 	and.w	r3, r3, #7
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	429a      	cmp	r2, r3
 800698e:	d001      	beq.n	8006994 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e0b8      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d020      	beq.n	80069e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0304 	and.w	r3, r3, #4
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d005      	beq.n	80069b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069ac:	4b59      	ldr	r3, [pc, #356]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	4a58      	ldr	r2, [pc, #352]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0308 	and.w	r3, r3, #8
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d005      	beq.n	80069d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069c4:	4b53      	ldr	r3, [pc, #332]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	4a52      	ldr	r2, [pc, #328]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069d0:	4b50      	ldr	r3, [pc, #320]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	494d      	ldr	r1, [pc, #308]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d044      	beq.n	8006a78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d107      	bne.n	8006a06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069f6:	4b47      	ldr	r3, [pc, #284]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d119      	bne.n	8006a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e07f      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d003      	beq.n	8006a16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a12:	2b03      	cmp	r3, #3
 8006a14:	d107      	bne.n	8006a26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a16:	4b3f      	ldr	r3, [pc, #252]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d109      	bne.n	8006a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e06f      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a26:	4b3b      	ldr	r3, [pc, #236]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d101      	bne.n	8006a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e067      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a36:	4b37      	ldr	r3, [pc, #220]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	f023 0203 	bic.w	r2, r3, #3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	4934      	ldr	r1, [pc, #208]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a48:	f7fb fd42 	bl	80024d0 <HAL_GetTick>
 8006a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a4e:	e00a      	b.n	8006a66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a50:	f7fb fd3e 	bl	80024d0 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e04f      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a66:	4b2b      	ldr	r3, [pc, #172]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f003 020c 	and.w	r2, r3, #12
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d1eb      	bne.n	8006a50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a78:	4b25      	ldr	r3, [pc, #148]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d20c      	bcs.n	8006aa0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a86:	4b22      	ldr	r3, [pc, #136]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	b2d2      	uxtb	r2, r2
 8006a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a8e:	4b20      	ldr	r3, [pc, #128]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d001      	beq.n	8006aa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e032      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0304 	and.w	r3, r3, #4
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d008      	beq.n	8006abe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006aac:	4b19      	ldr	r3, [pc, #100]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	4916      	ldr	r1, [pc, #88]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0308 	and.w	r3, r3, #8
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d009      	beq.n	8006ade <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006aca:	4b12      	ldr	r3, [pc, #72]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	00db      	lsls	r3, r3, #3
 8006ad8:	490e      	ldr	r1, [pc, #56]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006ada:	4313      	orrs	r3, r2
 8006adc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ade:	f000 f821 	bl	8006b24 <HAL_RCC_GetSysClockFreq>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	4b0b      	ldr	r3, [pc, #44]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	091b      	lsrs	r3, r3, #4
 8006aea:	f003 030f 	and.w	r3, r3, #15
 8006aee:	490a      	ldr	r1, [pc, #40]	; (8006b18 <HAL_RCC_ClockConfig+0x1c0>)
 8006af0:	5ccb      	ldrb	r3, [r1, r3]
 8006af2:	fa22 f303 	lsr.w	r3, r2, r3
 8006af6:	4a09      	ldr	r2, [pc, #36]	; (8006b1c <HAL_RCC_ClockConfig+0x1c4>)
 8006af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006afa:	4b09      	ldr	r3, [pc, #36]	; (8006b20 <HAL_RCC_ClockConfig+0x1c8>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fb fba8 	bl	8002254 <HAL_InitTick>

  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	40023c00 	.word	0x40023c00
 8006b14:	40023800 	.word	0x40023800
 8006b18:	08010330 	.word	0x08010330
 8006b1c:	20000000 	.word	0x20000000
 8006b20:	20000004 	.word	0x20000004

08006b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006b28:	b084      	sub	sp, #16
 8006b2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	607b      	str	r3, [r7, #4]
 8006b30:	2300      	movs	r3, #0
 8006b32:	60fb      	str	r3, [r7, #12]
 8006b34:	2300      	movs	r3, #0
 8006b36:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b3c:	4b67      	ldr	r3, [pc, #412]	; (8006cdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f003 030c 	and.w	r3, r3, #12
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	d00d      	beq.n	8006b64 <HAL_RCC_GetSysClockFreq+0x40>
 8006b48:	2b08      	cmp	r3, #8
 8006b4a:	f200 80bd 	bhi.w	8006cc8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <HAL_RCC_GetSysClockFreq+0x34>
 8006b52:	2b04      	cmp	r3, #4
 8006b54:	d003      	beq.n	8006b5e <HAL_RCC_GetSysClockFreq+0x3a>
 8006b56:	e0b7      	b.n	8006cc8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b58:	4b61      	ldr	r3, [pc, #388]	; (8006ce0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006b5a:	60bb      	str	r3, [r7, #8]
       break;
 8006b5c:	e0b7      	b.n	8006cce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b5e:	4b61      	ldr	r3, [pc, #388]	; (8006ce4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006b60:	60bb      	str	r3, [r7, #8]
      break;
 8006b62:	e0b4      	b.n	8006cce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b64:	4b5d      	ldr	r3, [pc, #372]	; (8006cdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b6e:	4b5b      	ldr	r3, [pc, #364]	; (8006cdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d04d      	beq.n	8006c16 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b7a:	4b58      	ldr	r3, [pc, #352]	; (8006cdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	099b      	lsrs	r3, r3, #6
 8006b80:	461a      	mov	r2, r3
 8006b82:	f04f 0300 	mov.w	r3, #0
 8006b86:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006b8a:	f04f 0100 	mov.w	r1, #0
 8006b8e:	ea02 0800 	and.w	r8, r2, r0
 8006b92:	ea03 0901 	and.w	r9, r3, r1
 8006b96:	4640      	mov	r0, r8
 8006b98:	4649      	mov	r1, r9
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	f04f 0300 	mov.w	r3, #0
 8006ba2:	014b      	lsls	r3, r1, #5
 8006ba4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006ba8:	0142      	lsls	r2, r0, #5
 8006baa:	4610      	mov	r0, r2
 8006bac:	4619      	mov	r1, r3
 8006bae:	ebb0 0008 	subs.w	r0, r0, r8
 8006bb2:	eb61 0109 	sbc.w	r1, r1, r9
 8006bb6:	f04f 0200 	mov.w	r2, #0
 8006bba:	f04f 0300 	mov.w	r3, #0
 8006bbe:	018b      	lsls	r3, r1, #6
 8006bc0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006bc4:	0182      	lsls	r2, r0, #6
 8006bc6:	1a12      	subs	r2, r2, r0
 8006bc8:	eb63 0301 	sbc.w	r3, r3, r1
 8006bcc:	f04f 0000 	mov.w	r0, #0
 8006bd0:	f04f 0100 	mov.w	r1, #0
 8006bd4:	00d9      	lsls	r1, r3, #3
 8006bd6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006bda:	00d0      	lsls	r0, r2, #3
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	eb12 0208 	adds.w	r2, r2, r8
 8006be4:	eb43 0309 	adc.w	r3, r3, r9
 8006be8:	f04f 0000 	mov.w	r0, #0
 8006bec:	f04f 0100 	mov.w	r1, #0
 8006bf0:	0259      	lsls	r1, r3, #9
 8006bf2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006bf6:	0250      	lsls	r0, r2, #9
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	4610      	mov	r0, r2
 8006bfe:	4619      	mov	r1, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	461a      	mov	r2, r3
 8006c04:	f04f 0300 	mov.w	r3, #0
 8006c08:	f7f9 ffa8 	bl	8000b5c <__aeabi_uldivmod>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	460b      	mov	r3, r1
 8006c10:	4613      	mov	r3, r2
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	e04a      	b.n	8006cac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c16:	4b31      	ldr	r3, [pc, #196]	; (8006cdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	099b      	lsrs	r3, r3, #6
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	f04f 0300 	mov.w	r3, #0
 8006c22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c26:	f04f 0100 	mov.w	r1, #0
 8006c2a:	ea02 0400 	and.w	r4, r2, r0
 8006c2e:	ea03 0501 	and.w	r5, r3, r1
 8006c32:	4620      	mov	r0, r4
 8006c34:	4629      	mov	r1, r5
 8006c36:	f04f 0200 	mov.w	r2, #0
 8006c3a:	f04f 0300 	mov.w	r3, #0
 8006c3e:	014b      	lsls	r3, r1, #5
 8006c40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006c44:	0142      	lsls	r2, r0, #5
 8006c46:	4610      	mov	r0, r2
 8006c48:	4619      	mov	r1, r3
 8006c4a:	1b00      	subs	r0, r0, r4
 8006c4c:	eb61 0105 	sbc.w	r1, r1, r5
 8006c50:	f04f 0200 	mov.w	r2, #0
 8006c54:	f04f 0300 	mov.w	r3, #0
 8006c58:	018b      	lsls	r3, r1, #6
 8006c5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006c5e:	0182      	lsls	r2, r0, #6
 8006c60:	1a12      	subs	r2, r2, r0
 8006c62:	eb63 0301 	sbc.w	r3, r3, r1
 8006c66:	f04f 0000 	mov.w	r0, #0
 8006c6a:	f04f 0100 	mov.w	r1, #0
 8006c6e:	00d9      	lsls	r1, r3, #3
 8006c70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c74:	00d0      	lsls	r0, r2, #3
 8006c76:	4602      	mov	r2, r0
 8006c78:	460b      	mov	r3, r1
 8006c7a:	1912      	adds	r2, r2, r4
 8006c7c:	eb45 0303 	adc.w	r3, r5, r3
 8006c80:	f04f 0000 	mov.w	r0, #0
 8006c84:	f04f 0100 	mov.w	r1, #0
 8006c88:	0299      	lsls	r1, r3, #10
 8006c8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006c8e:	0290      	lsls	r0, r2, #10
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	4610      	mov	r0, r2
 8006c96:	4619      	mov	r1, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	f04f 0300 	mov.w	r3, #0
 8006ca0:	f7f9 ff5c 	bl	8000b5c <__aeabi_uldivmod>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	4613      	mov	r3, r2
 8006caa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cac:	4b0b      	ldr	r3, [pc, #44]	; (8006cdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	0c1b      	lsrs	r3, r3, #16
 8006cb2:	f003 0303 	and.w	r3, r3, #3
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	005b      	lsls	r3, r3, #1
 8006cba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cc4:	60bb      	str	r3, [r7, #8]
      break;
 8006cc6:	e002      	b.n	8006cce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cc8:	4b05      	ldr	r3, [pc, #20]	; (8006ce0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006cca:	60bb      	str	r3, [r7, #8]
      break;
 8006ccc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cce:	68bb      	ldr	r3, [r7, #8]
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3710      	adds	r7, #16
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006cda:	bf00      	nop
 8006cdc:	40023800 	.word	0x40023800
 8006ce0:	00f42400 	.word	0x00f42400
 8006ce4:	007a1200 	.word	0x007a1200

08006ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cec:	4b03      	ldr	r3, [pc, #12]	; (8006cfc <HAL_RCC_GetHCLKFreq+0x14>)
 8006cee:	681b      	ldr	r3, [r3, #0]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	20000000 	.word	0x20000000

08006d00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d04:	f7ff fff0 	bl	8006ce8 <HAL_RCC_GetHCLKFreq>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	4b05      	ldr	r3, [pc, #20]	; (8006d20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	0a9b      	lsrs	r3, r3, #10
 8006d10:	f003 0307 	and.w	r3, r3, #7
 8006d14:	4903      	ldr	r1, [pc, #12]	; (8006d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d16:	5ccb      	ldrb	r3, [r1, r3]
 8006d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	40023800 	.word	0x40023800
 8006d24:	08010340 	.word	0x08010340

08006d28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d2c:	f7ff ffdc 	bl	8006ce8 <HAL_RCC_GetHCLKFreq>
 8006d30:	4602      	mov	r2, r0
 8006d32:	4b05      	ldr	r3, [pc, #20]	; (8006d48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	0b5b      	lsrs	r3, r3, #13
 8006d38:	f003 0307 	and.w	r3, r3, #7
 8006d3c:	4903      	ldr	r1, [pc, #12]	; (8006d4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d3e:	5ccb      	ldrb	r3, [r1, r3]
 8006d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	40023800 	.word	0x40023800
 8006d4c:	08010340 	.word	0x08010340

08006d50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	220f      	movs	r2, #15
 8006d5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006d60:	4b12      	ldr	r3, [pc, #72]	; (8006dac <HAL_RCC_GetClockConfig+0x5c>)
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f003 0203 	and.w	r2, r3, #3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006d6c:	4b0f      	ldr	r3, [pc, #60]	; (8006dac <HAL_RCC_GetClockConfig+0x5c>)
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006d78:	4b0c      	ldr	r3, [pc, #48]	; (8006dac <HAL_RCC_GetClockConfig+0x5c>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006d84:	4b09      	ldr	r3, [pc, #36]	; (8006dac <HAL_RCC_GetClockConfig+0x5c>)
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	08db      	lsrs	r3, r3, #3
 8006d8a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006d92:	4b07      	ldr	r3, [pc, #28]	; (8006db0 <HAL_RCC_GetClockConfig+0x60>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 0207 	and.w	r2, r3, #7
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	601a      	str	r2, [r3, #0]
}
 8006d9e:	bf00      	nop
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	40023800 	.word	0x40023800
 8006db0:	40023c00 	.word	0x40023c00

08006db4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0301 	and.w	r3, r3, #1
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d105      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d035      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006ddc:	4b62      	ldr	r3, [pc, #392]	; (8006f68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006dde:	2200      	movs	r2, #0
 8006de0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006de2:	f7fb fb75 	bl	80024d0 <HAL_GetTick>
 8006de6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006de8:	e008      	b.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006dea:	f7fb fb71 	bl	80024d0 <HAL_GetTick>
 8006dee:	4602      	mov	r2, r0
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	1ad3      	subs	r3, r2, r3
 8006df4:	2b02      	cmp	r3, #2
 8006df6:	d901      	bls.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006df8:	2303      	movs	r3, #3
 8006dfa:	e0b0      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006dfc:	4b5b      	ldr	r3, [pc, #364]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1f0      	bne.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	019a      	lsls	r2, r3, #6
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	071b      	lsls	r3, r3, #28
 8006e14:	4955      	ldr	r1, [pc, #340]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e16:	4313      	orrs	r3, r2
 8006e18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e1c:	4b52      	ldr	r3, [pc, #328]	; (8006f68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006e1e:	2201      	movs	r2, #1
 8006e20:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e22:	f7fb fb55 	bl	80024d0 <HAL_GetTick>
 8006e26:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e28:	e008      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006e2a:	f7fb fb51 	bl	80024d0 <HAL_GetTick>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	1ad3      	subs	r3, r2, r3
 8006e34:	2b02      	cmp	r3, #2
 8006e36:	d901      	bls.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e090      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e3c:	4b4b      	ldr	r3, [pc, #300]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d0f0      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0302 	and.w	r3, r3, #2
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f000 8083 	beq.w	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e56:	2300      	movs	r3, #0
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	4b44      	ldr	r3, [pc, #272]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5e:	4a43      	ldr	r2, [pc, #268]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e64:	6413      	str	r3, [r2, #64]	; 0x40
 8006e66:	4b41      	ldr	r3, [pc, #260]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e6e:	60fb      	str	r3, [r7, #12]
 8006e70:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e72:	4b3f      	ldr	r3, [pc, #252]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a3e      	ldr	r2, [pc, #248]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e7c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e7e:	f7fb fb27 	bl	80024d0 <HAL_GetTick>
 8006e82:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e84:	e008      	b.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e86:	f7fb fb23 	bl	80024d0 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d901      	bls.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	e062      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e98:	4b35      	ldr	r3, [pc, #212]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d0f0      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ea4:	4b31      	ldr	r3, [pc, #196]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ea8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d02f      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d028      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006ec2:	4b2a      	ldr	r3, [pc, #168]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ec6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ecc:	4b29      	ldr	r3, [pc, #164]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006ece:	2201      	movs	r2, #1
 8006ed0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ed2:	4b28      	ldr	r3, [pc, #160]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006ed8:	4a24      	ldr	r2, [pc, #144]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006ede:	4b23      	ldr	r3, [pc, #140]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ee2:	f003 0301 	and.w	r3, r3, #1
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d114      	bne.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006eea:	f7fb faf1 	bl	80024d0 <HAL_GetTick>
 8006eee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ef0:	e00a      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ef2:	f7fb faed 	bl	80024d0 <HAL_GetTick>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d901      	bls.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	e02a      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f08:	4b18      	ldr	r3, [pc, #96]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f0c:	f003 0302 	and.w	r3, r3, #2
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d0ee      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	68db      	ldr	r3, [r3, #12]
 8006f18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f20:	d10d      	bne.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006f22:	4b12      	ldr	r3, [pc, #72]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	68db      	ldr	r3, [r3, #12]
 8006f2e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f36:	490d      	ldr	r1, [pc, #52]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	608b      	str	r3, [r1, #8]
 8006f3c:	e005      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006f3e:	4b0b      	ldr	r3, [pc, #44]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	4a0a      	ldr	r2, [pc, #40]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f44:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006f48:	6093      	str	r3, [r2, #8]
 8006f4a:	4b08      	ldr	r3, [pc, #32]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f56:	4905      	ldr	r1, [pc, #20]	; (8006f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3718      	adds	r7, #24
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	42470068 	.word	0x42470068
 8006f6c:	40023800 	.word	0x40023800
 8006f70:	40007000 	.word	0x40007000
 8006f74:	42470e40 	.word	0x42470e40

08006f78 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b087      	sub	sp, #28
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006f80:	2300      	movs	r3, #0
 8006f82:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d13e      	bne.n	8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006f96:	4b23      	ldr	r3, [pc, #140]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d005      	beq.n	8006fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d12f      	bne.n	800700c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006fac:	4b1e      	ldr	r3, [pc, #120]	; (8007028 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006fae:	617b      	str	r3, [r7, #20]
          break;
 8006fb0:	e02f      	b.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006fb2:	4b1c      	ldr	r3, [pc, #112]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fbe:	d108      	bne.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006fc0:	4b18      	ldr	r3, [pc, #96]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fc8:	4a18      	ldr	r2, [pc, #96]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fce:	613b      	str	r3, [r7, #16]
 8006fd0:	e007      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006fd2:	4b14      	ldr	r3, [pc, #80]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fda:	4a15      	ldr	r2, [pc, #84]	; (8007030 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe0:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006fe2:	4b10      	ldr	r3, [pc, #64]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fe8:	099b      	lsrs	r3, r3, #6
 8006fea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	fb02 f303 	mul.w	r3, r2, r3
 8006ff4:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006ff6:	4b0b      	ldr	r3, [pc, #44]	; (8007024 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ffc:	0f1b      	lsrs	r3, r3, #28
 8006ffe:	f003 0307 	and.w	r3, r3, #7
 8007002:	68ba      	ldr	r2, [r7, #8]
 8007004:	fbb2 f3f3 	udiv	r3, r2, r3
 8007008:	617b      	str	r3, [r7, #20]
          break;
 800700a:	e002      	b.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800700c:	2300      	movs	r3, #0
 800700e:	617b      	str	r3, [r7, #20]
          break;
 8007010:	bf00      	nop
        }
      }
      break;
 8007012:	bf00      	nop
    }
  }
  return frequency;
 8007014:	697b      	ldr	r3, [r7, #20]
}
 8007016:	4618      	mov	r0, r3
 8007018:	371c      	adds	r7, #28
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	40023800 	.word	0x40023800
 8007028:	00bb8000 	.word	0x00bb8000
 800702c:	007a1200 	.word	0x007a1200
 8007030:	00f42400 	.word	0x00f42400

08007034 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e07b      	b.n	800713e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704a:	2b00      	cmp	r3, #0
 800704c:	d108      	bne.n	8007060 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007056:	d009      	beq.n	800706c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	61da      	str	r2, [r3, #28]
 800705e:	e005      	b.n	800706c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d106      	bne.n	800708c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f7fb f84c 	bl	8002124 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2202      	movs	r2, #2
 8007090:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80070b4:	431a      	orrs	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070be:	431a      	orrs	r2, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	691b      	ldr	r3, [r3, #16]
 80070c4:	f003 0302 	and.w	r3, r3, #2
 80070c8:	431a      	orrs	r2, r3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	695b      	ldr	r3, [r3, #20]
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	431a      	orrs	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	699b      	ldr	r3, [r3, #24]
 80070d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070dc:	431a      	orrs	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	69db      	ldr	r3, [r3, #28]
 80070e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80070e6:	431a      	orrs	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070f0:	ea42 0103 	orr.w	r1, r2, r3
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	430a      	orrs	r2, r1
 8007102:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	699b      	ldr	r3, [r3, #24]
 8007108:	0c1b      	lsrs	r3, r3, #16
 800710a:	f003 0104 	and.w	r1, r3, #4
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007112:	f003 0210 	and.w	r2, r3, #16
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	430a      	orrs	r2, r1
 800711c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	69da      	ldr	r2, [r3, #28]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800712c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3708      	adds	r7, #8
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007146:	b580      	push	{r7, lr}
 8007148:	b082      	sub	sp, #8
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e041      	b.n	80071dc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800715e:	b2db      	uxtb	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	d106      	bne.n	8007172 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 f839 	bl	80071e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2202      	movs	r2, #2
 8007176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	3304      	adds	r3, #4
 8007182:	4619      	mov	r1, r3
 8007184:	4610      	mov	r0, r2
 8007186:	f000 f9d7 	bl	8007538 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2201      	movs	r2, #1
 800718e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2201      	movs	r2, #1
 8007196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2201      	movs	r2, #1
 800719e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2201      	movs	r2, #1
 80071b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2201      	movs	r2, #1
 80071ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3708      	adds	r7, #8
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80071ec:	bf00      	nop
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007206:	b2db      	uxtb	r3, r3
 8007208:	2b01      	cmp	r3, #1
 800720a:	d001      	beq.n	8007210 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e04e      	b.n	80072ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2202      	movs	r2, #2
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68da      	ldr	r2, [r3, #12]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f042 0201 	orr.w	r2, r2, #1
 8007226:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a23      	ldr	r2, [pc, #140]	; (80072bc <HAL_TIM_Base_Start_IT+0xc4>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d022      	beq.n	8007278 <HAL_TIM_Base_Start_IT+0x80>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800723a:	d01d      	beq.n	8007278 <HAL_TIM_Base_Start_IT+0x80>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a1f      	ldr	r2, [pc, #124]	; (80072c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d018      	beq.n	8007278 <HAL_TIM_Base_Start_IT+0x80>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a1e      	ldr	r2, [pc, #120]	; (80072c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d013      	beq.n	8007278 <HAL_TIM_Base_Start_IT+0x80>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a1c      	ldr	r2, [pc, #112]	; (80072c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d00e      	beq.n	8007278 <HAL_TIM_Base_Start_IT+0x80>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a1b      	ldr	r2, [pc, #108]	; (80072cc <HAL_TIM_Base_Start_IT+0xd4>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d009      	beq.n	8007278 <HAL_TIM_Base_Start_IT+0x80>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a19      	ldr	r2, [pc, #100]	; (80072d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d004      	beq.n	8007278 <HAL_TIM_Base_Start_IT+0x80>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a18      	ldr	r2, [pc, #96]	; (80072d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d111      	bne.n	800729c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2b06      	cmp	r3, #6
 8007288:	d010      	beq.n	80072ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f042 0201 	orr.w	r2, r2, #1
 8007298:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800729a:	e007      	b.n	80072ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f042 0201 	orr.w	r2, r2, #1
 80072aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3714      	adds	r7, #20
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	40010000 	.word	0x40010000
 80072c0:	40000400 	.word	0x40000400
 80072c4:	40000800 	.word	0x40000800
 80072c8:	40000c00 	.word	0x40000c00
 80072cc:	40010400 	.word	0x40010400
 80072d0:	40014000 	.word	0x40014000
 80072d4:	40001800 	.word	0x40001800

080072d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	f003 0302 	and.w	r3, r3, #2
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d122      	bne.n	8007334 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	f003 0302 	and.w	r3, r3, #2
 80072f8:	2b02      	cmp	r3, #2
 80072fa:	d11b      	bne.n	8007334 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f06f 0202 	mvn.w	r2, #2
 8007304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2201      	movs	r2, #1
 800730a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	f003 0303 	and.w	r3, r3, #3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d003      	beq.n	8007322 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f8ee 	bl	80074fc <HAL_TIM_IC_CaptureCallback>
 8007320:	e005      	b.n	800732e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f8e0 	bl	80074e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f8f1 	bl	8007510 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	f003 0304 	and.w	r3, r3, #4
 800733e:	2b04      	cmp	r3, #4
 8007340:	d122      	bne.n	8007388 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	f003 0304 	and.w	r3, r3, #4
 800734c:	2b04      	cmp	r3, #4
 800734e:	d11b      	bne.n	8007388 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f06f 0204 	mvn.w	r2, #4
 8007358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2202      	movs	r2, #2
 800735e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699b      	ldr	r3, [r3, #24]
 8007366:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800736a:	2b00      	cmp	r3, #0
 800736c:	d003      	beq.n	8007376 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f8c4 	bl	80074fc <HAL_TIM_IC_CaptureCallback>
 8007374:	e005      	b.n	8007382 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f8b6 	bl	80074e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f000 f8c7 	bl	8007510 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	f003 0308 	and.w	r3, r3, #8
 8007392:	2b08      	cmp	r3, #8
 8007394:	d122      	bne.n	80073dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	f003 0308 	and.w	r3, r3, #8
 80073a0:	2b08      	cmp	r3, #8
 80073a2:	d11b      	bne.n	80073dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f06f 0208 	mvn.w	r2, #8
 80073ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2204      	movs	r2, #4
 80073b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 f89a 	bl	80074fc <HAL_TIM_IC_CaptureCallback>
 80073c8:	e005      	b.n	80073d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f88c 	bl	80074e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 f89d 	bl	8007510 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	f003 0310 	and.w	r3, r3, #16
 80073e6:	2b10      	cmp	r3, #16
 80073e8:	d122      	bne.n	8007430 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	f003 0310 	and.w	r3, r3, #16
 80073f4:	2b10      	cmp	r3, #16
 80073f6:	d11b      	bne.n	8007430 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f06f 0210 	mvn.w	r2, #16
 8007400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2208      	movs	r2, #8
 8007406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	69db      	ldr	r3, [r3, #28]
 800740e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f870 	bl	80074fc <HAL_TIM_IC_CaptureCallback>
 800741c:	e005      	b.n	800742a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f862 	bl	80074e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 f873 	bl	8007510 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b01      	cmp	r3, #1
 800743c:	d10e      	bne.n	800745c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	2b01      	cmp	r3, #1
 800744a:	d107      	bne.n	800745c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f06f 0201 	mvn.w	r2, #1
 8007454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f7fa f88e 	bl	8001578 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	691b      	ldr	r3, [r3, #16]
 8007462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007466:	2b80      	cmp	r3, #128	; 0x80
 8007468:	d10e      	bne.n	8007488 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007474:	2b80      	cmp	r3, #128	; 0x80
 8007476:	d107      	bne.n	8007488 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f902 	bl	800768c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007492:	2b40      	cmp	r3, #64	; 0x40
 8007494:	d10e      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074a0:	2b40      	cmp	r3, #64	; 0x40
 80074a2:	d107      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80074ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f838 	bl	8007524 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	f003 0320 	and.w	r3, r3, #32
 80074be:	2b20      	cmp	r3, #32
 80074c0:	d10e      	bne.n	80074e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	f003 0320 	and.w	r3, r3, #32
 80074cc:	2b20      	cmp	r3, #32
 80074ce:	d107      	bne.n	80074e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f06f 0220 	mvn.w	r2, #32
 80074d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 f8cc 	bl	8007678 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074e0:	bf00      	nop
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007504:	bf00      	nop
 8007506:	370c      	adds	r7, #12
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007518:	bf00      	nop
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800752c:	bf00      	nop
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a40      	ldr	r2, [pc, #256]	; (800764c <TIM_Base_SetConfig+0x114>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d013      	beq.n	8007578 <TIM_Base_SetConfig+0x40>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007556:	d00f      	beq.n	8007578 <TIM_Base_SetConfig+0x40>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4a3d      	ldr	r2, [pc, #244]	; (8007650 <TIM_Base_SetConfig+0x118>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d00b      	beq.n	8007578 <TIM_Base_SetConfig+0x40>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	4a3c      	ldr	r2, [pc, #240]	; (8007654 <TIM_Base_SetConfig+0x11c>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d007      	beq.n	8007578 <TIM_Base_SetConfig+0x40>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4a3b      	ldr	r2, [pc, #236]	; (8007658 <TIM_Base_SetConfig+0x120>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d003      	beq.n	8007578 <TIM_Base_SetConfig+0x40>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	4a3a      	ldr	r2, [pc, #232]	; (800765c <TIM_Base_SetConfig+0x124>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d108      	bne.n	800758a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800757e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	4313      	orrs	r3, r2
 8007588:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a2f      	ldr	r2, [pc, #188]	; (800764c <TIM_Base_SetConfig+0x114>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d02b      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007598:	d027      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a2c      	ldr	r2, [pc, #176]	; (8007650 <TIM_Base_SetConfig+0x118>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d023      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	4a2b      	ldr	r2, [pc, #172]	; (8007654 <TIM_Base_SetConfig+0x11c>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d01f      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a2a      	ldr	r2, [pc, #168]	; (8007658 <TIM_Base_SetConfig+0x120>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d01b      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a29      	ldr	r2, [pc, #164]	; (800765c <TIM_Base_SetConfig+0x124>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d017      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a28      	ldr	r2, [pc, #160]	; (8007660 <TIM_Base_SetConfig+0x128>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d013      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a27      	ldr	r2, [pc, #156]	; (8007664 <TIM_Base_SetConfig+0x12c>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d00f      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a26      	ldr	r2, [pc, #152]	; (8007668 <TIM_Base_SetConfig+0x130>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d00b      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a25      	ldr	r2, [pc, #148]	; (800766c <TIM_Base_SetConfig+0x134>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d007      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a24      	ldr	r2, [pc, #144]	; (8007670 <TIM_Base_SetConfig+0x138>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d003      	beq.n	80075ea <TIM_Base_SetConfig+0xb2>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a23      	ldr	r2, [pc, #140]	; (8007674 <TIM_Base_SetConfig+0x13c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d108      	bne.n	80075fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	4313      	orrs	r3, r2
 8007608:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	689a      	ldr	r2, [r3, #8]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a0a      	ldr	r2, [pc, #40]	; (800764c <TIM_Base_SetConfig+0x114>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d003      	beq.n	8007630 <TIM_Base_SetConfig+0xf8>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4a0c      	ldr	r2, [pc, #48]	; (800765c <TIM_Base_SetConfig+0x124>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d103      	bne.n	8007638 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	691a      	ldr	r2, [r3, #16]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2201      	movs	r2, #1
 800763c:	615a      	str	r2, [r3, #20]
}
 800763e:	bf00      	nop
 8007640:	3714      	adds	r7, #20
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	40010000 	.word	0x40010000
 8007650:	40000400 	.word	0x40000400
 8007654:	40000800 	.word	0x40000800
 8007658:	40000c00 	.word	0x40000c00
 800765c:	40010400 	.word	0x40010400
 8007660:	40014000 	.word	0x40014000
 8007664:	40014400 	.word	0x40014400
 8007668:	40014800 	.word	0x40014800
 800766c:	40001800 	.word	0x40001800
 8007670:	40001c00 	.word	0x40001c00
 8007674:	40002000 	.word	0x40002000

08007678 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d101      	bne.n	80076b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e03f      	b.n	8007732 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d106      	bne.n	80076cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7fa fd74 	bl	80021b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2224      	movs	r2, #36	; 0x24
 80076d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68da      	ldr	r2, [r3, #12]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 fb3f 	bl	8007d68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	691a      	ldr	r2, [r3, #16]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80076f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	695a      	ldr	r2, [r3, #20]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2220      	movs	r2, #32
 8007724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2220      	movs	r2, #32
 800772c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3708      	adds	r7, #8
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
	...

0800773c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b08a      	sub	sp, #40	; 0x28
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	695b      	ldr	r3, [r3, #20]
 800775a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800775c:	2300      	movs	r3, #0
 800775e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007760:	2300      	movs	r3, #0
 8007762:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007766:	f003 030f 	and.w	r3, r3, #15
 800776a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d10d      	bne.n	800778e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007774:	f003 0320 	and.w	r3, r3, #32
 8007778:	2b00      	cmp	r3, #0
 800777a:	d008      	beq.n	800778e <HAL_UART_IRQHandler+0x52>
 800777c:	6a3b      	ldr	r3, [r7, #32]
 800777e:	f003 0320 	and.w	r3, r3, #32
 8007782:	2b00      	cmp	r3, #0
 8007784:	d003      	beq.n	800778e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 fa57 	bl	8007c3a <UART_Receive_IT>
      return;
 800778c:	e17c      	b.n	8007a88 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	2b00      	cmp	r3, #0
 8007792:	f000 80b1 	beq.w	80078f8 <HAL_UART_IRQHandler+0x1bc>
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	2b00      	cmp	r3, #0
 800779e:	d105      	bne.n	80077ac <HAL_UART_IRQHandler+0x70>
 80077a0:	6a3b      	ldr	r3, [r7, #32]
 80077a2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f000 80a6 	beq.w	80078f8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80077ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d00a      	beq.n	80077cc <HAL_UART_IRQHandler+0x90>
 80077b6:	6a3b      	ldr	r3, [r7, #32]
 80077b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d005      	beq.n	80077cc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c4:	f043 0201 	orr.w	r2, r3, #1
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ce:	f003 0304 	and.w	r3, r3, #4
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d00a      	beq.n	80077ec <HAL_UART_IRQHandler+0xb0>
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d005      	beq.n	80077ec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e4:	f043 0202 	orr.w	r2, r3, #2
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00a      	beq.n	800780c <HAL_UART_IRQHandler+0xd0>
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	f003 0301 	and.w	r3, r3, #1
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d005      	beq.n	800780c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007804:	f043 0204 	orr.w	r2, r3, #4
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800780c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780e:	f003 0308 	and.w	r3, r3, #8
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00f      	beq.n	8007836 <HAL_UART_IRQHandler+0xfa>
 8007816:	6a3b      	ldr	r3, [r7, #32]
 8007818:	f003 0320 	and.w	r3, r3, #32
 800781c:	2b00      	cmp	r3, #0
 800781e:	d104      	bne.n	800782a <HAL_UART_IRQHandler+0xee>
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d005      	beq.n	8007836 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782e:	f043 0208 	orr.w	r2, r3, #8
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 811f 	beq.w	8007a7e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007842:	f003 0320 	and.w	r3, r3, #32
 8007846:	2b00      	cmp	r3, #0
 8007848:	d007      	beq.n	800785a <HAL_UART_IRQHandler+0x11e>
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	f003 0320 	and.w	r3, r3, #32
 8007850:	2b00      	cmp	r3, #0
 8007852:	d002      	beq.n	800785a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f9f0 	bl	8007c3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007864:	2b40      	cmp	r3, #64	; 0x40
 8007866:	bf0c      	ite	eq
 8007868:	2301      	moveq	r3, #1
 800786a:	2300      	movne	r3, #0
 800786c:	b2db      	uxtb	r3, r3
 800786e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007874:	f003 0308 	and.w	r3, r3, #8
 8007878:	2b00      	cmp	r3, #0
 800787a:	d102      	bne.n	8007882 <HAL_UART_IRQHandler+0x146>
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d031      	beq.n	80078e6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 f930 	bl	8007ae8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007892:	2b40      	cmp	r3, #64	; 0x40
 8007894:	d123      	bne.n	80078de <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	695a      	ldr	r2, [r3, #20]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078a4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d013      	beq.n	80078d6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b2:	4a77      	ldr	r2, [pc, #476]	; (8007a90 <HAL_UART_IRQHandler+0x354>)
 80078b4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ba:	4618      	mov	r0, r3
 80078bc:	f7fa ff8a 	bl	80027d4 <HAL_DMA_Abort_IT>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d016      	beq.n	80078f4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80078d0:	4610      	mov	r0, r2
 80078d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078d4:	e00e      	b.n	80078f4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 f8f0 	bl	8007abc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078dc:	e00a      	b.n	80078f4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f8ec 	bl	8007abc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e4:	e006      	b.n	80078f4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f8e8 	bl	8007abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80078f2:	e0c4      	b.n	8007a7e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f4:	bf00      	nop
    return;
 80078f6:	e0c2      	b.n	8007a7e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	f040 80a2 	bne.w	8007a46 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007904:	f003 0310 	and.w	r3, r3, #16
 8007908:	2b00      	cmp	r3, #0
 800790a:	f000 809c 	beq.w	8007a46 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	f003 0310 	and.w	r3, r3, #16
 8007914:	2b00      	cmp	r3, #0
 8007916:	f000 8096 	beq.w	8007a46 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800791a:	2300      	movs	r3, #0
 800791c:	60fb      	str	r3, [r7, #12]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	60fb      	str	r3, [r7, #12]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	60fb      	str	r3, [r7, #12]
 800792e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800793a:	2b40      	cmp	r3, #64	; 0x40
 800793c:	d14f      	bne.n	80079de <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007948:	8a3b      	ldrh	r3, [r7, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	f000 8099 	beq.w	8007a82 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007954:	8a3a      	ldrh	r2, [r7, #16]
 8007956:	429a      	cmp	r2, r3
 8007958:	f080 8093 	bcs.w	8007a82 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	8a3a      	ldrh	r2, [r7, #16]
 8007960:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800796c:	d02b      	beq.n	80079c6 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68da      	ldr	r2, [r3, #12]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800797c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	695a      	ldr	r2, [r3, #20]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f022 0201 	bic.w	r2, r2, #1
 800798c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	695a      	ldr	r2, [r3, #20]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800799c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2220      	movs	r2, #32
 80079a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68da      	ldr	r2, [r3, #12]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f022 0210 	bic.w	r2, r2, #16
 80079ba:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c0:	4618      	mov	r0, r3
 80079c2:	f7fa fe97 	bl	80026f4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	1ad3      	subs	r3, r2, r3
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	4619      	mov	r1, r3
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f87a 	bl	8007ad0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80079dc:	e051      	b.n	8007a82 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d047      	beq.n	8007a86 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80079f6:	8a7b      	ldrh	r3, [r7, #18]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d044      	beq.n	8007a86 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	68da      	ldr	r2, [r3, #12]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007a0a:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	695a      	ldr	r2, [r3, #20]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f022 0201 	bic.w	r2, r2, #1
 8007a1a:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68da      	ldr	r2, [r3, #12]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f022 0210 	bic.w	r2, r2, #16
 8007a38:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a3a:	8a7b      	ldrh	r3, [r7, #18]
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 f846 	bl	8007ad0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007a44:	e01f      	b.n	8007a86 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d008      	beq.n	8007a62 <HAL_UART_IRQHandler+0x326>
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d003      	beq.n	8007a62 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f885 	bl	8007b6a <UART_Transmit_IT>
    return;
 8007a60:	e012      	b.n	8007a88 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00d      	beq.n	8007a88 <HAL_UART_IRQHandler+0x34c>
 8007a6c:	6a3b      	ldr	r3, [r7, #32]
 8007a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d008      	beq.n	8007a88 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f8c7 	bl	8007c0a <UART_EndTransmit_IT>
    return;
 8007a7c:	e004      	b.n	8007a88 <HAL_UART_IRQHandler+0x34c>
    return;
 8007a7e:	bf00      	nop
 8007a80:	e002      	b.n	8007a88 <HAL_UART_IRQHandler+0x34c>
      return;
 8007a82:	bf00      	nop
 8007a84:	e000      	b.n	8007a88 <HAL_UART_IRQHandler+0x34c>
      return;
 8007a86:	bf00      	nop
  }
}
 8007a88:	3728      	adds	r7, #40	; 0x28
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	08007b43 	.word	0x08007b43

08007a94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr

08007ad0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	460b      	mov	r3, r1
 8007ada:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68da      	ldr	r2, [r3, #12]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007afe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	695a      	ldr	r2, [r3, #20]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f022 0201 	bic.w	r2, r2, #1
 8007b0e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d107      	bne.n	8007b28 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68da      	ldr	r2, [r3, #12]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f022 0210 	bic.w	r2, r2, #16
 8007b26:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b36:	bf00      	nop
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b084      	sub	sp, #16
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f7ff ffad 	bl	8007abc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b62:	bf00      	nop
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b6a:	b480      	push	{r7}
 8007b6c:	b085      	sub	sp, #20
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	2b21      	cmp	r3, #33	; 0x21
 8007b7c:	d13e      	bne.n	8007bfc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b86:	d114      	bne.n	8007bb2 <UART_Transmit_IT+0x48>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d110      	bne.n	8007bb2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a1b      	ldr	r3, [r3, #32]
 8007b94:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	881b      	ldrh	r3, [r3, #0]
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ba4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6a1b      	ldr	r3, [r3, #32]
 8007baa:	1c9a      	adds	r2, r3, #2
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	621a      	str	r2, [r3, #32]
 8007bb0:	e008      	b.n	8007bc4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
 8007bb6:	1c59      	adds	r1, r3, #1
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	6211      	str	r1, [r2, #32]
 8007bbc:	781a      	ldrb	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d10f      	bne.n	8007bf8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68da      	ldr	r2, [r3, #12]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007be6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68da      	ldr	r2, [r3, #12]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bf6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	e000      	b.n	8007bfe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bfc:	2302      	movs	r3, #2
  }
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr

08007c0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b082      	sub	sp, #8
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	68da      	ldr	r2, [r3, #12]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2220      	movs	r2, #32
 8007c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f7ff ff32 	bl	8007a94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b084      	sub	sp, #16
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b22      	cmp	r3, #34	; 0x22
 8007c4c:	f040 8087 	bne.w	8007d5e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c58:	d117      	bne.n	8007c8a <UART_Receive_IT+0x50>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d113      	bne.n	8007c8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c62:	2300      	movs	r3, #0
 8007c64:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c6a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c82:	1c9a      	adds	r2, r3, #2
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	629a      	str	r2, [r3, #40]	; 0x28
 8007c88:	e026      	b.n	8007cd8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c8e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007c90:	2300      	movs	r3, #0
 8007c92:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c9c:	d007      	beq.n	8007cae <UART_Receive_IT+0x74>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10a      	bne.n	8007cbc <UART_Receive_IT+0x82>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d106      	bne.n	8007cbc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	b2da      	uxtb	r2, r3
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	701a      	strb	r2, [r3, #0]
 8007cba:	e008      	b.n	8007cce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd2:	1c5a      	adds	r2, r3, #1
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d136      	bne.n	8007d5a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f022 0220 	bic.w	r2, r2, #32
 8007cfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68da      	ldr	r2, [r3, #12]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	695a      	ldr	r2, [r3, #20]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f022 0201 	bic.w	r2, r2, #1
 8007d1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2220      	movs	r2, #32
 8007d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d10e      	bne.n	8007d4a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68da      	ldr	r2, [r3, #12]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f022 0210 	bic.w	r2, r2, #16
 8007d3a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d40:	4619      	mov	r1, r3
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7ff fec4 	bl	8007ad0 <HAL_UARTEx_RxEventCallback>
 8007d48:	e002      	b.n	8007d50 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f7ff feac 	bl	8007aa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8007d56:	2300      	movs	r3, #0
 8007d58:	e002      	b.n	8007d60 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	e000      	b.n	8007d60 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007d5e:	2302      	movs	r3, #2
  }
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3710      	adds	r7, #16
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d6c:	b09f      	sub	sp, #124	; 0x7c
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007d7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d7e:	68d9      	ldr	r1, [r3, #12]
 8007d80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	ea40 0301 	orr.w	r3, r0, r1
 8007d88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d8c:	689a      	ldr	r2, [r3, #8]
 8007d8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	431a      	orrs	r2, r3
 8007d94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d96:	695b      	ldr	r3, [r3, #20]
 8007d98:	431a      	orrs	r2, r3
 8007d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007da2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007dac:	f021 010c 	bic.w	r1, r1, #12
 8007db0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007db6:	430b      	orrs	r3, r1
 8007db8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	695b      	ldr	r3, [r3, #20]
 8007dc0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dc6:	6999      	ldr	r1, [r3, #24]
 8007dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	ea40 0301 	orr.w	r3, r0, r1
 8007dd0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	4bc5      	ldr	r3, [pc, #788]	; (80080ec <UART_SetConfig+0x384>)
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d004      	beq.n	8007de6 <UART_SetConfig+0x7e>
 8007ddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	4bc3      	ldr	r3, [pc, #780]	; (80080f0 <UART_SetConfig+0x388>)
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d103      	bne.n	8007dee <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007de6:	f7fe ff9f 	bl	8006d28 <HAL_RCC_GetPCLK2Freq>
 8007dea:	6778      	str	r0, [r7, #116]	; 0x74
 8007dec:	e002      	b.n	8007df4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007dee:	f7fe ff87 	bl	8006d00 <HAL_RCC_GetPCLK1Freq>
 8007df2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dfc:	f040 80b6 	bne.w	8007f6c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e02:	461c      	mov	r4, r3
 8007e04:	f04f 0500 	mov.w	r5, #0
 8007e08:	4622      	mov	r2, r4
 8007e0a:	462b      	mov	r3, r5
 8007e0c:	1891      	adds	r1, r2, r2
 8007e0e:	6439      	str	r1, [r7, #64]	; 0x40
 8007e10:	415b      	adcs	r3, r3
 8007e12:	647b      	str	r3, [r7, #68]	; 0x44
 8007e14:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e18:	1912      	adds	r2, r2, r4
 8007e1a:	eb45 0303 	adc.w	r3, r5, r3
 8007e1e:	f04f 0000 	mov.w	r0, #0
 8007e22:	f04f 0100 	mov.w	r1, #0
 8007e26:	00d9      	lsls	r1, r3, #3
 8007e28:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e2c:	00d0      	lsls	r0, r2, #3
 8007e2e:	4602      	mov	r2, r0
 8007e30:	460b      	mov	r3, r1
 8007e32:	1911      	adds	r1, r2, r4
 8007e34:	6639      	str	r1, [r7, #96]	; 0x60
 8007e36:	416b      	adcs	r3, r5
 8007e38:	667b      	str	r3, [r7, #100]	; 0x64
 8007e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	f04f 0300 	mov.w	r3, #0
 8007e44:	1891      	adds	r1, r2, r2
 8007e46:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e48:	415b      	adcs	r3, r3
 8007e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e50:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007e54:	f7f8 fe82 	bl	8000b5c <__aeabi_uldivmod>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	4ba5      	ldr	r3, [pc, #660]	; (80080f4 <UART_SetConfig+0x38c>)
 8007e5e:	fba3 2302 	umull	r2, r3, r3, r2
 8007e62:	095b      	lsrs	r3, r3, #5
 8007e64:	011e      	lsls	r6, r3, #4
 8007e66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e68:	461c      	mov	r4, r3
 8007e6a:	f04f 0500 	mov.w	r5, #0
 8007e6e:	4622      	mov	r2, r4
 8007e70:	462b      	mov	r3, r5
 8007e72:	1891      	adds	r1, r2, r2
 8007e74:	6339      	str	r1, [r7, #48]	; 0x30
 8007e76:	415b      	adcs	r3, r3
 8007e78:	637b      	str	r3, [r7, #52]	; 0x34
 8007e7a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e7e:	1912      	adds	r2, r2, r4
 8007e80:	eb45 0303 	adc.w	r3, r5, r3
 8007e84:	f04f 0000 	mov.w	r0, #0
 8007e88:	f04f 0100 	mov.w	r1, #0
 8007e8c:	00d9      	lsls	r1, r3, #3
 8007e8e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e92:	00d0      	lsls	r0, r2, #3
 8007e94:	4602      	mov	r2, r0
 8007e96:	460b      	mov	r3, r1
 8007e98:	1911      	adds	r1, r2, r4
 8007e9a:	65b9      	str	r1, [r7, #88]	; 0x58
 8007e9c:	416b      	adcs	r3, r5
 8007e9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	f04f 0300 	mov.w	r3, #0
 8007eaa:	1891      	adds	r1, r2, r2
 8007eac:	62b9      	str	r1, [r7, #40]	; 0x28
 8007eae:	415b      	adcs	r3, r3
 8007eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007eb6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007eba:	f7f8 fe4f 	bl	8000b5c <__aeabi_uldivmod>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	4b8c      	ldr	r3, [pc, #560]	; (80080f4 <UART_SetConfig+0x38c>)
 8007ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8007ec8:	095b      	lsrs	r3, r3, #5
 8007eca:	2164      	movs	r1, #100	; 0x64
 8007ecc:	fb01 f303 	mul.w	r3, r1, r3
 8007ed0:	1ad3      	subs	r3, r2, r3
 8007ed2:	00db      	lsls	r3, r3, #3
 8007ed4:	3332      	adds	r3, #50	; 0x32
 8007ed6:	4a87      	ldr	r2, [pc, #540]	; (80080f4 <UART_SetConfig+0x38c>)
 8007ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8007edc:	095b      	lsrs	r3, r3, #5
 8007ede:	005b      	lsls	r3, r3, #1
 8007ee0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ee4:	441e      	add	r6, r3
 8007ee6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f04f 0100 	mov.w	r1, #0
 8007eee:	4602      	mov	r2, r0
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	1894      	adds	r4, r2, r2
 8007ef4:	623c      	str	r4, [r7, #32]
 8007ef6:	415b      	adcs	r3, r3
 8007ef8:	627b      	str	r3, [r7, #36]	; 0x24
 8007efa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007efe:	1812      	adds	r2, r2, r0
 8007f00:	eb41 0303 	adc.w	r3, r1, r3
 8007f04:	f04f 0400 	mov.w	r4, #0
 8007f08:	f04f 0500 	mov.w	r5, #0
 8007f0c:	00dd      	lsls	r5, r3, #3
 8007f0e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f12:	00d4      	lsls	r4, r2, #3
 8007f14:	4622      	mov	r2, r4
 8007f16:	462b      	mov	r3, r5
 8007f18:	1814      	adds	r4, r2, r0
 8007f1a:	653c      	str	r4, [r7, #80]	; 0x50
 8007f1c:	414b      	adcs	r3, r1
 8007f1e:	657b      	str	r3, [r7, #84]	; 0x54
 8007f20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	461a      	mov	r2, r3
 8007f26:	f04f 0300 	mov.w	r3, #0
 8007f2a:	1891      	adds	r1, r2, r2
 8007f2c:	61b9      	str	r1, [r7, #24]
 8007f2e:	415b      	adcs	r3, r3
 8007f30:	61fb      	str	r3, [r7, #28]
 8007f32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f36:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f3a:	f7f8 fe0f 	bl	8000b5c <__aeabi_uldivmod>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	460b      	mov	r3, r1
 8007f42:	4b6c      	ldr	r3, [pc, #432]	; (80080f4 <UART_SetConfig+0x38c>)
 8007f44:	fba3 1302 	umull	r1, r3, r3, r2
 8007f48:	095b      	lsrs	r3, r3, #5
 8007f4a:	2164      	movs	r1, #100	; 0x64
 8007f4c:	fb01 f303 	mul.w	r3, r1, r3
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	00db      	lsls	r3, r3, #3
 8007f54:	3332      	adds	r3, #50	; 0x32
 8007f56:	4a67      	ldr	r2, [pc, #412]	; (80080f4 <UART_SetConfig+0x38c>)
 8007f58:	fba2 2303 	umull	r2, r3, r2, r3
 8007f5c:	095b      	lsrs	r3, r3, #5
 8007f5e:	f003 0207 	and.w	r2, r3, #7
 8007f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4432      	add	r2, r6
 8007f68:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f6a:	e0b9      	b.n	80080e0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f6e:	461c      	mov	r4, r3
 8007f70:	f04f 0500 	mov.w	r5, #0
 8007f74:	4622      	mov	r2, r4
 8007f76:	462b      	mov	r3, r5
 8007f78:	1891      	adds	r1, r2, r2
 8007f7a:	6139      	str	r1, [r7, #16]
 8007f7c:	415b      	adcs	r3, r3
 8007f7e:	617b      	str	r3, [r7, #20]
 8007f80:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f84:	1912      	adds	r2, r2, r4
 8007f86:	eb45 0303 	adc.w	r3, r5, r3
 8007f8a:	f04f 0000 	mov.w	r0, #0
 8007f8e:	f04f 0100 	mov.w	r1, #0
 8007f92:	00d9      	lsls	r1, r3, #3
 8007f94:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f98:	00d0      	lsls	r0, r2, #3
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	eb12 0804 	adds.w	r8, r2, r4
 8007fa2:	eb43 0905 	adc.w	r9, r3, r5
 8007fa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	4618      	mov	r0, r3
 8007fac:	f04f 0100 	mov.w	r1, #0
 8007fb0:	f04f 0200 	mov.w	r2, #0
 8007fb4:	f04f 0300 	mov.w	r3, #0
 8007fb8:	008b      	lsls	r3, r1, #2
 8007fba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007fbe:	0082      	lsls	r2, r0, #2
 8007fc0:	4640      	mov	r0, r8
 8007fc2:	4649      	mov	r1, r9
 8007fc4:	f7f8 fdca 	bl	8000b5c <__aeabi_uldivmod>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	460b      	mov	r3, r1
 8007fcc:	4b49      	ldr	r3, [pc, #292]	; (80080f4 <UART_SetConfig+0x38c>)
 8007fce:	fba3 2302 	umull	r2, r3, r3, r2
 8007fd2:	095b      	lsrs	r3, r3, #5
 8007fd4:	011e      	lsls	r6, r3, #4
 8007fd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f04f 0100 	mov.w	r1, #0
 8007fde:	4602      	mov	r2, r0
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	1894      	adds	r4, r2, r2
 8007fe4:	60bc      	str	r4, [r7, #8]
 8007fe6:	415b      	adcs	r3, r3
 8007fe8:	60fb      	str	r3, [r7, #12]
 8007fea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fee:	1812      	adds	r2, r2, r0
 8007ff0:	eb41 0303 	adc.w	r3, r1, r3
 8007ff4:	f04f 0400 	mov.w	r4, #0
 8007ff8:	f04f 0500 	mov.w	r5, #0
 8007ffc:	00dd      	lsls	r5, r3, #3
 8007ffe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008002:	00d4      	lsls	r4, r2, #3
 8008004:	4622      	mov	r2, r4
 8008006:	462b      	mov	r3, r5
 8008008:	1814      	adds	r4, r2, r0
 800800a:	64bc      	str	r4, [r7, #72]	; 0x48
 800800c:	414b      	adcs	r3, r1
 800800e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	4618      	mov	r0, r3
 8008016:	f04f 0100 	mov.w	r1, #0
 800801a:	f04f 0200 	mov.w	r2, #0
 800801e:	f04f 0300 	mov.w	r3, #0
 8008022:	008b      	lsls	r3, r1, #2
 8008024:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008028:	0082      	lsls	r2, r0, #2
 800802a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800802e:	f7f8 fd95 	bl	8000b5c <__aeabi_uldivmod>
 8008032:	4602      	mov	r2, r0
 8008034:	460b      	mov	r3, r1
 8008036:	4b2f      	ldr	r3, [pc, #188]	; (80080f4 <UART_SetConfig+0x38c>)
 8008038:	fba3 1302 	umull	r1, r3, r3, r2
 800803c:	095b      	lsrs	r3, r3, #5
 800803e:	2164      	movs	r1, #100	; 0x64
 8008040:	fb01 f303 	mul.w	r3, r1, r3
 8008044:	1ad3      	subs	r3, r2, r3
 8008046:	011b      	lsls	r3, r3, #4
 8008048:	3332      	adds	r3, #50	; 0x32
 800804a:	4a2a      	ldr	r2, [pc, #168]	; (80080f4 <UART_SetConfig+0x38c>)
 800804c:	fba2 2303 	umull	r2, r3, r2, r3
 8008050:	095b      	lsrs	r3, r3, #5
 8008052:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008056:	441e      	add	r6, r3
 8008058:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800805a:	4618      	mov	r0, r3
 800805c:	f04f 0100 	mov.w	r1, #0
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	1894      	adds	r4, r2, r2
 8008066:	603c      	str	r4, [r7, #0]
 8008068:	415b      	adcs	r3, r3
 800806a:	607b      	str	r3, [r7, #4]
 800806c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008070:	1812      	adds	r2, r2, r0
 8008072:	eb41 0303 	adc.w	r3, r1, r3
 8008076:	f04f 0400 	mov.w	r4, #0
 800807a:	f04f 0500 	mov.w	r5, #0
 800807e:	00dd      	lsls	r5, r3, #3
 8008080:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008084:	00d4      	lsls	r4, r2, #3
 8008086:	4622      	mov	r2, r4
 8008088:	462b      	mov	r3, r5
 800808a:	eb12 0a00 	adds.w	sl, r2, r0
 800808e:	eb43 0b01 	adc.w	fp, r3, r1
 8008092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	4618      	mov	r0, r3
 8008098:	f04f 0100 	mov.w	r1, #0
 800809c:	f04f 0200 	mov.w	r2, #0
 80080a0:	f04f 0300 	mov.w	r3, #0
 80080a4:	008b      	lsls	r3, r1, #2
 80080a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80080aa:	0082      	lsls	r2, r0, #2
 80080ac:	4650      	mov	r0, sl
 80080ae:	4659      	mov	r1, fp
 80080b0:	f7f8 fd54 	bl	8000b5c <__aeabi_uldivmod>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	4b0e      	ldr	r3, [pc, #56]	; (80080f4 <UART_SetConfig+0x38c>)
 80080ba:	fba3 1302 	umull	r1, r3, r3, r2
 80080be:	095b      	lsrs	r3, r3, #5
 80080c0:	2164      	movs	r1, #100	; 0x64
 80080c2:	fb01 f303 	mul.w	r3, r1, r3
 80080c6:	1ad3      	subs	r3, r2, r3
 80080c8:	011b      	lsls	r3, r3, #4
 80080ca:	3332      	adds	r3, #50	; 0x32
 80080cc:	4a09      	ldr	r2, [pc, #36]	; (80080f4 <UART_SetConfig+0x38c>)
 80080ce:	fba2 2303 	umull	r2, r3, r2, r3
 80080d2:	095b      	lsrs	r3, r3, #5
 80080d4:	f003 020f 	and.w	r2, r3, #15
 80080d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4432      	add	r2, r6
 80080de:	609a      	str	r2, [r3, #8]
}
 80080e0:	bf00      	nop
 80080e2:	377c      	adds	r7, #124	; 0x7c
 80080e4:	46bd      	mov	sp, r7
 80080e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080ea:	bf00      	nop
 80080ec:	40011000 	.word	0x40011000
 80080f0:	40011400 	.word	0x40011400
 80080f4:	51eb851f 	.word	0x51eb851f

080080f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080f8:	b084      	sub	sp, #16
 80080fa:	b580      	push	{r7, lr}
 80080fc:	b084      	sub	sp, #16
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
 8008102:	f107 001c 	add.w	r0, r7, #28
 8008106:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800810a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810c:	2b01      	cmp	r3, #1
 800810e:	d122      	bne.n	8008156 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008114:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008124:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	68db      	ldr	r3, [r3, #12]
 8008130:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800813a:	2b01      	cmp	r3, #1
 800813c:	d105      	bne.n	800814a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f94a 	bl	80083e4 <USB_CoreReset>
 8008150:	4603      	mov	r3, r0
 8008152:	73fb      	strb	r3, [r7, #15]
 8008154:	e01a      	b.n	800818c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 f93e 	bl	80083e4 <USB_CoreReset>
 8008168:	4603      	mov	r3, r0
 800816a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800816c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800816e:	2b00      	cmp	r3, #0
 8008170:	d106      	bne.n	8008180 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008176:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	639a      	str	r2, [r3, #56]	; 0x38
 800817e:	e005      	b.n	800818c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008184:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800818c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800818e:	2b01      	cmp	r3, #1
 8008190:	d10b      	bne.n	80081aa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	f043 0206 	orr.w	r2, r3, #6
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	f043 0220 	orr.w	r2, r3, #32
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081b6:	b004      	add	sp, #16
 80081b8:	4770      	bx	lr

080081ba <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80081ba:	b480      	push	{r7}
 80081bc:	b083      	sub	sp, #12
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	689b      	ldr	r3, [r3, #8]
 80081c6:	f043 0201 	orr.w	r2, r3, #1
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	f023 0201 	bic.w	r2, r3, #1
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	370c      	adds	r7, #12
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr

080081fe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80081fe:	b580      	push	{r7, lr}
 8008200:	b082      	sub	sp, #8
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
 8008206:	460b      	mov	r3, r1
 8008208:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008216:	78fb      	ldrb	r3, [r7, #3]
 8008218:	2b01      	cmp	r3, #1
 800821a:	d106      	bne.n	800822a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	68db      	ldr	r3, [r3, #12]
 8008220:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	60da      	str	r2, [r3, #12]
 8008228:	e00b      	b.n	8008242 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800822a:	78fb      	ldrb	r3, [r7, #3]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d106      	bne.n	800823e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	60da      	str	r2, [r3, #12]
 800823c:	e001      	b.n	8008242 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e003      	b.n	800824a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008242:	2032      	movs	r0, #50	; 0x32
 8008244:	f7fa f950 	bl	80024e8 <HAL_Delay>

  return HAL_OK;
 8008248:	2300      	movs	r3, #0
}
 800824a:	4618      	mov	r0, r3
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
	...

08008254 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800825e:	2300      	movs	r3, #0
 8008260:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	019b      	lsls	r3, r3, #6
 8008266:	f043 0220 	orr.w	r2, r3, #32
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	3301      	adds	r3, #1
 8008272:	60fb      	str	r3, [r7, #12]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	4a09      	ldr	r2, [pc, #36]	; (800829c <USB_FlushTxFifo+0x48>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d901      	bls.n	8008280 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800827c:	2303      	movs	r3, #3
 800827e:	e006      	b.n	800828e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	f003 0320 	and.w	r3, r3, #32
 8008288:	2b20      	cmp	r3, #32
 800828a:	d0f0      	beq.n	800826e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800828c:	2300      	movs	r3, #0
}
 800828e:	4618      	mov	r0, r3
 8008290:	3714      	adds	r7, #20
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	00030d40 	.word	0x00030d40

080082a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80082a8:	2300      	movs	r3, #0
 80082aa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2210      	movs	r2, #16
 80082b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	3301      	adds	r3, #1
 80082b6:	60fb      	str	r3, [r7, #12]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	4a09      	ldr	r2, [pc, #36]	; (80082e0 <USB_FlushRxFifo+0x40>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d901      	bls.n	80082c4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	e006      	b.n	80082d2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	691b      	ldr	r3, [r3, #16]
 80082c8:	f003 0310 	and.w	r3, r3, #16
 80082cc:	2b10      	cmp	r3, #16
 80082ce:	d0f0      	beq.n	80082b2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3714      	adds	r7, #20
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	00030d40 	.word	0x00030d40

080082e4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b089      	sub	sp, #36	; 0x24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	4611      	mov	r1, r2
 80082f0:	461a      	mov	r2, r3
 80082f2:	460b      	mov	r3, r1
 80082f4:	71fb      	strb	r3, [r7, #7]
 80082f6:	4613      	mov	r3, r2
 80082f8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8008302:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008306:	2b00      	cmp	r3, #0
 8008308:	d11a      	bne.n	8008340 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800830a:	88bb      	ldrh	r3, [r7, #4]
 800830c:	3303      	adds	r3, #3
 800830e:	089b      	lsrs	r3, r3, #2
 8008310:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008312:	2300      	movs	r3, #0
 8008314:	61bb      	str	r3, [r7, #24]
 8008316:	e00f      	b.n	8008338 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008318:	79fb      	ldrb	r3, [r7, #7]
 800831a:	031a      	lsls	r2, r3, #12
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	4413      	add	r3, r2
 8008320:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008324:	461a      	mov	r2, r3
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800832c:	69fb      	ldr	r3, [r7, #28]
 800832e:	3304      	adds	r3, #4
 8008330:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	3301      	adds	r3, #1
 8008336:	61bb      	str	r3, [r7, #24]
 8008338:	69ba      	ldr	r2, [r7, #24]
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	429a      	cmp	r2, r3
 800833e:	d3eb      	bcc.n	8008318 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008340:	2300      	movs	r3, #0
}
 8008342:	4618      	mov	r0, r3
 8008344:	3724      	adds	r7, #36	; 0x24
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr

0800834e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800834e:	b480      	push	{r7}
 8008350:	b089      	sub	sp, #36	; 0x24
 8008352:	af00      	add	r7, sp, #0
 8008354:	60f8      	str	r0, [r7, #12]
 8008356:	60b9      	str	r1, [r7, #8]
 8008358:	4613      	mov	r3, r2
 800835a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008364:	88fb      	ldrh	r3, [r7, #6]
 8008366:	3303      	adds	r3, #3
 8008368:	089b      	lsrs	r3, r3, #2
 800836a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800836c:	2300      	movs	r3, #0
 800836e:	61bb      	str	r3, [r7, #24]
 8008370:	e00b      	b.n	800838a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	601a      	str	r2, [r3, #0]
    pDest++;
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	3304      	adds	r3, #4
 8008382:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	3301      	adds	r3, #1
 8008388:	61bb      	str	r3, [r7, #24]
 800838a:	69ba      	ldr	r2, [r7, #24]
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	429a      	cmp	r2, r3
 8008390:	d3ef      	bcc.n	8008372 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008392:	69fb      	ldr	r3, [r7, #28]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3724      	adds	r7, #36	; 0x24
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	695b      	ldr	r3, [r3, #20]
 80083ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	4013      	ands	r3, r2
 80083b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80083b8:	68fb      	ldr	r3, [r7, #12]
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr

080083c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b083      	sub	sp, #12
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	695b      	ldr	r3, [r3, #20]
 80083d2:	f003 0301 	and.w	r3, r3, #1
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	370c      	adds	r7, #12
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
	...

080083e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b085      	sub	sp, #20
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80083ec:	2300      	movs	r3, #0
 80083ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3301      	adds	r3, #1
 80083f4:	60fb      	str	r3, [r7, #12]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	4a13      	ldr	r2, [pc, #76]	; (8008448 <USB_CoreReset+0x64>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d901      	bls.n	8008402 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80083fe:	2303      	movs	r3, #3
 8008400:	e01b      	b.n	800843a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	691b      	ldr	r3, [r3, #16]
 8008406:	2b00      	cmp	r3, #0
 8008408:	daf2      	bge.n	80083f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800840a:	2300      	movs	r3, #0
 800840c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	f043 0201 	orr.w	r2, r3, #1
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	3301      	adds	r3, #1
 800841e:	60fb      	str	r3, [r7, #12]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	4a09      	ldr	r2, [pc, #36]	; (8008448 <USB_CoreReset+0x64>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d901      	bls.n	800842c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	e006      	b.n	800843a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	f003 0301 	and.w	r3, r3, #1
 8008434:	2b01      	cmp	r3, #1
 8008436:	d0f0      	beq.n	800841a <USB_CoreReset+0x36>

  return HAL_OK;
 8008438:	2300      	movs	r3, #0
}
 800843a:	4618      	mov	r0, r3
 800843c:	3714      	adds	r7, #20
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr
 8008446:	bf00      	nop
 8008448:	00030d40 	.word	0x00030d40

0800844c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800844c:	b084      	sub	sp, #16
 800844e:	b580      	push	{r7, lr}
 8008450:	b084      	sub	sp, #16
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
 8008456:	f107 001c 	add.w	r0, r7, #28
 800845a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008468:	461a      	mov	r2, r3
 800846a:	2300      	movs	r3, #0
 800846c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008472:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800847e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800848a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800849a:	2b00      	cmp	r3, #0
 800849c:	d018      	beq.n	80084d0 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800849e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d10a      	bne.n	80084ba <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084b2:	f043 0304 	orr.w	r3, r3, #4
 80084b6:	6013      	str	r3, [r2, #0]
 80084b8:	e014      	b.n	80084e4 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68ba      	ldr	r2, [r7, #8]
 80084c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084c8:	f023 0304 	bic.w	r3, r3, #4
 80084cc:	6013      	str	r3, [r2, #0]
 80084ce:	e009      	b.n	80084e4 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68ba      	ldr	r2, [r7, #8]
 80084da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80084de:	f023 0304 	bic.w	r3, r3, #4
 80084e2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80084e4:	2110      	movs	r1, #16
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f7ff feb4 	bl	8008254 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f7ff fed7 	bl	80082a0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80084f2:	2300      	movs	r3, #0
 80084f4:	60fb      	str	r3, [r7, #12]
 80084f6:	e015      	b.n	8008524 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008504:	461a      	mov	r2, r3
 8008506:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800850a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	015a      	lsls	r2, r3, #5
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	4413      	add	r3, r2
 8008514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008518:	461a      	mov	r2, r3
 800851a:	2300      	movs	r3, #0
 800851c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	3301      	adds	r3, #1
 8008522:	60fb      	str	r3, [r7, #12]
 8008524:	6a3b      	ldr	r3, [r7, #32]
 8008526:	68fa      	ldr	r2, [r7, #12]
 8008528:	429a      	cmp	r2, r3
 800852a:	d3e5      	bcc.n	80084f8 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800852c:	2101      	movs	r1, #1
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f8ac 	bl	800868c <USB_DriveVbus>

  HAL_Delay(200U);
 8008534:	20c8      	movs	r0, #200	; 0xc8
 8008536:	f7f9 ffd7 	bl	80024e8 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008546:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800854c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008550:	2b00      	cmp	r3, #0
 8008552:	d00b      	beq.n	800856c <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f44f 7200 	mov.w	r2, #512	; 0x200
 800855a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a14      	ldr	r2, [pc, #80]	; (80085b0 <USB_HostInit+0x164>)
 8008560:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a13      	ldr	r2, [pc, #76]	; (80085b4 <USB_HostInit+0x168>)
 8008566:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800856a:	e009      	b.n	8008580 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2280      	movs	r2, #128	; 0x80
 8008570:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a10      	ldr	r2, [pc, #64]	; (80085b8 <USB_HostInit+0x16c>)
 8008576:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a10      	ldr	r2, [pc, #64]	; (80085bc <USB_HostInit+0x170>)
 800857c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008582:	2b00      	cmp	r3, #0
 8008584:	d105      	bne.n	8008592 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	f043 0210 	orr.w	r2, r3, #16
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	699a      	ldr	r2, [r3, #24]
 8008596:	4b0a      	ldr	r3, [pc, #40]	; (80085c0 <USB_HostInit+0x174>)
 8008598:	4313      	orrs	r3, r2
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085aa:	b004      	add	sp, #16
 80085ac:	4770      	bx	lr
 80085ae:	bf00      	nop
 80085b0:	01000200 	.word	0x01000200
 80085b4:	00e00300 	.word	0x00e00300
 80085b8:	00600080 	.word	0x00600080
 80085bc:	004000e0 	.word	0x004000e0
 80085c0:	a3200008 	.word	0xa3200008

080085c4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	460b      	mov	r3, r1
 80085ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80085e2:	f023 0303 	bic.w	r3, r3, #3
 80085e6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	78fb      	ldrb	r3, [r7, #3]
 80085f2:	f003 0303 	and.w	r3, r3, #3
 80085f6:	68f9      	ldr	r1, [r7, #12]
 80085f8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80085fc:	4313      	orrs	r3, r2
 80085fe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008600:	78fb      	ldrb	r3, [r7, #3]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d107      	bne.n	8008616 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800860c:	461a      	mov	r2, r3
 800860e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008612:	6053      	str	r3, [r2, #4]
 8008614:	e009      	b.n	800862a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008616:	78fb      	ldrb	r3, [r7, #3]
 8008618:	2b02      	cmp	r3, #2
 800861a:	d106      	bne.n	800862a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008622:	461a      	mov	r2, r3
 8008624:	f241 7370 	movw	r3, #6000	; 0x1770
 8008628:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800862a:	2300      	movs	r3, #0
}
 800862c:	4618      	mov	r0, r3
 800862e:	3714      	adds	r7, #20
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008644:	2300      	movs	r3, #0
 8008646:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008658:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008662:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008666:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008668:	2064      	movs	r0, #100	; 0x64
 800866a:	f7f9 ff3d 	bl	80024e8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	68fa      	ldr	r2, [r7, #12]
 8008672:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008676:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800867a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800867c:	200a      	movs	r0, #10
 800867e:	f7f9 ff33 	bl	80024e8 <HAL_Delay>

  return HAL_OK;
 8008682:	2300      	movs	r3, #0
}
 8008684:	4618      	mov	r0, r3
 8008686:	3710      	adds	r7, #16
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	460b      	mov	r3, r1
 8008696:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800869c:	2300      	movs	r3, #0
 800869e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80086b0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d109      	bne.n	80086d0 <USB_DriveVbus+0x44>
 80086bc:	78fb      	ldrb	r3, [r7, #3]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d106      	bne.n	80086d0 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80086ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80086ce:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80086d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086da:	d109      	bne.n	80086f0 <USB_DriveVbus+0x64>
 80086dc:	78fb      	ldrb	r3, [r7, #3]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d106      	bne.n	80086f0 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80086ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086ee:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3714      	adds	r7, #20
 80086f6:	46bd      	mov	sp, r7
 80086f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fc:	4770      	bx	lr

080086fe <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80086fe:	b480      	push	{r7}
 8008700:	b085      	sub	sp, #20
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800870a:	2300      	movs	r3, #0
 800870c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	0c5b      	lsrs	r3, r3, #17
 800871c:	f003 0303 	and.w	r3, r3, #3
}
 8008720:	4618      	mov	r0, r3
 8008722:	3714      	adds	r7, #20
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	b29b      	uxth	r3, r3
}
 8008742:	4618      	mov	r0, r3
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
	...

08008750 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b088      	sub	sp, #32
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	4608      	mov	r0, r1
 800875a:	4611      	mov	r1, r2
 800875c:	461a      	mov	r2, r3
 800875e:	4603      	mov	r3, r0
 8008760:	70fb      	strb	r3, [r7, #3]
 8008762:	460b      	mov	r3, r1
 8008764:	70bb      	strb	r3, [r7, #2]
 8008766:	4613      	mov	r3, r2
 8008768:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800876a:	2300      	movs	r3, #0
 800876c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008772:	78fb      	ldrb	r3, [r7, #3]
 8008774:	015a      	lsls	r2, r3, #5
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	4413      	add	r3, r2
 800877a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800877e:	461a      	mov	r2, r3
 8008780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008784:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008786:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800878a:	2b03      	cmp	r3, #3
 800878c:	d87e      	bhi.n	800888c <USB_HC_Init+0x13c>
 800878e:	a201      	add	r2, pc, #4	; (adr r2, 8008794 <USB_HC_Init+0x44>)
 8008790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008794:	080087a5 	.word	0x080087a5
 8008798:	0800884f 	.word	0x0800884f
 800879c:	080087a5 	.word	0x080087a5
 80087a0:	08008811 	.word	0x08008811
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80087a4:	78fb      	ldrb	r3, [r7, #3]
 80087a6:	015a      	lsls	r2, r3, #5
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	4413      	add	r3, r2
 80087ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087b0:	461a      	mov	r2, r3
 80087b2:	f240 439d 	movw	r3, #1181	; 0x49d
 80087b6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80087b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	da10      	bge.n	80087e2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80087c0:	78fb      	ldrb	r3, [r7, #3]
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087cc:	68db      	ldr	r3, [r3, #12]
 80087ce:	78fa      	ldrb	r2, [r7, #3]
 80087d0:	0151      	lsls	r1, r2, #5
 80087d2:	693a      	ldr	r2, [r7, #16]
 80087d4:	440a      	add	r2, r1
 80087d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087de:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80087e0:	e057      	b.n	8008892 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d051      	beq.n	8008892 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80087ee:	78fb      	ldrb	r3, [r7, #3]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087fa:	68db      	ldr	r3, [r3, #12]
 80087fc:	78fa      	ldrb	r2, [r7, #3]
 80087fe:	0151      	lsls	r1, r2, #5
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	440a      	add	r2, r1
 8008804:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008808:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800880c:	60d3      	str	r3, [r2, #12]
      break;
 800880e:	e040      	b.n	8008892 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008810:	78fb      	ldrb	r3, [r7, #3]
 8008812:	015a      	lsls	r2, r3, #5
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	4413      	add	r3, r2
 8008818:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800881c:	461a      	mov	r2, r3
 800881e:	f240 639d 	movw	r3, #1693	; 0x69d
 8008822:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008824:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008828:	2b00      	cmp	r3, #0
 800882a:	da34      	bge.n	8008896 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800882c:	78fb      	ldrb	r3, [r7, #3]
 800882e:	015a      	lsls	r2, r3, #5
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	4413      	add	r3, r2
 8008834:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	78fa      	ldrb	r2, [r7, #3]
 800883c:	0151      	lsls	r1, r2, #5
 800883e:	693a      	ldr	r2, [r7, #16]
 8008840:	440a      	add	r2, r1
 8008842:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008846:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800884a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800884c:	e023      	b.n	8008896 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800884e:	78fb      	ldrb	r3, [r7, #3]
 8008850:	015a      	lsls	r2, r3, #5
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	4413      	add	r3, r2
 8008856:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800885a:	461a      	mov	r2, r3
 800885c:	f240 2325 	movw	r3, #549	; 0x225
 8008860:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008862:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008866:	2b00      	cmp	r3, #0
 8008868:	da17      	bge.n	800889a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800886a:	78fb      	ldrb	r3, [r7, #3]
 800886c:	015a      	lsls	r2, r3, #5
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	4413      	add	r3, r2
 8008872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008876:	68db      	ldr	r3, [r3, #12]
 8008878:	78fa      	ldrb	r2, [r7, #3]
 800887a:	0151      	lsls	r1, r2, #5
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	440a      	add	r2, r1
 8008880:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008884:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008888:	60d3      	str	r3, [r2, #12]
      }
      break;
 800888a:	e006      	b.n	800889a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	77fb      	strb	r3, [r7, #31]
      break;
 8008890:	e004      	b.n	800889c <USB_HC_Init+0x14c>
      break;
 8008892:	bf00      	nop
 8008894:	e002      	b.n	800889c <USB_HC_Init+0x14c>
      break;
 8008896:	bf00      	nop
 8008898:	e000      	b.n	800889c <USB_HC_Init+0x14c>
      break;
 800889a:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088a2:	699a      	ldr	r2, [r3, #24]
 80088a4:	78fb      	ldrb	r3, [r7, #3]
 80088a6:	f003 030f 	and.w	r3, r3, #15
 80088aa:	2101      	movs	r1, #1
 80088ac:	fa01 f303 	lsl.w	r3, r1, r3
 80088b0:	6939      	ldr	r1, [r7, #16]
 80088b2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80088b6:	4313      	orrs	r3, r2
 80088b8:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80088c6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	da03      	bge.n	80088d6 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80088ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088d2:	61bb      	str	r3, [r7, #24]
 80088d4:	e001      	b.n	80088da <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80088d6:	2300      	movs	r3, #0
 80088d8:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7ff ff0f 	bl	80086fe <USB_GetHostSpeed>
 80088e0:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80088e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d106      	bne.n	80088f8 <USB_HC_Init+0x1a8>
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d003      	beq.n	80088f8 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80088f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80088f4:	617b      	str	r3, [r7, #20]
 80088f6:	e001      	b.n	80088fc <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80088f8:	2300      	movs	r3, #0
 80088fa:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80088fc:	787b      	ldrb	r3, [r7, #1]
 80088fe:	059b      	lsls	r3, r3, #22
 8008900:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008904:	78bb      	ldrb	r3, [r7, #2]
 8008906:	02db      	lsls	r3, r3, #11
 8008908:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800890c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800890e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008912:	049b      	lsls	r3, r3, #18
 8008914:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008918:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800891a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800891c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008920:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008926:	78fb      	ldrb	r3, [r7, #3]
 8008928:	0159      	lsls	r1, r3, #5
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	440b      	add	r3, r1
 800892e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008932:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008938:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800893a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800893e:	2b03      	cmp	r3, #3
 8008940:	d10f      	bne.n	8008962 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8008942:	78fb      	ldrb	r3, [r7, #3]
 8008944:	015a      	lsls	r2, r3, #5
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	4413      	add	r3, r2
 800894a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	78fa      	ldrb	r2, [r7, #3]
 8008952:	0151      	lsls	r1, r2, #5
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	440a      	add	r2, r1
 8008958:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800895c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008960:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008962:	7ffb      	ldrb	r3, [r7, #31]
}
 8008964:	4618      	mov	r0, r3
 8008966:	3720      	adds	r7, #32
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b08c      	sub	sp, #48	; 0x30
 8008970:	af02      	add	r7, sp, #8
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	4613      	mov	r3, r2
 8008978:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	785b      	ldrb	r3, [r3, #1]
 8008982:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008984:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008988:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800898e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008992:	2b00      	cmp	r3, #0
 8008994:	d02d      	beq.n	80089f2 <USB_HC_StartXfer+0x86>
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	791b      	ldrb	r3, [r3, #4]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d129      	bne.n	80089f2 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800899e:	79fb      	ldrb	r3, [r7, #7]
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d117      	bne.n	80089d4 <USB_HC_StartXfer+0x68>
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	79db      	ldrb	r3, [r3, #7]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <USB_HC_StartXfer+0x48>
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	79db      	ldrb	r3, [r3, #7]
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d10f      	bne.n	80089d4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	6a3b      	ldr	r3, [r7, #32]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	69fa      	ldr	r2, [r7, #28]
 80089c4:	0151      	lsls	r1, r2, #5
 80089c6:	6a3a      	ldr	r2, [r7, #32]
 80089c8:	440a      	add	r2, r1
 80089ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089d2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80089d4:	79fb      	ldrb	r3, [r7, #7]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10b      	bne.n	80089f2 <USB_HC_StartXfer+0x86>
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	795b      	ldrb	r3, [r3, #5]
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d107      	bne.n	80089f2 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	785b      	ldrb	r3, [r3, #1]
 80089e6:	4619      	mov	r1, r3
 80089e8:	68f8      	ldr	r0, [r7, #12]
 80089ea:	f000 fa2f 	bl	8008e4c <USB_DoPing>
      return HAL_OK;
 80089ee:	2300      	movs	r3, #0
 80089f0:	e0f8      	b.n	8008be4 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d018      	beq.n	8008a2c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	695b      	ldr	r3, [r3, #20]
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	8912      	ldrh	r2, [r2, #8]
 8008a02:	4413      	add	r3, r2
 8008a04:	3b01      	subs	r3, #1
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	8912      	ldrh	r2, [r2, #8]
 8008a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a0e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008a10:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008a12:	8b7b      	ldrh	r3, [r7, #26]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d90b      	bls.n	8008a30 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008a18:	8b7b      	ldrh	r3, [r7, #26]
 8008a1a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008a1c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	8912      	ldrh	r2, [r2, #8]
 8008a22:	fb02 f203 	mul.w	r2, r2, r3
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	611a      	str	r2, [r3, #16]
 8008a2a:	e001      	b.n	8008a30 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	78db      	ldrb	r3, [r3, #3]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d007      	beq.n	8008a48 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008a38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	8912      	ldrh	r2, [r2, #8]
 8008a3e:	fb02 f203 	mul.w	r2, r2, r3
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	611a      	str	r2, [r3, #16]
 8008a46:	e003      	b.n	8008a50 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	695a      	ldr	r2, [r3, #20]
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	691b      	ldr	r3, [r3, #16]
 8008a54:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008a5a:	04d9      	lsls	r1, r3, #19
 8008a5c:	4b63      	ldr	r3, [pc, #396]	; (8008bec <USB_HC_StartXfer+0x280>)
 8008a5e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a60:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	7a9b      	ldrb	r3, [r3, #10]
 8008a66:	075b      	lsls	r3, r3, #29
 8008a68:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a6c:	69f9      	ldr	r1, [r7, #28]
 8008a6e:	0148      	lsls	r0, r1, #5
 8008a70:	6a39      	ldr	r1, [r7, #32]
 8008a72:	4401      	add	r1, r0
 8008a74:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008a78:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008a7a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008a7c:	79fb      	ldrb	r3, [r7, #7]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d009      	beq.n	8008a96 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	68d9      	ldr	r1, [r3, #12]
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	6a3b      	ldr	r3, [r7, #32]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a92:	460a      	mov	r2, r1
 8008a94:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008a96:	6a3b      	ldr	r3, [r7, #32]
 8008a98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	f003 0301 	and.w	r3, r3, #1
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	bf0c      	ite	eq
 8008aa6:	2301      	moveq	r3, #1
 8008aa8:	2300      	movne	r3, #0
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008aae:	69fb      	ldr	r3, [r7, #28]
 8008ab0:	015a      	lsls	r2, r3, #5
 8008ab2:	6a3b      	ldr	r3, [r7, #32]
 8008ab4:	4413      	add	r3, r2
 8008ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	69fa      	ldr	r2, [r7, #28]
 8008abe:	0151      	lsls	r1, r2, #5
 8008ac0:	6a3a      	ldr	r2, [r7, #32]
 8008ac2:	440a      	add	r2, r1
 8008ac4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ac8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008acc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	015a      	lsls	r2, r3, #5
 8008ad2:	6a3b      	ldr	r3, [r7, #32]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	7e7b      	ldrb	r3, [r7, #25]
 8008ade:	075b      	lsls	r3, r3, #29
 8008ae0:	69f9      	ldr	r1, [r7, #28]
 8008ae2:	0148      	lsls	r0, r1, #5
 8008ae4:	6a39      	ldr	r1, [r7, #32]
 8008ae6:	4401      	add	r1, r0
 8008ae8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008aec:	4313      	orrs	r3, r2
 8008aee:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	015a      	lsls	r2, r3, #5
 8008af4:	6a3b      	ldr	r3, [r7, #32]
 8008af6:	4413      	add	r3, r2
 8008af8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008b06:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	78db      	ldrb	r3, [r3, #3]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d004      	beq.n	8008b1a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b16:	613b      	str	r3, [r7, #16]
 8008b18:	e003      	b.n	8008b22 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b20:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b28:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	015a      	lsls	r2, r3, #5
 8008b2e:	6a3b      	ldr	r3, [r7, #32]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b36:	461a      	mov	r2, r3
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008b3c:	79fb      	ldrb	r3, [r7, #7]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d001      	beq.n	8008b46 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008b42:	2300      	movs	r3, #0
 8008b44:	e04e      	b.n	8008be4 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	78db      	ldrb	r3, [r3, #3]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d149      	bne.n	8008be2 <USB_HC_StartXfer+0x276>
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d045      	beq.n	8008be2 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	79db      	ldrb	r3, [r3, #7]
 8008b5a:	2b03      	cmp	r3, #3
 8008b5c:	d830      	bhi.n	8008bc0 <USB_HC_StartXfer+0x254>
 8008b5e:	a201      	add	r2, pc, #4	; (adr r2, 8008b64 <USB_HC_StartXfer+0x1f8>)
 8008b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b64:	08008b75 	.word	0x08008b75
 8008b68:	08008b99 	.word	0x08008b99
 8008b6c:	08008b75 	.word	0x08008b75
 8008b70:	08008b99 	.word	0x08008b99
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	695b      	ldr	r3, [r3, #20]
 8008b78:	3303      	adds	r3, #3
 8008b7a:	089b      	lsrs	r3, r3, #2
 8008b7c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008b7e:	8afa      	ldrh	r2, [r7, #22]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d91c      	bls.n	8008bc4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	699b      	ldr	r3, [r3, #24]
 8008b8e:	f043 0220 	orr.w	r2, r3, #32
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	619a      	str	r2, [r3, #24]
        }
        break;
 8008b96:	e015      	b.n	8008bc4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	695b      	ldr	r3, [r3, #20]
 8008b9c:	3303      	adds	r3, #3
 8008b9e:	089b      	lsrs	r3, r3, #2
 8008ba0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008ba2:	8afa      	ldrh	r2, [r7, #22]
 8008ba4:	6a3b      	ldr	r3, [r7, #32]
 8008ba6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008baa:	691b      	ldr	r3, [r3, #16]
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d90a      	bls.n	8008bc8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	699b      	ldr	r3, [r3, #24]
 8008bb6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	619a      	str	r2, [r3, #24]
        }
        break;
 8008bbe:	e003      	b.n	8008bc8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008bc0:	bf00      	nop
 8008bc2:	e002      	b.n	8008bca <USB_HC_StartXfer+0x25e>
        break;
 8008bc4:	bf00      	nop
 8008bc6:	e000      	b.n	8008bca <USB_HC_StartXfer+0x25e>
        break;
 8008bc8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	68d9      	ldr	r1, [r3, #12]
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	785a      	ldrb	r2, [r3, #1]
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	695b      	ldr	r3, [r3, #20]
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	2000      	movs	r0, #0
 8008bda:	9000      	str	r0, [sp, #0]
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f7ff fb81 	bl	80082e4 <USB_WritePacket>
  }

  return HAL_OK;
 8008be2:	2300      	movs	r3, #0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3728      	adds	r7, #40	; 0x28
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}
 8008bec:	1ff80000 	.word	0x1ff80000

08008bf0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c02:	695b      	ldr	r3, [r3, #20]
 8008c04:	b29b      	uxth	r3, r3
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008c12:	b480      	push	{r7}
 8008c14:	b089      	sub	sp, #36	; 0x24
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8008c22:	78fb      	ldrb	r3, [r7, #3]
 8008c24:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8008c26:	2300      	movs	r3, #0
 8008c28:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	015a      	lsls	r2, r3, #5
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	4413      	add	r3, r2
 8008c32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	0c9b      	lsrs	r3, r3, #18
 8008c3a:	f003 0303 	and.w	r3, r3, #3
 8008c3e:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	0fdb      	lsrs	r3, r3, #31
 8008c50:	f003 0301 	and.w	r3, r3, #1
 8008c54:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f003 0320 	and.w	r3, r3, #32
 8008c5e:	2b20      	cmp	r3, #32
 8008c60:	d104      	bne.n	8008c6c <USB_HC_Halt+0x5a>
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d101      	bne.n	8008c6c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	e0e8      	b.n	8008e3e <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d002      	beq.n	8008c78 <USB_HC_Halt+0x66>
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d173      	bne.n	8008d60 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	015a      	lsls	r2, r3, #5
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	4413      	add	r3, r2
 8008c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	697a      	ldr	r2, [r7, #20]
 8008c88:	0151      	lsls	r1, r2, #5
 8008c8a:	69ba      	ldr	r2, [r7, #24]
 8008c8c:	440a      	add	r2, r1
 8008c8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c96:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	f003 0320 	and.w	r3, r3, #32
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f040 80cb 	bne.w	8008e3c <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008caa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d143      	bne.n	8008d3a <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	015a      	lsls	r2, r3, #5
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	4413      	add	r3, r2
 8008cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	697a      	ldr	r2, [r7, #20]
 8008cc2:	0151      	lsls	r1, r2, #5
 8008cc4:	69ba      	ldr	r2, [r7, #24]
 8008cc6:	440a      	add	r2, r1
 8008cc8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ccc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cd0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	015a      	lsls	r2, r3, #5
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	4413      	add	r3, r2
 8008cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	0151      	lsls	r1, r2, #5
 8008ce4:	69ba      	ldr	r2, [r7, #24]
 8008ce6:	440a      	add	r2, r1
 8008ce8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008cf0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	697a      	ldr	r2, [r7, #20]
 8008d02:	0151      	lsls	r1, r2, #5
 8008d04:	69ba      	ldr	r2, [r7, #24]
 8008d06:	440a      	add	r2, r1
 8008d08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d0c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008d10:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	3301      	adds	r3, #1
 8008d16:	61fb      	str	r3, [r7, #28]
 8008d18:	69fb      	ldr	r3, [r7, #28]
 8008d1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d1e:	d81d      	bhi.n	8008d5c <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	015a      	lsls	r2, r3, #5
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	4413      	add	r3, r2
 8008d28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d36:	d0ec      	beq.n	8008d12 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d38:	e080      	b.n	8008e3c <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	015a      	lsls	r2, r3, #5
 8008d3e:	69bb      	ldr	r3, [r7, #24]
 8008d40:	4413      	add	r3, r2
 8008d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	697a      	ldr	r2, [r7, #20]
 8008d4a:	0151      	lsls	r1, r2, #5
 8008d4c:	69ba      	ldr	r2, [r7, #24]
 8008d4e:	440a      	add	r2, r1
 8008d50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008d58:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d5a:	e06f      	b.n	8008e3c <USB_HC_Halt+0x22a>
            break;
 8008d5c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d5e:	e06d      	b.n	8008e3c <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	015a      	lsls	r2, r3, #5
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	4413      	add	r3, r2
 8008d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	697a      	ldr	r2, [r7, #20]
 8008d70:	0151      	lsls	r1, r2, #5
 8008d72:	69ba      	ldr	r2, [r7, #24]
 8008d74:	440a      	add	r2, r1
 8008d76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d7a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d7e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008d80:	69bb      	ldr	r3, [r7, #24]
 8008d82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d86:	691b      	ldr	r3, [r3, #16]
 8008d88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d143      	bne.n	8008e18 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	69bb      	ldr	r3, [r7, #24]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	697a      	ldr	r2, [r7, #20]
 8008da0:	0151      	lsls	r1, r2, #5
 8008da2:	69ba      	ldr	r2, [r7, #24]
 8008da4:	440a      	add	r2, r1
 8008da6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008daa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008dae:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	015a      	lsls	r2, r3, #5
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	4413      	add	r3, r2
 8008db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	697a      	ldr	r2, [r7, #20]
 8008dc0:	0151      	lsls	r1, r2, #5
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	440a      	add	r2, r1
 8008dc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008dca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008dce:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	015a      	lsls	r2, r3, #5
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	4413      	add	r3, r2
 8008dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	0151      	lsls	r1, r2, #5
 8008de2:	69ba      	ldr	r2, [r7, #24]
 8008de4:	440a      	add	r2, r1
 8008de6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008dea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008dee:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008df0:	69fb      	ldr	r3, [r7, #28]
 8008df2:	3301      	adds	r3, #1
 8008df4:	61fb      	str	r3, [r7, #28]
 8008df6:	69fb      	ldr	r3, [r7, #28]
 8008df8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dfc:	d81d      	bhi.n	8008e3a <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	015a      	lsls	r2, r3, #5
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	4413      	add	r3, r2
 8008e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e14:	d0ec      	beq.n	8008df0 <USB_HC_Halt+0x1de>
 8008e16:	e011      	b.n	8008e3c <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	0151      	lsls	r1, r2, #5
 8008e2a:	69ba      	ldr	r2, [r7, #24]
 8008e2c:	440a      	add	r2, r1
 8008e2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e36:	6013      	str	r3, [r2, #0]
 8008e38:	e000      	b.n	8008e3c <USB_HC_Halt+0x22a>
          break;
 8008e3a:	bf00      	nop
    }
  }

  return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3724      	adds	r7, #36	; 0x24
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr
	...

08008e4c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b087      	sub	sp, #28
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	460b      	mov	r3, r1
 8008e56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008e5c:	78fb      	ldrb	r3, [r7, #3]
 8008e5e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008e60:	2301      	movs	r3, #1
 8008e62:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	04da      	lsls	r2, r3, #19
 8008e68:	4b15      	ldr	r3, [pc, #84]	; (8008ec0 <USB_DoPing+0x74>)
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	693a      	ldr	r2, [r7, #16]
 8008e6e:	0151      	lsls	r1, r2, #5
 8008e70:	697a      	ldr	r2, [r7, #20]
 8008e72:	440a      	add	r2, r1
 8008e74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e7c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	015a      	lsls	r2, r3, #5
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	4413      	add	r3, r2
 8008e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008e94:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e9c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	015a      	lsls	r2, r3, #5
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008eaa:	461a      	mov	r2, r3
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	371c      	adds	r7, #28
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	1ff80000 	.word	0x1ff80000

08008ec4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f7ff f981 	bl	80081dc <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008eda:	2110      	movs	r1, #16
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f7ff f9b9 	bl	8008254 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f7ff f9dc 	bl	80082a0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008ee8:	2300      	movs	r3, #0
 8008eea:	613b      	str	r3, [r7, #16]
 8008eec:	e01f      	b.n	8008f2e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	015a      	lsls	r2, r3, #5
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	4413      	add	r3, r2
 8008ef6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f04:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f0c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f14:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f22:	461a      	mov	r2, r3
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	613b      	str	r3, [r7, #16]
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	2b0f      	cmp	r3, #15
 8008f32:	d9dc      	bls.n	8008eee <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008f34:	2300      	movs	r3, #0
 8008f36:	613b      	str	r3, [r7, #16]
 8008f38:	e034      	b.n	8008fa4 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	015a      	lsls	r2, r3, #5
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	4413      	add	r3, r2
 8008f42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f50:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008f58:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008f60:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	015a      	lsls	r2, r3, #5
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	4413      	add	r3, r2
 8008f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f6e:	461a      	mov	r2, r3
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	3301      	adds	r3, #1
 8008f78:	617b      	str	r3, [r7, #20]
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f80:	d80c      	bhi.n	8008f9c <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	015a      	lsls	r2, r3, #5
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	4413      	add	r3, r2
 8008f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f98:	d0ec      	beq.n	8008f74 <USB_StopHost+0xb0>
 8008f9a:	e000      	b.n	8008f9e <USB_StopHost+0xda>
        break;
 8008f9c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	613b      	str	r3, [r7, #16]
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	2b0f      	cmp	r3, #15
 8008fa8:	d9c7      	bls.n	8008f3a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008fb6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008fbe:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f7ff f8fa 	bl	80081ba <USB_EnableGlobalInt>

  return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3718      	adds	r7, #24
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008fd0:	b590      	push	{r4, r7, lr}
 8008fd2:	b089      	sub	sp, #36	; 0x24
 8008fd4:	af04      	add	r7, sp, #16
 8008fd6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008fd8:	2301      	movs	r3, #1
 8008fda:	2202      	movs	r2, #2
 8008fdc:	2102      	movs	r1, #2
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 fcb2 	bl	8009948 <USBH_FindInterface>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008fe8:	7bfb      	ldrb	r3, [r7, #15]
 8008fea:	2bff      	cmp	r3, #255	; 0xff
 8008fec:	d002      	beq.n	8008ff4 <USBH_CDC_InterfaceInit+0x24>
 8008fee:	7bfb      	ldrb	r3, [r7, #15]
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	d901      	bls.n	8008ff8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	e13d      	b.n	8009274 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
 8008ffa:	4619      	mov	r1, r3
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 fc87 	bl	8009910 <USBH_SelectInterface>
 8009002:	4603      	mov	r3, r0
 8009004:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009006:	7bbb      	ldrb	r3, [r7, #14]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d001      	beq.n	8009010 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800900c:	2302      	movs	r3, #2
 800900e:	e131      	b.n	8009274 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8009016:	2050      	movs	r0, #80	; 0x50
 8009018:	f005 fbd4 	bl	800e7c4 <malloc>
 800901c:	4603      	mov	r3, r0
 800901e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009026:	69db      	ldr	r3, [r3, #28]
 8009028:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8009030:	2302      	movs	r3, #2
 8009032:	e11f      	b.n	8009274 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8009034:	2250      	movs	r2, #80	; 0x50
 8009036:	2100      	movs	r1, #0
 8009038:	68b8      	ldr	r0, [r7, #8]
 800903a:	f005 fbe1 	bl	800e800 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800903e:	7bfb      	ldrb	r3, [r7, #15]
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	211a      	movs	r1, #26
 8009044:	fb01 f303 	mul.w	r3, r1, r3
 8009048:	4413      	add	r3, r2
 800904a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	b25b      	sxtb	r3, r3
 8009052:	2b00      	cmp	r3, #0
 8009054:	da15      	bge.n	8009082 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009056:	7bfb      	ldrb	r3, [r7, #15]
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	211a      	movs	r1, #26
 800905c:	fb01 f303 	mul.w	r3, r1, r3
 8009060:	4413      	add	r3, r2
 8009062:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009066:	781a      	ldrb	r2, [r3, #0]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800906c:	7bfb      	ldrb	r3, [r7, #15]
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	211a      	movs	r1, #26
 8009072:	fb01 f303 	mul.w	r3, r1, r3
 8009076:	4413      	add	r3, r2
 8009078:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800907c:	881a      	ldrh	r2, [r3, #0]
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	785b      	ldrb	r3, [r3, #1]
 8009086:	4619      	mov	r1, r3
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f002 f88c 	bl	800b1a6 <USBH_AllocPipe>
 800908e:	4603      	mov	r3, r0
 8009090:	461a      	mov	r2, r3
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	7819      	ldrb	r1, [r3, #0]
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	7858      	ldrb	r0, [r3, #1]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80090aa:	68ba      	ldr	r2, [r7, #8]
 80090ac:	8952      	ldrh	r2, [r2, #10]
 80090ae:	9202      	str	r2, [sp, #8]
 80090b0:	2203      	movs	r2, #3
 80090b2:	9201      	str	r2, [sp, #4]
 80090b4:	9300      	str	r3, [sp, #0]
 80090b6:	4623      	mov	r3, r4
 80090b8:	4602      	mov	r2, r0
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f002 f844 	bl	800b148 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	2200      	movs	r2, #0
 80090c6:	4619      	mov	r1, r3
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f005 facd 	bl	800e668 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80090ce:	2300      	movs	r3, #0
 80090d0:	2200      	movs	r2, #0
 80090d2:	210a      	movs	r1, #10
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 fc37 	bl	8009948 <USBH_FindInterface>
 80090da:	4603      	mov	r3, r0
 80090dc:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80090de:	7bfb      	ldrb	r3, [r7, #15]
 80090e0:	2bff      	cmp	r3, #255	; 0xff
 80090e2:	d002      	beq.n	80090ea <USBH_CDC_InterfaceInit+0x11a>
 80090e4:	7bfb      	ldrb	r3, [r7, #15]
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d901      	bls.n	80090ee <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80090ea:	2302      	movs	r3, #2
 80090ec:	e0c2      	b.n	8009274 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80090ee:	7bfb      	ldrb	r3, [r7, #15]
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	211a      	movs	r1, #26
 80090f4:	fb01 f303 	mul.w	r3, r1, r3
 80090f8:	4413      	add	r3, r2
 80090fa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	b25b      	sxtb	r3, r3
 8009102:	2b00      	cmp	r3, #0
 8009104:	da16      	bge.n	8009134 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009106:	7bfb      	ldrb	r3, [r7, #15]
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	211a      	movs	r1, #26
 800910c:	fb01 f303 	mul.w	r3, r1, r3
 8009110:	4413      	add	r3, r2
 8009112:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009116:	781a      	ldrb	r2, [r3, #0]
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800911c:	7bfb      	ldrb	r3, [r7, #15]
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	211a      	movs	r1, #26
 8009122:	fb01 f303 	mul.w	r3, r1, r3
 8009126:	4413      	add	r3, r2
 8009128:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800912c:	881a      	ldrh	r2, [r3, #0]
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	835a      	strh	r2, [r3, #26]
 8009132:	e015      	b.n	8009160 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009134:	7bfb      	ldrb	r3, [r7, #15]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	211a      	movs	r1, #26
 800913a:	fb01 f303 	mul.w	r3, r1, r3
 800913e:	4413      	add	r3, r2
 8009140:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009144:	781a      	ldrb	r2, [r3, #0]
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800914a:	7bfb      	ldrb	r3, [r7, #15]
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	211a      	movs	r1, #26
 8009150:	fb01 f303 	mul.w	r3, r1, r3
 8009154:	4413      	add	r3, r2
 8009156:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800915a:	881a      	ldrh	r2, [r3, #0]
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8009160:	7bfb      	ldrb	r3, [r7, #15]
 8009162:	687a      	ldr	r2, [r7, #4]
 8009164:	211a      	movs	r1, #26
 8009166:	fb01 f303 	mul.w	r3, r1, r3
 800916a:	4413      	add	r3, r2
 800916c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	b25b      	sxtb	r3, r3
 8009174:	2b00      	cmp	r3, #0
 8009176:	da16      	bge.n	80091a6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009178:	7bfb      	ldrb	r3, [r7, #15]
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	211a      	movs	r1, #26
 800917e:	fb01 f303 	mul.w	r3, r1, r3
 8009182:	4413      	add	r3, r2
 8009184:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009188:	781a      	ldrb	r2, [r3, #0]
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800918e:	7bfb      	ldrb	r3, [r7, #15]
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	211a      	movs	r1, #26
 8009194:	fb01 f303 	mul.w	r3, r1, r3
 8009198:	4413      	add	r3, r2
 800919a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800919e:	881a      	ldrh	r2, [r3, #0]
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	835a      	strh	r2, [r3, #26]
 80091a4:	e015      	b.n	80091d2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80091a6:	7bfb      	ldrb	r3, [r7, #15]
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	211a      	movs	r1, #26
 80091ac:	fb01 f303 	mul.w	r3, r1, r3
 80091b0:	4413      	add	r3, r2
 80091b2:	f203 3356 	addw	r3, r3, #854	; 0x356
 80091b6:	781a      	ldrb	r2, [r3, #0]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80091bc:	7bfb      	ldrb	r3, [r7, #15]
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	211a      	movs	r1, #26
 80091c2:	fb01 f303 	mul.w	r3, r1, r3
 80091c6:	4413      	add	r3, r2
 80091c8:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80091cc:	881a      	ldrh	r2, [r3, #0]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	7b9b      	ldrb	r3, [r3, #14]
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f001 ffe4 	bl	800b1a6 <USBH_AllocPipe>
 80091de:	4603      	mov	r3, r0
 80091e0:	461a      	mov	r2, r3
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	7bdb      	ldrb	r3, [r3, #15]
 80091ea:	4619      	mov	r1, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f001 ffda 	bl	800b1a6 <USBH_AllocPipe>
 80091f2:	4603      	mov	r3, r0
 80091f4:	461a      	mov	r2, r3
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	7b59      	ldrb	r1, [r3, #13]
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	7b98      	ldrb	r0, [r3, #14]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800920e:	68ba      	ldr	r2, [r7, #8]
 8009210:	8b12      	ldrh	r2, [r2, #24]
 8009212:	9202      	str	r2, [sp, #8]
 8009214:	2202      	movs	r2, #2
 8009216:	9201      	str	r2, [sp, #4]
 8009218:	9300      	str	r3, [sp, #0]
 800921a:	4623      	mov	r3, r4
 800921c:	4602      	mov	r2, r0
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f001 ff92 	bl	800b148 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	7b19      	ldrb	r1, [r3, #12]
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	7bd8      	ldrb	r0, [r3, #15]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009238:	68ba      	ldr	r2, [r7, #8]
 800923a:	8b52      	ldrh	r2, [r2, #26]
 800923c:	9202      	str	r2, [sp, #8]
 800923e:	2202      	movs	r2, #2
 8009240:	9201      	str	r2, [sp, #4]
 8009242:	9300      	str	r3, [sp, #0]
 8009244:	4623      	mov	r3, r4
 8009246:	4602      	mov	r2, r0
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f001 ff7d 	bl	800b148 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	2200      	movs	r2, #0
 8009252:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	7b5b      	ldrb	r3, [r3, #13]
 800925a:	2200      	movs	r2, #0
 800925c:	4619      	mov	r1, r3
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f005 fa02 	bl	800e668 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	7b1b      	ldrb	r3, [r3, #12]
 8009268:	2200      	movs	r2, #0
 800926a:	4619      	mov	r1, r3
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f005 f9fb 	bl	800e668 <USBH_LL_SetToggle>

  return USBH_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	3714      	adds	r7, #20
 8009278:	46bd      	mov	sp, r7
 800927a:	bd90      	pop	{r4, r7, pc}

0800927c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800928a:	69db      	ldr	r3, [r3, #28]
 800928c:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	781b      	ldrb	r3, [r3, #0]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00e      	beq.n	80092b4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	4619      	mov	r1, r3
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f001 ff72 	bl	800b186 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	4619      	mov	r1, r3
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f001 ff9d 	bl	800b1e8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2200      	movs	r2, #0
 80092b2:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	7b1b      	ldrb	r3, [r3, #12]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00e      	beq.n	80092da <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	7b1b      	ldrb	r3, [r3, #12]
 80092c0:	4619      	mov	r1, r3
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f001 ff5f 	bl	800b186 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	7b1b      	ldrb	r3, [r3, #12]
 80092cc:	4619      	mov	r1, r3
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f001 ff8a 	bl	800b1e8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	7b5b      	ldrb	r3, [r3, #13]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d00e      	beq.n	8009300 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	7b5b      	ldrb	r3, [r3, #13]
 80092e6:	4619      	mov	r1, r3
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f001 ff4c 	bl	800b186 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	7b5b      	ldrb	r3, [r3, #13]
 80092f2:	4619      	mov	r1, r3
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f001 ff77 	bl	800b1e8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2200      	movs	r2, #0
 80092fe:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009306:	69db      	ldr	r3, [r3, #28]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d00b      	beq.n	8009324 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009312:	69db      	ldr	r3, [r3, #28]
 8009314:	4618      	mov	r0, r3
 8009316:	f005 fa5d 	bl	800e7d4 <free>
    phost->pActiveClass->pData = 0U;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009320:	2200      	movs	r2, #0
 8009322:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009324:	2300      	movs	r3, #0
}
 8009326:	4618      	mov	r0, r3
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}

0800932e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800932e:	b580      	push	{r7, lr}
 8009330:	b084      	sub	sp, #16
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800933c:	69db      	ldr	r3, [r3, #28]
 800933e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	3340      	adds	r3, #64	; 0x40
 8009344:	4619      	mov	r1, r3
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 f8b1 	bl	80094ae <GetLineCoding>
 800934c:	4603      	mov	r3, r0
 800934e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009350:	7afb      	ldrb	r3, [r7, #11]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d105      	bne.n	8009362 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800935c:	2102      	movs	r1, #2
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8009362:	7afb      	ldrb	r3, [r7, #11]
}
 8009364:	4618      	mov	r0, r3
 8009366:	3710      	adds	r7, #16
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b084      	sub	sp, #16
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009374:	2301      	movs	r3, #1
 8009376:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009378:	2300      	movs	r3, #0
 800937a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009382:	69db      	ldr	r3, [r3, #28]
 8009384:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800938c:	2b04      	cmp	r3, #4
 800938e:	d877      	bhi.n	8009480 <USBH_CDC_Process+0x114>
 8009390:	a201      	add	r2, pc, #4	; (adr r2, 8009398 <USBH_CDC_Process+0x2c>)
 8009392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009396:	bf00      	nop
 8009398:	080093ad 	.word	0x080093ad
 800939c:	080093b3 	.word	0x080093b3
 80093a0:	080093e3 	.word	0x080093e3
 80093a4:	08009457 	.word	0x08009457
 80093a8:	08009465 	.word	0x08009465
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80093ac:	2300      	movs	r3, #0
 80093ae:	73fb      	strb	r3, [r7, #15]
      break;
 80093b0:	e06d      	b.n	800948e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093b6:	4619      	mov	r1, r3
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 f897 	bl	80094ec <SetLineCoding>
 80093be:	4603      	mov	r3, r0
 80093c0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80093c2:	7bbb      	ldrb	r3, [r7, #14]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d104      	bne.n	80093d2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	2202      	movs	r2, #2
 80093cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80093d0:	e058      	b.n	8009484 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80093d2:	7bbb      	ldrb	r3, [r7, #14]
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d055      	beq.n	8009484 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2204      	movs	r2, #4
 80093dc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80093e0:	e050      	b.n	8009484 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	3340      	adds	r3, #64	; 0x40
 80093e6:	4619      	mov	r1, r3
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f000 f860 	bl	80094ae <GetLineCoding>
 80093ee:	4603      	mov	r3, r0
 80093f0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80093f2:	7bbb      	ldrb	r3, [r7, #14]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d126      	bne.n	8009446 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	2200      	movs	r2, #0
 80093fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800940a:	791b      	ldrb	r3, [r3, #4]
 800940c:	429a      	cmp	r2, r3
 800940e:	d13b      	bne.n	8009488 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800941a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800941c:	429a      	cmp	r2, r3
 800941e:	d133      	bne.n	8009488 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800942a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800942c:	429a      	cmp	r2, r3
 800942e:	d12b      	bne.n	8009488 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009438:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800943a:	429a      	cmp	r2, r3
 800943c:	d124      	bne.n	8009488 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f982 	bl	8009748 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009444:	e020      	b.n	8009488 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009446:	7bbb      	ldrb	r3, [r7, #14]
 8009448:	2b01      	cmp	r3, #1
 800944a:	d01d      	beq.n	8009488 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	2204      	movs	r2, #4
 8009450:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8009454:	e018      	b.n	8009488 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 f867 	bl	800952a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f000 f8f6 	bl	800964e <CDC_ProcessReception>
      break;
 8009462:	e014      	b.n	800948e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009464:	2100      	movs	r1, #0
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f001 f94d 	bl	800a706 <USBH_ClrFeature>
 800946c:	4603      	mov	r3, r0
 800946e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009470:	7bbb      	ldrb	r3, [r7, #14]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d10a      	bne.n	800948c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800947e:	e005      	b.n	800948c <USBH_CDC_Process+0x120>

    default:
      break;
 8009480:	bf00      	nop
 8009482:	e004      	b.n	800948e <USBH_CDC_Process+0x122>
      break;
 8009484:	bf00      	nop
 8009486:	e002      	b.n	800948e <USBH_CDC_Process+0x122>
      break;
 8009488:	bf00      	nop
 800948a:	e000      	b.n	800948e <USBH_CDC_Process+0x122>
      break;
 800948c:	bf00      	nop

  }

  return status;
 800948e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009490:	4618      	mov	r0, r3
 8009492:	3710      	adds	r7, #16
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009498:	b480      	push	{r7}
 800949a:	b083      	sub	sp, #12
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80094a0:	2300      	movs	r3, #0
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	370c      	adds	r7, #12
 80094a6:	46bd      	mov	sp, r7
 80094a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ac:	4770      	bx	lr

080094ae <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b082      	sub	sp, #8
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	22a1      	movs	r2, #161	; 0xa1
 80094bc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2221      	movs	r2, #33	; 0x21
 80094c2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2200      	movs	r2, #0
 80094ce:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2207      	movs	r2, #7
 80094d4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	2207      	movs	r2, #7
 80094da:	4619      	mov	r1, r3
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f001 faf2 	bl	800aac6 <USBH_CtlReq>
 80094e2:	4603      	mov	r3, r0
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3708      	adds	r7, #8
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2221      	movs	r2, #33	; 0x21
 80094fa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2220      	movs	r2, #32
 8009500:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2207      	movs	r2, #7
 8009512:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	2207      	movs	r2, #7
 8009518:	4619      	mov	r1, r3
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f001 fad3 	bl	800aac6 <USBH_CtlReq>
 8009520:	4603      	mov	r3, r0
}
 8009522:	4618      	mov	r0, r3
 8009524:	3708      	adds	r7, #8
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}

0800952a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800952a:	b580      	push	{r7, lr}
 800952c:	b086      	sub	sp, #24
 800952e:	af02      	add	r7, sp, #8
 8009530:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009538:	69db      	ldr	r3, [r3, #28]
 800953a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800953c:	2300      	movs	r3, #0
 800953e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8009546:	2b01      	cmp	r3, #1
 8009548:	d002      	beq.n	8009550 <CDC_ProcessTransmission+0x26>
 800954a:	2b02      	cmp	r3, #2
 800954c:	d023      	beq.n	8009596 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800954e:	e07a      	b.n	8009646 <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009554:	68fa      	ldr	r2, [r7, #12]
 8009556:	8b12      	ldrh	r2, [r2, #24]
 8009558:	4293      	cmp	r3, r2
 800955a:	d90b      	bls.n	8009574 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	69d9      	ldr	r1, [r3, #28]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	8b1a      	ldrh	r2, [r3, #24]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	7b5b      	ldrb	r3, [r3, #13]
 8009568:	2001      	movs	r0, #1
 800956a:	9000      	str	r0, [sp, #0]
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f001 fda8 	bl	800b0c2 <USBH_BulkSendData>
 8009572:	e00b      	b.n	800958c <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800957c:	b29a      	uxth	r2, r3
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	7b5b      	ldrb	r3, [r3, #13]
 8009582:	2001      	movs	r0, #1
 8009584:	9000      	str	r0, [sp, #0]
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f001 fd9b 	bl	800b0c2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2202      	movs	r2, #2
 8009590:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009594:	e057      	b.n	8009646 <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	7b5b      	ldrb	r3, [r3, #13]
 800959a:	4619      	mov	r1, r3
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f005 f839 	bl	800e614 <USBH_LL_GetURBState>
 80095a2:	4603      	mov	r3, r0
 80095a4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80095a6:	7afb      	ldrb	r3, [r7, #11]
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d136      	bne.n	800961a <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	8b12      	ldrh	r2, [r2, #24]
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d90e      	bls.n	80095d6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095bc:	68fa      	ldr	r2, [r7, #12]
 80095be:	8b12      	ldrh	r2, [r2, #24]
 80095c0:	1a9a      	subs	r2, r3, r2
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	69db      	ldr	r3, [r3, #28]
 80095ca:	68fa      	ldr	r2, [r7, #12]
 80095cc:	8b12      	ldrh	r2, [r2, #24]
 80095ce:	441a      	add	r2, r3
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	61da      	str	r2, [r3, #28]
 80095d4:	e002      	b.n	80095dc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	2200      	movs	r2, #0
 80095da:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d004      	beq.n	80095ee <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2201      	movs	r2, #1
 80095e8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 80095ec:	e006      	b.n	80095fc <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 f892 	bl	8009720 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2204      	movs	r2, #4
 8009600:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009610:	2300      	movs	r3, #0
 8009612:	2200      	movs	r2, #0
 8009614:	f001 ffd8 	bl	800b5c8 <osMessageQueuePut>
      break;
 8009618:	e014      	b.n	8009644 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 800961a:	7afb      	ldrb	r3, [r7, #11]
 800961c:	2b02      	cmp	r3, #2
 800961e:	d111      	bne.n	8009644 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2201      	movs	r2, #1
 8009624:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2204      	movs	r2, #4
 800962c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800963c:	2300      	movs	r3, #0
 800963e:	2200      	movs	r2, #0
 8009640:	f001 ffc2 	bl	800b5c8 <osMessageQueuePut>
      break;
 8009644:	bf00      	nop
  }
}
 8009646:	bf00      	nop
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}

0800964e <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	b086      	sub	sp, #24
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800965c:	69db      	ldr	r3, [r3, #28]
 800965e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009660:	2300      	movs	r3, #0
 8009662:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800966a:	2b03      	cmp	r3, #3
 800966c:	d002      	beq.n	8009674 <CDC_ProcessReception+0x26>
 800966e:	2b04      	cmp	r3, #4
 8009670:	d00e      	beq.n	8009690 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8009672:	e051      	b.n	8009718 <CDC_ProcessReception+0xca>
      USBH_BulkReceiveData(phost,
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	6a19      	ldr	r1, [r3, #32]
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	8b5a      	ldrh	r2, [r3, #26]
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	7b1b      	ldrb	r3, [r3, #12]
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f001 fd43 	bl	800b10c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	2204      	movs	r2, #4
 800968a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800968e:	e043      	b.n	8009718 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	7b1b      	ldrb	r3, [r3, #12]
 8009694:	4619      	mov	r1, r3
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f004 ffbc 	bl	800e614 <USBH_LL_GetURBState>
 800969c:	4603      	mov	r3, r0
 800969e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80096a0:	7cfb      	ldrb	r3, [r7, #19]
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	d137      	bne.n	8009716 <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	7b1b      	ldrb	r3, [r3, #12]
 80096aa:	4619      	mov	r1, r3
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f004 ff1f 	bl	800e4f0 <USBH_LL_GetLastXferSize>
 80096b2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d016      	beq.n	80096ec <CDC_ProcessReception+0x9e>
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	8b5b      	ldrh	r3, [r3, #26]
 80096c2:	461a      	mov	r2, r3
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d910      	bls.n	80096ec <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	1ad2      	subs	r2, r2, r3
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	6a1a      	ldr	r2, [r3, #32]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	441a      	add	r2, r3
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	2203      	movs	r2, #3
 80096e6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 80096ea:	e006      	b.n	80096fa <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 f81d 	bl	8009734 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2204      	movs	r2, #4
 80096fe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800970e:	2300      	movs	r3, #0
 8009710:	2200      	movs	r2, #0
 8009712:	f001 ff59 	bl	800b5c8 <osMessageQueuePut>
      break;
 8009716:	bf00      	nop
  }
}
 8009718:	bf00      	nop
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009728:	bf00      	nop
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800973c:	bf00      	nop
 800973e:	370c      	adds	r7, #12
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr

08009748 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009748:	b480      	push	{r7}
 800974a:	b083      	sub	sp, #12
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	4613      	mov	r3, r2
 8009768:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d101      	bne.n	8009774 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009770:	2302      	movs	r3, #2
 8009772:	e044      	b.n	80097fe <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	79fa      	ldrb	r2, [r7, #7]
 8009778:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2200      	movs	r2, #0
 8009780:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f000 f841 	bl	8009814 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2200      	movs	r2, #0
 8009796:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d003      	beq.n	80097c0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	68ba      	ldr	r2, [r7, #8]
 80097bc:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 80097c0:	2200      	movs	r2, #0
 80097c2:	2104      	movs	r1, #4
 80097c4:	2010      	movs	r0, #16
 80097c6:	f001 fe8c 	bl	800b4e2 <osMessageQueueNew>
 80097ca:	4602      	mov	r2, r0
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 80097d2:	4b0d      	ldr	r3, [pc, #52]	; (8009808 <USBH_Init+0xac>)
 80097d4:	4a0d      	ldr	r2, [pc, #52]	; (800980c <USBH_Init+0xb0>)
 80097d6:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 80097d8:	4b0b      	ldr	r3, [pc, #44]	; (8009808 <USBH_Init+0xac>)
 80097da:	2280      	movs	r2, #128	; 0x80
 80097dc:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 80097de:	4b0a      	ldr	r3, [pc, #40]	; (8009808 <USBH_Init+0xac>)
 80097e0:	2218      	movs	r2, #24
 80097e2:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 80097e4:	4a08      	ldr	r2, [pc, #32]	; (8009808 <USBH_Init+0xac>)
 80097e6:	68f9      	ldr	r1, [r7, #12]
 80097e8:	4809      	ldr	r0, [pc, #36]	; (8009810 <USBH_Init+0xb4>)
 80097ea:	f001 fdcd 	bl	800b388 <osThreadNew>
 80097ee:	4602      	mov	r2, r0
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80097f6:	68f8      	ldr	r0, [r7, #12]
 80097f8:	f004 fdc6 	bl	800e388 <USBH_LL_Init>

  return USBH_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
 8009806:	bf00      	nop
 8009808:	20004fbc 	.word	0x20004fbc
 800980c:	0800eae8 	.word	0x0800eae8
 8009810:	0800a47d 	.word	0x0800a47d

08009814 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009814:	b480      	push	{r7}
 8009816:	b085      	sub	sp, #20
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800981c:	2300      	movs	r3, #0
 800981e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009820:	2300      	movs	r3, #0
 8009822:	60fb      	str	r3, [r7, #12]
 8009824:	e009      	b.n	800983a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	33e0      	adds	r3, #224	; 0xe0
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	4413      	add	r3, r2
 8009830:	2200      	movs	r2, #0
 8009832:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	3301      	adds	r3, #1
 8009838:	60fb      	str	r3, [r7, #12]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2b0e      	cmp	r3, #14
 800983e:	d9f2      	bls.n	8009826 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009840:	2300      	movs	r3, #0
 8009842:	60fb      	str	r3, [r7, #12]
 8009844:	e009      	b.n	800985a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	4413      	add	r3, r2
 800984c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009850:	2200      	movs	r2, #0
 8009852:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	3301      	adds	r3, #1
 8009858:	60fb      	str	r3, [r7, #12]
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009860:	d3f1      	bcc.n	8009846 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2200      	movs	r2, #0
 800986c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2201      	movs	r2, #1
 8009872:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2200      	movs	r2, #0
 8009878:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2201      	movs	r2, #1
 8009880:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2240      	movs	r2, #64	; 0x40
 8009886:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2200      	movs	r2, #0
 8009892:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2201      	movs	r2, #1
 800989a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2200      	movs	r2, #0
 80098a2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2200      	movs	r2, #0
 80098aa:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3714      	adds	r7, #20
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80098bc:	b480      	push	{r7}
 80098be:	b085      	sub	sp, #20
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80098c6:	2300      	movs	r3, #0
 80098c8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d016      	beq.n	80098fe <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d10e      	bne.n	80098f8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098e0:	1c59      	adds	r1, r3, #1
 80098e2:	687a      	ldr	r2, [r7, #4]
 80098e4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	33de      	adds	r3, #222	; 0xde
 80098ec:	6839      	ldr	r1, [r7, #0]
 80098ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80098f2:	2300      	movs	r3, #0
 80098f4:	73fb      	strb	r3, [r7, #15]
 80098f6:	e004      	b.n	8009902 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80098f8:	2302      	movs	r3, #2
 80098fa:	73fb      	strb	r3, [r7, #15]
 80098fc:	e001      	b.n	8009902 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80098fe:	2302      	movs	r3, #2
 8009900:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009902:	7bfb      	ldrb	r3, [r7, #15]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3714      	adds	r7, #20
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr

08009910 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009910:	b480      	push	{r7}
 8009912:	b085      	sub	sp, #20
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	460b      	mov	r3, r1
 800991a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800991c:	2300      	movs	r3, #0
 800991e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8009926:	78fa      	ldrb	r2, [r7, #3]
 8009928:	429a      	cmp	r2, r3
 800992a:	d204      	bcs.n	8009936 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	78fa      	ldrb	r2, [r7, #3]
 8009930:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009934:	e001      	b.n	800993a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009936:	2302      	movs	r3, #2
 8009938:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800993a:	7bfb      	ldrb	r3, [r7, #15]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3714      	adds	r7, #20
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009948:	b480      	push	{r7}
 800994a:	b087      	sub	sp, #28
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	4608      	mov	r0, r1
 8009952:	4611      	mov	r1, r2
 8009954:	461a      	mov	r2, r3
 8009956:	4603      	mov	r3, r0
 8009958:	70fb      	strb	r3, [r7, #3]
 800995a:	460b      	mov	r3, r1
 800995c:	70bb      	strb	r3, [r7, #2]
 800995e:	4613      	mov	r3, r2
 8009960:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009962:	2300      	movs	r3, #0
 8009964:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8009966:	2300      	movs	r3, #0
 8009968:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009970:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009972:	e025      	b.n	80099c0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009974:	7dfb      	ldrb	r3, [r7, #23]
 8009976:	221a      	movs	r2, #26
 8009978:	fb02 f303 	mul.w	r3, r2, r3
 800997c:	3308      	adds	r3, #8
 800997e:	68fa      	ldr	r2, [r7, #12]
 8009980:	4413      	add	r3, r2
 8009982:	3302      	adds	r3, #2
 8009984:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	795b      	ldrb	r3, [r3, #5]
 800998a:	78fa      	ldrb	r2, [r7, #3]
 800998c:	429a      	cmp	r2, r3
 800998e:	d002      	beq.n	8009996 <USBH_FindInterface+0x4e>
 8009990:	78fb      	ldrb	r3, [r7, #3]
 8009992:	2bff      	cmp	r3, #255	; 0xff
 8009994:	d111      	bne.n	80099ba <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800999a:	78ba      	ldrb	r2, [r7, #2]
 800999c:	429a      	cmp	r2, r3
 800999e:	d002      	beq.n	80099a6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099a0:	78bb      	ldrb	r3, [r7, #2]
 80099a2:	2bff      	cmp	r3, #255	; 0xff
 80099a4:	d109      	bne.n	80099ba <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099aa:	787a      	ldrb	r2, [r7, #1]
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d002      	beq.n	80099b6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099b0:	787b      	ldrb	r3, [r7, #1]
 80099b2:	2bff      	cmp	r3, #255	; 0xff
 80099b4:	d101      	bne.n	80099ba <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80099b6:	7dfb      	ldrb	r3, [r7, #23]
 80099b8:	e006      	b.n	80099c8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80099ba:	7dfb      	ldrb	r3, [r7, #23]
 80099bc:	3301      	adds	r3, #1
 80099be:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80099c0:	7dfb      	ldrb	r3, [r7, #23]
 80099c2:	2b01      	cmp	r3, #1
 80099c4:	d9d6      	bls.n	8009974 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80099c6:	23ff      	movs	r3, #255	; 0xff
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	371c      	adds	r7, #28
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr

080099d4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f004 fd0f 	bl	800e400 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80099e2:	2101      	movs	r1, #1
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f004 fe28 	bl	800e63a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80099ea:	2300      	movs	r3, #0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b088      	sub	sp, #32
 80099f8:	af04      	add	r7, sp, #16
 80099fa:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80099fc:	2302      	movs	r3, #2
 80099fe:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009a00:	2300      	movs	r3, #0
 8009a02:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009a0a:	b2db      	uxtb	r3, r3
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d102      	bne.n	8009a16 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2203      	movs	r2, #3
 8009a14:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	781b      	ldrb	r3, [r3, #0]
 8009a1a:	b2db      	uxtb	r3, r3
 8009a1c:	2b0b      	cmp	r3, #11
 8009a1e:	f200 823c 	bhi.w	8009e9a <USBH_Process+0x4a6>
 8009a22:	a201      	add	r2, pc, #4	; (adr r2, 8009a28 <USBH_Process+0x34>)
 8009a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a28:	08009a59 	.word	0x08009a59
 8009a2c:	08009aa7 	.word	0x08009aa7
 8009a30:	08009b2b 	.word	0x08009b2b
 8009a34:	08009e19 	.word	0x08009e19
 8009a38:	08009e9b 	.word	0x08009e9b
 8009a3c:	08009beb 	.word	0x08009beb
 8009a40:	08009da3 	.word	0x08009da3
 8009a44:	08009c3d 	.word	0x08009c3d
 8009a48:	08009c79 	.word	0x08009c79
 8009a4c:	08009cb3 	.word	0x08009cb3
 8009a50:	08009cfb 	.word	0x08009cfb
 8009a54:	08009e01 	.word	0x08009e01
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	f000 821c 	beq.w	8009e9e <USBH_Process+0x4aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2201      	movs	r2, #1
 8009a6a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009a6c:	20c8      	movs	r0, #200	; 0xc8
 8009a6e:	f004 fe2b 	bl	800e6c8 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f004 fd21 	bl	800e4ba <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f001 fd92 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      }
      break;
 8009aa4:	e1fb      	b.n	8009e9e <USBH_Process+0x4aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d107      	bne.n	8009ac0 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2202      	movs	r2, #2
 8009abc:	701a      	strb	r2, [r3, #0]
 8009abe:	e025      	b.n	8009b0c <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009ac6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009aca:	d914      	bls.n	8009af6 <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	b2da      	uxtb	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009ae2:	2b03      	cmp	r3, #3
 8009ae4:	d903      	bls.n	8009aee <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	220d      	movs	r2, #13
 8009aea:	701a      	strb	r2, [r3, #0]
 8009aec:	e00e      	b.n	8009b0c <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	701a      	strb	r2, [r3, #0]
 8009af4:	e00a      	b.n	8009b0c <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009afc:	f103 020a 	add.w	r2, r3, #10
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009b06:	200a      	movs	r0, #10
 8009b08:	f004 fdde 	bl	800e6c8 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009b20:	2300      	movs	r3, #0
 8009b22:	2200      	movs	r2, #0
 8009b24:	f001 fd50 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      break;
 8009b28:	e1c0      	b.n	8009eac <USBH_Process+0x4b8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d005      	beq.n	8009b40 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b3a:	2104      	movs	r1, #4
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009b40:	2064      	movs	r0, #100	; 0x64
 8009b42:	f004 fdc1 	bl	800e6c8 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f004 fc90 	bl	800e46c <USBH_LL_GetSpeed>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	461a      	mov	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2205      	movs	r2, #5
 8009b5a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009b5c:	2100      	movs	r1, #0
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f001 fb21 	bl	800b1a6 <USBH_AllocPipe>
 8009b64:	4603      	mov	r3, r0
 8009b66:	461a      	mov	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009b6c:	2180      	movs	r1, #128	; 0x80
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f001 fb19 	bl	800b1a6 <USBH_AllocPipe>
 8009b74:	4603      	mov	r3, r0
 8009b76:	461a      	mov	r2, r3
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	7919      	ldrb	r1, [r3, #4]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009b90:	b292      	uxth	r2, r2
 8009b92:	9202      	str	r2, [sp, #8]
 8009b94:	2200      	movs	r2, #0
 8009b96:	9201      	str	r2, [sp, #4]
 8009b98:	9300      	str	r3, [sp, #0]
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2280      	movs	r2, #128	; 0x80
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f001 fad2 	bl	800b148 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	7959      	ldrb	r1, [r3, #5]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009bb8:	b292      	uxth	r2, r2
 8009bba:	9202      	str	r2, [sp, #8]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	9201      	str	r2, [sp, #4]
 8009bc0:	9300      	str	r3, [sp, #0]
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f001 fabe 	bl	800b148 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2201      	movs	r2, #1
 8009bd0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009be0:	2300      	movs	r3, #0
 8009be2:	2200      	movs	r2, #0
 8009be4:	f001 fcf0 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      break;
 8009be8:	e160      	b.n	8009eac <USBH_Process+0x4b8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 f964 	bl	8009eb8 <USBH_HandleEnum>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009bf4:	7bbb      	ldrb	r3, [r7, #14]
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f040 8152 	bne.w	8009ea2 <USBH_Process+0x4ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2200      	movs	r2, #0
 8009c02:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d103      	bne.n	8009c18 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2208      	movs	r2, #8
 8009c14:	701a      	strb	r2, [r3, #0]
 8009c16:	e002      	b.n	8009c1e <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2207      	movs	r2, #7
 8009c1c:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2205      	movs	r2, #5
 8009c22:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009c32:	2300      	movs	r3, #0
 8009c34:	2200      	movs	r2, #0
 8009c36:	f001 fcc7 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      }
      break;
 8009c3a:	e132      	b.n	8009ea2 <USBH_Process+0x4ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	f000 812f 	beq.w	8009ea6 <USBH_Process+0x4b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009c4e:	2101      	movs	r1, #1
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2208      	movs	r2, #8
 8009c58:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2205      	movs	r2, #5
 8009c5e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009c6e:	2300      	movs	r3, #0
 8009c70:	2200      	movs	r2, #0
 8009c72:	f001 fca9 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      }
    }
    break;
 8009c76:	e116      	b.n	8009ea6 <USBH_Process+0x4b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	4619      	mov	r1, r3
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 fcf8 	bl	800a678 <USBH_SetCfg>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d102      	bne.n	8009c94 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2209      	movs	r2, #9
 8009c92:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2201      	movs	r2, #1
 8009c98:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009ca8:	2300      	movs	r3, #0
 8009caa:	2200      	movs	r2, #0
 8009cac:	f001 fc8c 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      break;
 8009cb0:	e0fc      	b.n	8009eac <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8009cb8:	f003 0320 	and.w	r3, r3, #32
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d00a      	beq.n	8009cd6 <USBH_Process+0x2e2>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009cc0:	2101      	movs	r1, #1
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fcfb 	bl	800a6be <USBH_SetFeature>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d106      	bne.n	8009cdc <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	220a      	movs	r2, #10
 8009cd2:	701a      	strb	r2, [r3, #0]
 8009cd4:	e002      	b.n	8009cdc <USBH_Process+0x2e8>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	220a      	movs	r2, #10
 8009cda:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2201      	movs	r2, #1
 8009ce0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f001 fc68 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      break;
 8009cf8:	e0d8      	b.n	8009eac <USBH_Process+0x4b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d03f      	beq.n	8009d84 <USBH_Process+0x390>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2200      	movs	r2, #0
 8009d08:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	73fb      	strb	r3, [r7, #15]
 8009d10:	e016      	b.n	8009d40 <USBH_Process+0x34c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009d12:	7bfa      	ldrb	r2, [r7, #15]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	32de      	adds	r2, #222	; 0xde
 8009d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d1c:	791a      	ldrb	r2, [r3, #4]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009d24:	429a      	cmp	r2, r3
 8009d26:	d108      	bne.n	8009d3a <USBH_Process+0x346>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009d28:	7bfa      	ldrb	r2, [r7, #15]
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	32de      	adds	r2, #222	; 0xde
 8009d2e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009d38:	e005      	b.n	8009d46 <USBH_Process+0x352>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009d3a:	7bfb      	ldrb	r3, [r7, #15]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	73fb      	strb	r3, [r7, #15]
 8009d40:	7bfb      	ldrb	r3, [r7, #15]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d0e5      	beq.n	8009d12 <USBH_Process+0x31e>
          }
        }

        if (phost->pActiveClass != NULL)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d016      	beq.n	8009d7e <USBH_Process+0x38a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	4798      	blx	r3
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d109      	bne.n	8009d76 <USBH_Process+0x382>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2206      	movs	r2, #6
 8009d66:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009d6e:	2103      	movs	r1, #3
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	4798      	blx	r3
 8009d74:	e006      	b.n	8009d84 <USBH_Process+0x390>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	220d      	movs	r2, #13
 8009d7a:	701a      	strb	r2, [r3, #0]
 8009d7c:	e002      	b.n	8009d84 <USBH_Process+0x390>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	220d      	movs	r2, #13
 8009d82:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2205      	movs	r2, #5
 8009d88:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009d98:	2300      	movs	r3, #0
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f001 fc14 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      break;
 8009da0:	e084      	b.n	8009eac <USBH_Process+0x4b8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d017      	beq.n	8009ddc <USBH_Process+0x3e8>
      {
        status = phost->pActiveClass->Requests(phost);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009db2:	691b      	ldr	r3, [r3, #16]
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	4798      	blx	r3
 8009db8:	4603      	mov	r3, r0
 8009dba:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009dbc:	7bbb      	ldrb	r3, [r7, #14]
 8009dbe:	b2db      	uxtb	r3, r3
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d103      	bne.n	8009dcc <USBH_Process+0x3d8>
        {
          phost->gState = HOST_CLASS;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	220b      	movs	r2, #11
 8009dc8:	701a      	strb	r2, [r3, #0]
 8009dca:	e00a      	b.n	8009de2 <USBH_Process+0x3ee>
        }
        else if (status == USBH_FAIL)
 8009dcc:	7bbb      	ldrb	r3, [r7, #14]
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	2b02      	cmp	r3, #2
 8009dd2:	d106      	bne.n	8009de2 <USBH_Process+0x3ee>
        {
          phost->gState = HOST_ABORT_STATE;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	220d      	movs	r2, #13
 8009dd8:	701a      	strb	r2, [r3, #0]
 8009dda:	e002      	b.n	8009de2 <USBH_Process+0x3ee>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	220d      	movs	r2, #13
 8009de0:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2205      	movs	r2, #5
 8009de6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009df6:	2300      	movs	r3, #0
 8009df8:	2200      	movs	r2, #0
 8009dfa:	f001 fbe5 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      break;
 8009dfe:	e055      	b.n	8009eac <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d04f      	beq.n	8009eaa <USBH_Process+0x4b6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e10:	695b      	ldr	r3, [r3, #20]
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	4798      	blx	r3
      }
      break;
 8009e16:	e048      	b.n	8009eaa <USBH_Process+0x4b6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f7ff fcf7 	bl	8009814 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d009      	beq.n	8009e44 <USBH_Process+0x450>
      {
        phost->pActiveClass->DeInit(phost);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d005      	beq.n	8009e5a <USBH_Process+0x466>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009e54:	2105      	movs	r1, #5
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d107      	bne.n	8009e76 <USBH_Process+0x482>
      {
        phost->device.is_ReEnumerated = 0U;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f7ff fdb0 	bl	80099d4 <USBH_Start>
 8009e74:	e002      	b.n	8009e7c <USBH_Process+0x488>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f004 fac2 	bl	800e400 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8009e90:	2300      	movs	r3, #0
 8009e92:	2200      	movs	r2, #0
 8009e94:	f001 fb98 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      break;
 8009e98:	e008      	b.n	8009eac <USBH_Process+0x4b8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009e9a:	bf00      	nop
 8009e9c:	e006      	b.n	8009eac <USBH_Process+0x4b8>
      break;
 8009e9e:	bf00      	nop
 8009ea0:	e004      	b.n	8009eac <USBH_Process+0x4b8>
      break;
 8009ea2:	bf00      	nop
 8009ea4:	e002      	b.n	8009eac <USBH_Process+0x4b8>
    break;
 8009ea6:	bf00      	nop
 8009ea8:	e000      	b.n	8009eac <USBH_Process+0x4b8>
      break;
 8009eaa:	bf00      	nop
  }
  return USBH_OK;
 8009eac:	2300      	movs	r3, #0
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop

08009eb8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b088      	sub	sp, #32
 8009ebc:	af04      	add	r7, sp, #16
 8009ebe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	785b      	ldrb	r3, [r3, #1]
 8009ecc:	2b07      	cmp	r3, #7
 8009ece:	f200 8208 	bhi.w	800a2e2 <USBH_HandleEnum+0x42a>
 8009ed2:	a201      	add	r2, pc, #4	; (adr r2, 8009ed8 <USBH_HandleEnum+0x20>)
 8009ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed8:	08009ef9 	.word	0x08009ef9
 8009edc:	08009fb7 	.word	0x08009fb7
 8009ee0:	0800a021 	.word	0x0800a021
 8009ee4:	0800a0af 	.word	0x0800a0af
 8009ee8:	0800a119 	.word	0x0800a119
 8009eec:	0800a189 	.word	0x0800a189
 8009ef0:	0800a225 	.word	0x0800a225
 8009ef4:	0800a2a3 	.word	0x0800a2a3
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009ef8:	2108      	movs	r1, #8
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f000 faec 	bl	800a4d8 <USBH_Get_DevDesc>
 8009f00:	4603      	mov	r3, r0
 8009f02:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009f04:	7bbb      	ldrb	r3, [r7, #14]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d130      	bne.n	8009f6c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	7919      	ldrb	r1, [r3, #4]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009f2e:	b292      	uxth	r2, r2
 8009f30:	9202      	str	r2, [sp, #8]
 8009f32:	2200      	movs	r2, #0
 8009f34:	9201      	str	r2, [sp, #4]
 8009f36:	9300      	str	r3, [sp, #0]
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2280      	movs	r2, #128	; 0x80
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f001 f903 	bl	800b148 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	7959      	ldrb	r1, [r3, #5]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f56:	b292      	uxth	r2, r2
 8009f58:	9202      	str	r2, [sp, #8]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	9201      	str	r2, [sp, #4]
 8009f5e:	9300      	str	r3, [sp, #0]
 8009f60:	4603      	mov	r3, r0
 8009f62:	2200      	movs	r2, #0
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f001 f8ef 	bl	800b148 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009f6a:	e1bc      	b.n	800a2e6 <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009f6c:	7bbb      	ldrb	r3, [r7, #14]
 8009f6e:	2b03      	cmp	r3, #3
 8009f70:	f040 81b9 	bne.w	800a2e6 <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	b2da      	uxtb	r2, r3
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009f8a:	2b03      	cmp	r3, #3
 8009f8c:	d903      	bls.n	8009f96 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	220d      	movs	r2, #13
 8009f92:	701a      	strb	r2, [r3, #0]
      break;
 8009f94:	e1a7      	b.n	800a2e6 <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	795b      	ldrb	r3, [r3, #5]
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f001 f923 	bl	800b1e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	791b      	ldrb	r3, [r3, #4]
 8009fa6:	4619      	mov	r1, r3
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f001 f91d 	bl	800b1e8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	701a      	strb	r2, [r3, #0]
      break;
 8009fb4:	e197      	b.n	800a2e6 <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009fb6:	2112      	movs	r1, #18
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 fa8d 	bl	800a4d8 <USBH_Get_DevDesc>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009fc2:	7bbb      	ldrb	r3, [r7, #14]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d103      	bne.n	8009fd0 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2202      	movs	r2, #2
 8009fcc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009fce:	e18c      	b.n	800a2ea <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009fd0:	7bbb      	ldrb	r3, [r7, #14]
 8009fd2:	2b03      	cmp	r3, #3
 8009fd4:	f040 8189 	bne.w	800a2ea <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009fde:	3301      	adds	r3, #1
 8009fe0:	b2da      	uxtb	r2, r3
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009fee:	2b03      	cmp	r3, #3
 8009ff0:	d903      	bls.n	8009ffa <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	220d      	movs	r2, #13
 8009ff6:	701a      	strb	r2, [r3, #0]
      break;
 8009ff8:	e177      	b.n	800a2ea <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	795b      	ldrb	r3, [r3, #5]
 8009ffe:	4619      	mov	r1, r3
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f001 f8f1 	bl	800b1e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	791b      	ldrb	r3, [r3, #4]
 800a00a:	4619      	mov	r1, r3
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f001 f8eb 	bl	800b1e8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2200      	movs	r2, #0
 800a016:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	701a      	strb	r2, [r3, #0]
      break;
 800a01e:	e164      	b.n	800a2ea <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a020:	2101      	movs	r1, #1
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fb04 	bl	800a630 <USBH_SetAddress>
 800a028:	4603      	mov	r3, r0
 800a02a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a02c:	7bbb      	ldrb	r3, [r7, #14]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d132      	bne.n	800a098 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a032:	2002      	movs	r0, #2
 800a034:	f004 fb48 	bl	800e6c8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2201      	movs	r2, #1
 800a03c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2203      	movs	r2, #3
 800a044:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	7919      	ldrb	r1, [r3, #4]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a05a:	b292      	uxth	r2, r2
 800a05c:	9202      	str	r2, [sp, #8]
 800a05e:	2200      	movs	r2, #0
 800a060:	9201      	str	r2, [sp, #4]
 800a062:	9300      	str	r3, [sp, #0]
 800a064:	4603      	mov	r3, r0
 800a066:	2280      	movs	r2, #128	; 0x80
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f001 f86d 	bl	800b148 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	7959      	ldrb	r1, [r3, #5]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a082:	b292      	uxth	r2, r2
 800a084:	9202      	str	r2, [sp, #8]
 800a086:	2200      	movs	r2, #0
 800a088:	9201      	str	r2, [sp, #4]
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	4603      	mov	r3, r0
 800a08e:	2200      	movs	r2, #0
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f001 f859 	bl	800b148 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a096:	e12a      	b.n	800a2ee <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a098:	7bbb      	ldrb	r3, [r7, #14]
 800a09a:	2b03      	cmp	r3, #3
 800a09c:	f040 8127 	bne.w	800a2ee <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	220d      	movs	r2, #13
 800a0a4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	705a      	strb	r2, [r3, #1]
      break;
 800a0ac:	e11f      	b.n	800a2ee <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a0ae:	2109      	movs	r1, #9
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f000 fa39 	bl	800a528 <USBH_Get_CfgDesc>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a0ba:	7bbb      	ldrb	r3, [r7, #14]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d103      	bne.n	800a0c8 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2204      	movs	r2, #4
 800a0c4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a0c6:	e114      	b.n	800a2f2 <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0c8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ca:	2b03      	cmp	r3, #3
 800a0cc:	f040 8111 	bne.w	800a2f2 <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	b2da      	uxtb	r2, r3
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a0e6:	2b03      	cmp	r3, #3
 800a0e8:	d903      	bls.n	800a0f2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	220d      	movs	r2, #13
 800a0ee:	701a      	strb	r2, [r3, #0]
      break;
 800a0f0:	e0ff      	b.n	800a2f2 <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	795b      	ldrb	r3, [r3, #5]
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f001 f875 	bl	800b1e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	791b      	ldrb	r3, [r3, #4]
 800a102:	4619      	mov	r1, r3
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f001 f86f 	bl	800b1e8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2200      	movs	r2, #0
 800a10e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	701a      	strb	r2, [r3, #0]
      break;
 800a116:	e0ec      	b.n	800a2f2 <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a11e:	4619      	mov	r1, r3
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f000 fa01 	bl	800a528 <USBH_Get_CfgDesc>
 800a126:	4603      	mov	r3, r0
 800a128:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a12a:	7bbb      	ldrb	r3, [r7, #14]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d103      	bne.n	800a138 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2205      	movs	r2, #5
 800a134:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a136:	e0de      	b.n	800a2f6 <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a138:	7bbb      	ldrb	r3, [r7, #14]
 800a13a:	2b03      	cmp	r3, #3
 800a13c:	f040 80db 	bne.w	800a2f6 <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a146:	3301      	adds	r3, #1
 800a148:	b2da      	uxtb	r2, r3
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a156:	2b03      	cmp	r3, #3
 800a158:	d903      	bls.n	800a162 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	220d      	movs	r2, #13
 800a15e:	701a      	strb	r2, [r3, #0]
      break;
 800a160:	e0c9      	b.n	800a2f6 <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	795b      	ldrb	r3, [r3, #5]
 800a166:	4619      	mov	r1, r3
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f001 f83d 	bl	800b1e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	791b      	ldrb	r3, [r3, #4]
 800a172:	4619      	mov	r1, r3
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f001 f837 	bl	800b1e8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	701a      	strb	r2, [r3, #0]
      break;
 800a186:	e0b6      	b.n	800a2f6 <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d036      	beq.n	800a200 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a19e:	23ff      	movs	r3, #255	; 0xff
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 f9e5 	bl	800a570 <USBH_Get_StringDesc>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a1aa:	7bbb      	ldrb	r3, [r7, #14]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d111      	bne.n	800a1d4 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2206      	movs	r2, #6
 800a1b4:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2205      	movs	r2, #5
 800a1ba:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f001 f9fb 	bl	800b5c8 <osMessageQueuePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a1d2:	e092      	b.n	800a2fa <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a1d4:	7bbb      	ldrb	r3, [r7, #14]
 800a1d6:	2b03      	cmp	r3, #3
 800a1d8:	f040 808f 	bne.w	800a2fa <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2206      	movs	r2, #6
 800a1e0:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2205      	movs	r2, #5
 800a1e6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	f001 f9e5 	bl	800b5c8 <osMessageQueuePut>
      break;
 800a1fe:	e07c      	b.n	800a2fa <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2206      	movs	r2, #6
 800a204:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2205      	movs	r2, #5
 800a20a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a21a:	2300      	movs	r3, #0
 800a21c:	2200      	movs	r2, #0
 800a21e:	f001 f9d3 	bl	800b5c8 <osMessageQueuePut>
      break;
 800a222:	e06a      	b.n	800a2fa <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d027      	beq.n	800a27e <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a23a:	23ff      	movs	r3, #255	; 0xff
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 f997 	bl	800a570 <USBH_Get_StringDesc>
 800a242:	4603      	mov	r3, r0
 800a244:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a246:	7bbb      	ldrb	r3, [r7, #14]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d103      	bne.n	800a254 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2207      	movs	r2, #7
 800a250:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800a252:	e054      	b.n	800a2fe <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a254:	7bbb      	ldrb	r3, [r7, #14]
 800a256:	2b03      	cmp	r3, #3
 800a258:	d151      	bne.n	800a2fe <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2207      	movs	r2, #7
 800a25e:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2205      	movs	r2, #5
 800a264:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a274:	2300      	movs	r3, #0
 800a276:	2200      	movs	r2, #0
 800a278:	f001 f9a6 	bl	800b5c8 <osMessageQueuePut>
      break;
 800a27c:	e03f      	b.n	800a2fe <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2207      	movs	r2, #7
 800a282:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2205      	movs	r2, #5
 800a288:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a298:	2300      	movs	r3, #0
 800a29a:	2200      	movs	r2, #0
 800a29c:	f001 f994 	bl	800b5c8 <osMessageQueuePut>
      break;
 800a2a0:	e02d      	b.n	800a2fe <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d017      	beq.n	800a2dc <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a2b8:	23ff      	movs	r3, #255	; 0xff
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 f958 	bl	800a570 <USBH_Get_StringDesc>
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a2c4:	7bbb      	ldrb	r3, [r7, #14]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d102      	bne.n	800a2d0 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a2ce:	e018      	b.n	800a302 <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2d0:	7bbb      	ldrb	r3, [r7, #14]
 800a2d2:	2b03      	cmp	r3, #3
 800a2d4:	d115      	bne.n	800a302 <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	73fb      	strb	r3, [r7, #15]
      break;
 800a2da:	e012      	b.n	800a302 <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	73fb      	strb	r3, [r7, #15]
      break;
 800a2e0:	e00f      	b.n	800a302 <USBH_HandleEnum+0x44a>

    default:
      break;
 800a2e2:	bf00      	nop
 800a2e4:	e00e      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a2e6:	bf00      	nop
 800a2e8:	e00c      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a2ea:	bf00      	nop
 800a2ec:	e00a      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a2ee:	bf00      	nop
 800a2f0:	e008      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a2f2:	bf00      	nop
 800a2f4:	e006      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a2f6:	bf00      	nop
 800a2f8:	e004      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a2fa:	bf00      	nop
 800a2fc:	e002      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a2fe:	bf00      	nop
 800a300:	e000      	b.n	800a304 <USBH_HandleEnum+0x44c>
      break;
 800a302:	bf00      	nop
  }
  return Status;
 800a304:	7bfb      	ldrb	r3, [r7, #15]
}
 800a306:	4618      	mov	r0, r3
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop

0800a310 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	683a      	ldr	r2, [r7, #0]
 800a31e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800a322:	bf00      	nop
 800a324:	370c      	adds	r7, #12
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr

0800a32e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b082      	sub	sp, #8
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a33c:	1c5a      	adds	r2, r3, #1
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 f804 	bl	800a352 <USBH_HandleSof>
}
 800a34a:	bf00      	nop
 800a34c:	3708      	adds	r7, #8
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b082      	sub	sp, #8
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	781b      	ldrb	r3, [r3, #0]
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	2b0b      	cmp	r3, #11
 800a362:	d10a      	bne.n	800a37a <USBH_HandleSof+0x28>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d005      	beq.n	800a37a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a374:	699b      	ldr	r3, [r3, #24]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	4798      	blx	r3
  }
}
 800a37a:	bf00      	nop
 800a37c:	3708      	adds	r7, #8
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}

0800a382 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a382:	b580      	push	{r7, lr}
 800a384:	b082      	sub	sp, #8
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2201      	movs	r2, #1
 800a396:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f001 f90d 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif

  return;
 800a3ae:	bf00      	nop
}
 800a3b0:	3708      	adds	r7, #8
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}

0800a3b6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a3b6:	b480      	push	{r7}
 800a3b8:	b083      	sub	sp, #12
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a3c6:	bf00      	nop
}
 800a3c8:	370c      	adds	r7, #12
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr

0800a3d2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a3d2:	b580      	push	{r7, lr}
 800a3d4:	b082      	sub	sp, #8
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2201      	movs	r2, #1
 800a3de:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a406:	2300      	movs	r3, #0
 800a408:	2200      	movs	r2, #0
 800a40a:	f001 f8dd 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800a40e:	2300      	movs	r3, #0
}
 800a410:	4618      	mov	r0, r3
 800a412:	3708      	adds	r7, #8
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2201      	movs	r2, #1
 800a424:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2200      	movs	r2, #0
 800a42c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2200      	movs	r2, #0
 800a434:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f003 fffc 	bl	800e436 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	791b      	ldrb	r3, [r3, #4]
 800a442:	4619      	mov	r1, r3
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 fecf 	bl	800b1e8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	795b      	ldrb	r3, [r3, #5]
 800a44e:	4619      	mov	r1, r3
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 fec9 	bl	800b1e8 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2201      	movs	r2, #1
 800a45a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a46a:	2300      	movs	r3, #0
 800a46c:	2200      	movs	r2, #0
 800a46e:	f001 f8ab 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800a472:	2300      	movs	r3, #0
}
 800a474:	4618      	mov	r0, r3
 800a476:	3708      	adds	r7, #8
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800a490:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a494:	2200      	movs	r2, #0
 800a496:	f001 f8f7 	bl	800b688 <osMessageQueueGet>
 800a49a:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d1f0      	bne.n	800a484 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f7ff faa6 	bl	80099f4 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800a4a8:	e7ec      	b.n	800a484 <USBH_Process_OS+0x8>

0800a4aa <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b082      	sub	sp, #8
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	f001 f87d 	bl	800b5c8 <osMessageQueuePut>
#endif

  return USBH_OK;
 800a4ce:	2300      	movs	r3, #0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3708      	adds	r7, #8
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}

0800a4d8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b086      	sub	sp, #24
 800a4dc:	af02      	add	r7, sp, #8
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a4ea:	78fb      	ldrb	r3, [r7, #3]
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	9300      	str	r3, [sp, #0]
 800a4f0:	4613      	mov	r3, r2
 800a4f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f000 f864 	bl	800a5c6 <USBH_GetDescriptor>
 800a4fe:	4603      	mov	r3, r0
 800a500:	73fb      	strb	r3, [r7, #15]
 800a502:	7bfb      	ldrb	r3, [r7, #15]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d10a      	bne.n	800a51e <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a514:	78fa      	ldrb	r2, [r7, #3]
 800a516:	b292      	uxth	r2, r2
 800a518:	4619      	mov	r1, r3
 800a51a:	f000 f918 	bl	800a74e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800a51e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a520:	4618      	mov	r0, r3
 800a522:	3710      	adds	r7, #16
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b086      	sub	sp, #24
 800a52c:	af02      	add	r7, sp, #8
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	460b      	mov	r3, r1
 800a532:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	331c      	adds	r3, #28
 800a538:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a53a:	887b      	ldrh	r3, [r7, #2]
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a544:	2100      	movs	r1, #0
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f000 f83d 	bl	800a5c6 <USBH_GetDescriptor>
 800a54c:	4603      	mov	r3, r0
 800a54e:	72fb      	strb	r3, [r7, #11]
 800a550:	7afb      	ldrb	r3, [r7, #11]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d107      	bne.n	800a566 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a55c:	887a      	ldrh	r2, [r7, #2]
 800a55e:	68f9      	ldr	r1, [r7, #12]
 800a560:	4618      	mov	r0, r3
 800a562:	f000 f964 	bl	800a82e <USBH_ParseCfgDesc>
  }

  return status;
 800a566:	7afb      	ldrb	r3, [r7, #11]
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3710      	adds	r7, #16
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b088      	sub	sp, #32
 800a574:	af02      	add	r7, sp, #8
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	607a      	str	r2, [r7, #4]
 800a57a:	461a      	mov	r2, r3
 800a57c:	460b      	mov	r3, r1
 800a57e:	72fb      	strb	r3, [r7, #11]
 800a580:	4613      	mov	r3, r2
 800a582:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800a584:	7afb      	ldrb	r3, [r7, #11]
 800a586:	b29b      	uxth	r3, r3
 800a588:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a58c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800a594:	893b      	ldrh	r3, [r7, #8]
 800a596:	9300      	str	r3, [sp, #0]
 800a598:	460b      	mov	r3, r1
 800a59a:	2100      	movs	r1, #0
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	f000 f812 	bl	800a5c6 <USBH_GetDescriptor>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	75fb      	strb	r3, [r7, #23]
 800a5a6:	7dfb      	ldrb	r3, [r7, #23]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d107      	bne.n	800a5bc <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a5b2:	893a      	ldrh	r2, [r7, #8]
 800a5b4:	6879      	ldr	r1, [r7, #4]
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f000 fa37 	bl	800aa2a <USBH_ParseStringDesc>
  }

  return status;
 800a5bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3718      	adds	r7, #24
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}

0800a5c6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800a5c6:	b580      	push	{r7, lr}
 800a5c8:	b084      	sub	sp, #16
 800a5ca:	af00      	add	r7, sp, #0
 800a5cc:	60f8      	str	r0, [r7, #12]
 800a5ce:	607b      	str	r3, [r7, #4]
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	72fb      	strb	r3, [r7, #11]
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	789b      	ldrb	r3, [r3, #2]
 800a5dc:	2b01      	cmp	r3, #1
 800a5de:	d11c      	bne.n	800a61a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a5e0:	7afb      	ldrb	r3, [r7, #11]
 800a5e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2206      	movs	r2, #6
 800a5f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	893a      	ldrh	r2, [r7, #8]
 800a5f6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a5f8:	893b      	ldrh	r3, [r7, #8]
 800a5fa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a5fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a602:	d104      	bne.n	800a60e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f240 4209 	movw	r2, #1033	; 0x409
 800a60a:	829a      	strh	r2, [r3, #20]
 800a60c:	e002      	b.n	800a614 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	8b3a      	ldrh	r2, [r7, #24]
 800a618:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a61a:	8b3b      	ldrh	r3, [r7, #24]
 800a61c:	461a      	mov	r2, r3
 800a61e:	6879      	ldr	r1, [r7, #4]
 800a620:	68f8      	ldr	r0, [r7, #12]
 800a622:	f000 fa50 	bl	800aac6 <USBH_CtlReq>
 800a626:	4603      	mov	r3, r0
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3710      	adds	r7, #16
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b082      	sub	sp, #8
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	460b      	mov	r3, r1
 800a63a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	789b      	ldrb	r3, [r3, #2]
 800a640:	2b01      	cmp	r3, #1
 800a642:	d10f      	bne.n	800a664 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2205      	movs	r2, #5
 800a64e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a650:	78fb      	ldrb	r3, [r7, #3]
 800a652:	b29a      	uxth	r2, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a664:	2200      	movs	r2, #0
 800a666:	2100      	movs	r1, #0
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f000 fa2c 	bl	800aac6 <USBH_CtlReq>
 800a66e:	4603      	mov	r3, r0
}
 800a670:	4618      	mov	r0, r3
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	460b      	mov	r3, r1
 800a682:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	789b      	ldrb	r3, [r3, #2]
 800a688:	2b01      	cmp	r3, #1
 800a68a:	d10e      	bne.n	800a6aa <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2200      	movs	r2, #0
 800a690:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2209      	movs	r2, #9
 800a696:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	887a      	ldrh	r2, [r7, #2]
 800a69c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	2100      	movs	r1, #0
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f000 fa09 	bl	800aac6 <USBH_CtlReq>
 800a6b4:	4603      	mov	r3, r0
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}

0800a6be <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b082      	sub	sp, #8
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	789b      	ldrb	r3, [r3, #2]
 800a6ce:	2b01      	cmp	r3, #1
 800a6d0:	d10f      	bne.n	800a6f2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2203      	movs	r2, #3
 800a6dc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a6de:	78fb      	ldrb	r3, [r7, #3]
 800a6e0:	b29a      	uxth	r2, r3
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	2100      	movs	r1, #0
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 f9e5 	bl	800aac6 <USBH_CtlReq>
 800a6fc:	4603      	mov	r3, r0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3708      	adds	r7, #8
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}

0800a706 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a706:	b580      	push	{r7, lr}
 800a708:	b082      	sub	sp, #8
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	6078      	str	r0, [r7, #4]
 800a70e:	460b      	mov	r3, r1
 800a710:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	789b      	ldrb	r3, [r3, #2]
 800a716:	2b01      	cmp	r3, #1
 800a718:	d10f      	bne.n	800a73a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2202      	movs	r2, #2
 800a71e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2201      	movs	r2, #1
 800a724:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2200      	movs	r2, #0
 800a72a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a72c:	78fb      	ldrb	r3, [r7, #3]
 800a72e:	b29a      	uxth	r2, r3
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800a73a:	2200      	movs	r2, #0
 800a73c:	2100      	movs	r1, #0
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 f9c1 	bl	800aac6 <USBH_CtlReq>
 800a744:	4603      	mov	r3, r0
}
 800a746:	4618      	mov	r0, r3
 800a748:	3708      	adds	r7, #8
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}

0800a74e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a74e:	b480      	push	{r7}
 800a750:	b085      	sub	sp, #20
 800a752:	af00      	add	r7, sp, #0
 800a754:	60f8      	str	r0, [r7, #12]
 800a756:	60b9      	str	r1, [r7, #8]
 800a758:	4613      	mov	r3, r2
 800a75a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	781a      	ldrb	r2, [r3, #0]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	785a      	ldrb	r2, [r3, #1]
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	3302      	adds	r3, #2
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	b29a      	uxth	r2, r3
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	3303      	adds	r3, #3
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	021b      	lsls	r3, r3, #8
 800a77e:	b29b      	uxth	r3, r3
 800a780:	4313      	orrs	r3, r2
 800a782:	b29a      	uxth	r2, r3
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	791a      	ldrb	r2, [r3, #4]
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	795a      	ldrb	r2, [r3, #5]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	799a      	ldrb	r2, [r3, #6]
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	79da      	ldrb	r2, [r3, #7]
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800a7a8:	88fb      	ldrh	r3, [r7, #6]
 800a7aa:	2b08      	cmp	r3, #8
 800a7ac:	d939      	bls.n	800a822 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	3308      	adds	r3, #8
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	b29a      	uxth	r2, r3
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	3309      	adds	r3, #9
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	021b      	lsls	r3, r3, #8
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	330a      	adds	r3, #10
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	b29a      	uxth	r2, r3
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	330b      	adds	r3, #11
 800a7d6:	781b      	ldrb	r3, [r3, #0]
 800a7d8:	b29b      	uxth	r3, r3
 800a7da:	021b      	lsls	r3, r3, #8
 800a7dc:	b29b      	uxth	r3, r3
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	b29a      	uxth	r2, r3
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	330c      	adds	r3, #12
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	b29a      	uxth	r2, r3
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	330d      	adds	r3, #13
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	021b      	lsls	r3, r3, #8
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	b29a      	uxth	r2, r3
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	7b9a      	ldrb	r2, [r3, #14]
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	7bda      	ldrb	r2, [r3, #15]
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	7c1a      	ldrb	r2, [r3, #16]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	7c5a      	ldrb	r2, [r3, #17]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	745a      	strb	r2, [r3, #17]
  }
}
 800a822:	bf00      	nop
 800a824:	3714      	adds	r7, #20
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr

0800a82e <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800a82e:	b580      	push	{r7, lr}
 800a830:	b08a      	sub	sp, #40	; 0x28
 800a832:	af00      	add	r7, sp, #0
 800a834:	60f8      	str	r0, [r7, #12]
 800a836:	60b9      	str	r1, [r7, #8]
 800a838:	4613      	mov	r3, r2
 800a83a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a840:	2300      	movs	r3, #0
 800a842:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800a846:	2300      	movs	r3, #0
 800a848:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	781a      	ldrb	r2, [r3, #0]
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	785a      	ldrb	r2, [r3, #1]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	3302      	adds	r3, #2
 800a864:	781b      	ldrb	r3, [r3, #0]
 800a866:	b29a      	uxth	r2, r3
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	3303      	adds	r3, #3
 800a86c:	781b      	ldrb	r3, [r3, #0]
 800a86e:	b29b      	uxth	r3, r3
 800a870:	021b      	lsls	r3, r3, #8
 800a872:	b29b      	uxth	r3, r3
 800a874:	4313      	orrs	r3, r2
 800a876:	b29a      	uxth	r2, r3
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	791a      	ldrb	r2, [r3, #4]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	795a      	ldrb	r2, [r3, #5]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	799a      	ldrb	r2, [r3, #6]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	79da      	ldrb	r2, [r3, #7]
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	7a1a      	ldrb	r2, [r3, #8]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a8a4:	88fb      	ldrh	r3, [r7, #6]
 800a8a6:	2b09      	cmp	r3, #9
 800a8a8:	d95f      	bls.n	800a96a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800a8aa:	2309      	movs	r3, #9
 800a8ac:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a8b2:	e051      	b.n	800a958 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a8b4:	f107 0316 	add.w	r3, r7, #22
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a8bc:	f000 f8e8 	bl	800aa90 <USBH_GetNextDesc>
 800a8c0:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800a8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c4:	785b      	ldrb	r3, [r3, #1]
 800a8c6:	2b04      	cmp	r3, #4
 800a8c8:	d146      	bne.n	800a958 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800a8ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a8ce:	221a      	movs	r2, #26
 800a8d0:	fb02 f303 	mul.w	r3, r2, r3
 800a8d4:	3308      	adds	r3, #8
 800a8d6:	68fa      	ldr	r2, [r7, #12]
 800a8d8:	4413      	add	r3, r2
 800a8da:	3302      	adds	r3, #2
 800a8dc:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a8de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a8e0:	69f8      	ldr	r0, [r7, #28]
 800a8e2:	f000 f846 	bl	800a972 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a8f0:	e022      	b.n	800a938 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a8f2:	f107 0316 	add.w	r3, r7, #22
 800a8f6:	4619      	mov	r1, r3
 800a8f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a8fa:	f000 f8c9 	bl	800aa90 <USBH_GetNextDesc>
 800a8fe:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a902:	785b      	ldrb	r3, [r3, #1]
 800a904:	2b05      	cmp	r3, #5
 800a906:	d117      	bne.n	800a938 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a908:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a90c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a910:	3201      	adds	r2, #1
 800a912:	00d2      	lsls	r2, r2, #3
 800a914:	211a      	movs	r1, #26
 800a916:	fb01 f303 	mul.w	r3, r1, r3
 800a91a:	4413      	add	r3, r2
 800a91c:	3308      	adds	r3, #8
 800a91e:	68fa      	ldr	r2, [r7, #12]
 800a920:	4413      	add	r3, r2
 800a922:	3304      	adds	r3, #4
 800a924:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800a926:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a928:	69b8      	ldr	r0, [r7, #24]
 800a92a:	f000 f851 	bl	800a9d0 <USBH_ParseEPDesc>
            ep_ix++;
 800a92e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a932:	3301      	adds	r3, #1
 800a934:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	791b      	ldrb	r3, [r3, #4]
 800a93c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a940:	429a      	cmp	r2, r3
 800a942:	d204      	bcs.n	800a94e <USBH_ParseCfgDesc+0x120>
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	885a      	ldrh	r2, [r3, #2]
 800a948:	8afb      	ldrh	r3, [r7, #22]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d8d1      	bhi.n	800a8f2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a94e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a952:	3301      	adds	r3, #1
 800a954:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a958:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a95c:	2b01      	cmp	r3, #1
 800a95e:	d804      	bhi.n	800a96a <USBH_ParseCfgDesc+0x13c>
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	885a      	ldrh	r2, [r3, #2]
 800a964:	8afb      	ldrh	r3, [r7, #22]
 800a966:	429a      	cmp	r2, r3
 800a968:	d8a4      	bhi.n	800a8b4 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a96a:	bf00      	nop
 800a96c:	3728      	adds	r7, #40	; 0x28
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}

0800a972 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a972:	b480      	push	{r7}
 800a974:	b083      	sub	sp, #12
 800a976:	af00      	add	r7, sp, #0
 800a978:	6078      	str	r0, [r7, #4]
 800a97a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	781a      	ldrb	r2, [r3, #0]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	785a      	ldrb	r2, [r3, #1]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	789a      	ldrb	r2, [r3, #2]
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	78da      	ldrb	r2, [r3, #3]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	791a      	ldrb	r2, [r3, #4]
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	795a      	ldrb	r2, [r3, #5]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	799a      	ldrb	r2, [r3, #6]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	79da      	ldrb	r2, [r3, #7]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	7a1a      	ldrb	r2, [r3, #8]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	721a      	strb	r2, [r3, #8]
}
 800a9c4:	bf00      	nop
 800a9c6:	370c      	adds	r7, #12
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b083      	sub	sp, #12
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
 800a9d8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	781a      	ldrb	r2, [r3, #0]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	785a      	ldrb	r2, [r3, #1]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	789a      	ldrb	r2, [r3, #2]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	78da      	ldrb	r2, [r3, #3]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	3304      	adds	r3, #4
 800a9fe:	781b      	ldrb	r3, [r3, #0]
 800aa00:	b29a      	uxth	r2, r3
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	3305      	adds	r3, #5
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	021b      	lsls	r3, r3, #8
 800aa0c:	b29b      	uxth	r3, r3
 800aa0e:	4313      	orrs	r3, r2
 800aa10:	b29a      	uxth	r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	799a      	ldrb	r2, [r3, #6]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	719a      	strb	r2, [r3, #6]
}
 800aa1e:	bf00      	nop
 800aa20:	370c      	adds	r7, #12
 800aa22:	46bd      	mov	sp, r7
 800aa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa28:	4770      	bx	lr

0800aa2a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800aa2a:	b480      	push	{r7}
 800aa2c:	b087      	sub	sp, #28
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	60f8      	str	r0, [r7, #12]
 800aa32:	60b9      	str	r1, [r7, #8]
 800aa34:	4613      	mov	r3, r2
 800aa36:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	3301      	adds	r3, #1
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	2b03      	cmp	r3, #3
 800aa40:	d120      	bne.n	800aa84 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	1e9a      	subs	r2, r3, #2
 800aa48:	88fb      	ldrh	r3, [r7, #6]
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	bf28      	it	cs
 800aa4e:	4613      	movcs	r3, r2
 800aa50:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	3302      	adds	r3, #2
 800aa56:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800aa58:	2300      	movs	r3, #0
 800aa5a:	82fb      	strh	r3, [r7, #22]
 800aa5c:	e00b      	b.n	800aa76 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800aa5e:	8afb      	ldrh	r3, [r7, #22]
 800aa60:	68fa      	ldr	r2, [r7, #12]
 800aa62:	4413      	add	r3, r2
 800aa64:	781a      	ldrb	r2, [r3, #0]
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	701a      	strb	r2, [r3, #0]
      pdest++;
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800aa70:	8afb      	ldrh	r3, [r7, #22]
 800aa72:	3302      	adds	r3, #2
 800aa74:	82fb      	strh	r3, [r7, #22]
 800aa76:	8afa      	ldrh	r2, [r7, #22]
 800aa78:	8abb      	ldrh	r3, [r7, #20]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d3ef      	bcc.n	800aa5e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	2200      	movs	r2, #0
 800aa82:	701a      	strb	r2, [r3, #0]
  }
}
 800aa84:	bf00      	nop
 800aa86:	371c      	adds	r7, #28
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr

0800aa90 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800aa90:	b480      	push	{r7}
 800aa92:	b085      	sub	sp, #20
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	881a      	ldrh	r2, [r3, #0]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	b29b      	uxth	r3, r3
 800aaa4:	4413      	add	r3, r2
 800aaa6:	b29a      	uxth	r2, r3
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	4413      	add	r3, r2
 800aab6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aab8:	68fb      	ldr	r3, [r7, #12]
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3714      	adds	r7, #20
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr

0800aac6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b086      	sub	sp, #24
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	60f8      	str	r0, [r7, #12]
 800aace:	60b9      	str	r1, [r7, #8]
 800aad0:	4613      	mov	r3, r2
 800aad2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800aad4:	2301      	movs	r3, #1
 800aad6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	789b      	ldrb	r3, [r3, #2]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d002      	beq.n	800aae6 <USBH_CtlReq+0x20>
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	d01d      	beq.n	800ab20 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800aae4:	e043      	b.n	800ab6e <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	68ba      	ldr	r2, [r7, #8]
 800aaea:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	88fa      	ldrh	r2, [r7, #6]
 800aaf0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2202      	movs	r2, #2
 800aafc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800aafe:	2301      	movs	r3, #1
 800ab00:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2203      	movs	r2, #3
 800ab06:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ab16:	2300      	movs	r3, #0
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f000 fd55 	bl	800b5c8 <osMessageQueuePut>
      break;
 800ab1e:	e026      	b.n	800ab6e <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800ab20:	68f8      	ldr	r0, [r7, #12]
 800ab22:	f000 f829 	bl	800ab78 <USBH_HandleControl>
 800ab26:	4603      	mov	r3, r0
 800ab28:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800ab2a:	7dfb      	ldrb	r3, [r7, #23]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <USBH_CtlReq+0x70>
 800ab30:	7dfb      	ldrb	r3, [r7, #23]
 800ab32:	2b03      	cmp	r3, #3
 800ab34:	d106      	bne.n	800ab44 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2201      	movs	r2, #1
 800ab3a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	761a      	strb	r2, [r3, #24]
 800ab42:	e005      	b.n	800ab50 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 800ab44:	7dfb      	ldrb	r3, [r7, #23]
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	d102      	bne.n	800ab50 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2203      	movs	r2, #3
 800ab54:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ab64:	2300      	movs	r3, #0
 800ab66:	2200      	movs	r2, #0
 800ab68:	f000 fd2e 	bl	800b5c8 <osMessageQueuePut>
      break;
 800ab6c:	bf00      	nop
  }
  return status;
 800ab6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3718      	adds	r7, #24
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}

0800ab78 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b086      	sub	sp, #24
 800ab7c:	af02      	add	r7, sp, #8
 800ab7e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab80:	2301      	movs	r3, #1
 800ab82:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ab84:	2300      	movs	r3, #0
 800ab86:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	7e1b      	ldrb	r3, [r3, #24]
 800ab8c:	3b01      	subs	r3, #1
 800ab8e:	2b0a      	cmp	r3, #10
 800ab90:	f200 8229 	bhi.w	800afe6 <USBH_HandleControl+0x46e>
 800ab94:	a201      	add	r2, pc, #4	; (adr r2, 800ab9c <USBH_HandleControl+0x24>)
 800ab96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab9a:	bf00      	nop
 800ab9c:	0800abc9 	.word	0x0800abc9
 800aba0:	0800abe3 	.word	0x0800abe3
 800aba4:	0800ac85 	.word	0x0800ac85
 800aba8:	0800acab 	.word	0x0800acab
 800abac:	0800ad37 	.word	0x0800ad37
 800abb0:	0800ad61 	.word	0x0800ad61
 800abb4:	0800ae23 	.word	0x0800ae23
 800abb8:	0800ae45 	.word	0x0800ae45
 800abbc:	0800aed7 	.word	0x0800aed7
 800abc0:	0800aefd 	.word	0x0800aefd
 800abc4:	0800af8f 	.word	0x0800af8f
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f103 0110 	add.w	r1, r3, #16
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	795b      	ldrb	r3, [r3, #5]
 800abd2:	461a      	mov	r2, r3
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fa17 	bl	800b008 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2202      	movs	r2, #2
 800abde:	761a      	strb	r2, [r3, #24]
      break;
 800abe0:	e20c      	b.n	800affc <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	795b      	ldrb	r3, [r3, #5]
 800abe6:	4619      	mov	r1, r3
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f003 fd13 	bl	800e614 <USBH_LL_GetURBState>
 800abee:	4603      	mov	r3, r0
 800abf0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800abf2:	7bbb      	ldrb	r3, [r7, #14]
 800abf4:	2b01      	cmp	r3, #1
 800abf6:	d12c      	bne.n	800ac52 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	7c1b      	ldrb	r3, [r3, #16]
 800abfc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ac00:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	8adb      	ldrh	r3, [r3, #22]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00a      	beq.n	800ac20 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ac0a:	7b7b      	ldrb	r3, [r7, #13]
 800ac0c:	2b80      	cmp	r3, #128	; 0x80
 800ac0e:	d103      	bne.n	800ac18 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2203      	movs	r2, #3
 800ac14:	761a      	strb	r2, [r3, #24]
 800ac16:	e00d      	b.n	800ac34 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2205      	movs	r2, #5
 800ac1c:	761a      	strb	r2, [r3, #24]
 800ac1e:	e009      	b.n	800ac34 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800ac20:	7b7b      	ldrb	r3, [r7, #13]
 800ac22:	2b80      	cmp	r3, #128	; 0x80
 800ac24:	d103      	bne.n	800ac2e <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2209      	movs	r2, #9
 800ac2a:	761a      	strb	r2, [r3, #24]
 800ac2c:	e002      	b.n	800ac34 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2207      	movs	r2, #7
 800ac32:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2203      	movs	r2, #3
 800ac38:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ac48:	2300      	movs	r3, #0
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f000 fcbc 	bl	800b5c8 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ac50:	e1cb      	b.n	800afea <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ac52:	7bbb      	ldrb	r3, [r7, #14]
 800ac54:	2b04      	cmp	r3, #4
 800ac56:	d003      	beq.n	800ac60 <USBH_HandleControl+0xe8>
 800ac58:	7bbb      	ldrb	r3, [r7, #14]
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	f040 81c5 	bne.w	800afea <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	220b      	movs	r2, #11
 800ac64:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2203      	movs	r2, #3
 800ac6a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f000 fca3 	bl	800b5c8 <osMessageQueuePut>
      break;
 800ac82:	e1b2      	b.n	800afea <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ac8a:	b29a      	uxth	r2, r3
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6899      	ldr	r1, [r3, #8]
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	899a      	ldrh	r2, [r3, #12]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	791b      	ldrb	r3, [r3, #4]
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 f9f2 	bl	800b086 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2204      	movs	r2, #4
 800aca6:	761a      	strb	r2, [r3, #24]
      break;
 800aca8:	e1a8      	b.n	800affc <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	791b      	ldrb	r3, [r3, #4]
 800acae:	4619      	mov	r1, r3
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f003 fcaf 	bl	800e614 <USBH_LL_GetURBState>
 800acb6:	4603      	mov	r3, r0
 800acb8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800acba:	7bbb      	ldrb	r3, [r7, #14]
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d110      	bne.n	800ace2 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2209      	movs	r2, #9
 800acc4:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2203      	movs	r2, #3
 800acca:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800acda:	2300      	movs	r3, #0
 800acdc:	2200      	movs	r2, #0
 800acde:	f000 fc73 	bl	800b5c8 <osMessageQueuePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ace2:	7bbb      	ldrb	r3, [r7, #14]
 800ace4:	2b05      	cmp	r3, #5
 800ace6:	d110      	bne.n	800ad0a <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ace8:	2303      	movs	r3, #3
 800acea:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2203      	movs	r2, #3
 800acf0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ad00:	2300      	movs	r3, #0
 800ad02:	2200      	movs	r2, #0
 800ad04:	f000 fc60 	bl	800b5c8 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ad08:	e171      	b.n	800afee <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 800ad0a:	7bbb      	ldrb	r3, [r7, #14]
 800ad0c:	2b04      	cmp	r3, #4
 800ad0e:	f040 816e 	bne.w	800afee <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	220b      	movs	r2, #11
 800ad16:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2203      	movs	r2, #3
 800ad1c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	2200      	movs	r2, #0
 800ad30:	f000 fc4a 	bl	800b5c8 <osMessageQueuePut>
      break;
 800ad34:	e15b      	b.n	800afee <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6899      	ldr	r1, [r3, #8]
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	899a      	ldrh	r2, [r3, #12]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	795b      	ldrb	r3, [r3, #5]
 800ad42:	2001      	movs	r0, #1
 800ad44:	9000      	str	r0, [sp, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 f978 	bl	800b03c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ad52:	b29a      	uxth	r2, r3
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2206      	movs	r2, #6
 800ad5c:	761a      	strb	r2, [r3, #24]
      break;
 800ad5e:	e14d      	b.n	800affc <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	795b      	ldrb	r3, [r3, #5]
 800ad64:	4619      	mov	r1, r3
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f003 fc54 	bl	800e614 <USBH_LL_GetURBState>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ad70:	7bbb      	ldrb	r3, [r7, #14]
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d111      	bne.n	800ad9a <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2207      	movs	r2, #7
 800ad7a:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2203      	movs	r2, #3
 800ad80:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ad90:	2300      	movs	r3, #0
 800ad92:	2200      	movs	r2, #0
 800ad94:	f000 fc18 	bl	800b5c8 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ad98:	e12b      	b.n	800aff2 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 800ad9a:	7bbb      	ldrb	r3, [r7, #14]
 800ad9c:	2b05      	cmp	r3, #5
 800ad9e:	d113      	bne.n	800adc8 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	220c      	movs	r2, #12
 800ada4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800ada6:	2303      	movs	r3, #3
 800ada8:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2203      	movs	r2, #3
 800adae:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800adbe:	2300      	movs	r3, #0
 800adc0:	2200      	movs	r2, #0
 800adc2:	f000 fc01 	bl	800b5c8 <osMessageQueuePut>
      break;
 800adc6:	e114      	b.n	800aff2 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 800adc8:	7bbb      	ldrb	r3, [r7, #14]
 800adca:	2b02      	cmp	r3, #2
 800adcc:	d111      	bne.n	800adf2 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2205      	movs	r2, #5
 800add2:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2203      	movs	r2, #3
 800add8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ade8:	2300      	movs	r3, #0
 800adea:	2200      	movs	r2, #0
 800adec:	f000 fbec 	bl	800b5c8 <osMessageQueuePut>
      break;
 800adf0:	e0ff      	b.n	800aff2 <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800adf2:	7bbb      	ldrb	r3, [r7, #14]
 800adf4:	2b04      	cmp	r3, #4
 800adf6:	f040 80fc 	bne.w	800aff2 <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	220b      	movs	r2, #11
 800adfe:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ae00:	2302      	movs	r3, #2
 800ae02:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2203      	movs	r2, #3
 800ae08:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ae18:	2300      	movs	r3, #0
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	f000 fbd4 	bl	800b5c8 <osMessageQueuePut>
      break;
 800ae20:	e0e7      	b.n	800aff2 <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	791b      	ldrb	r3, [r3, #4]
 800ae26:	2200      	movs	r2, #0
 800ae28:	2100      	movs	r1, #0
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 f92b 	bl	800b086 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ae36:	b29a      	uxth	r2, r3
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2208      	movs	r2, #8
 800ae40:	761a      	strb	r2, [r3, #24]

      break;
 800ae42:	e0db      	b.n	800affc <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	791b      	ldrb	r3, [r3, #4]
 800ae48:	4619      	mov	r1, r3
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f003 fbe2 	bl	800e614 <USBH_LL_GetURBState>
 800ae50:	4603      	mov	r3, r0
 800ae52:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ae54:	7bbb      	ldrb	r3, [r7, #14]
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	d113      	bne.n	800ae82 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	220d      	movs	r2, #13
 800ae5e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ae60:	2300      	movs	r3, #0
 800ae62:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2203      	movs	r2, #3
 800ae68:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800ae78:	2300      	movs	r3, #0
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f000 fba4 	bl	800b5c8 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ae80:	e0b9      	b.n	800aff6 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 800ae82:	7bbb      	ldrb	r3, [r7, #14]
 800ae84:	2b04      	cmp	r3, #4
 800ae86:	d111      	bne.n	800aeac <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	220b      	movs	r2, #11
 800ae8c:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2203      	movs	r2, #3
 800ae92:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800aea2:	2300      	movs	r3, #0
 800aea4:	2200      	movs	r2, #0
 800aea6:	f000 fb8f 	bl	800b5c8 <osMessageQueuePut>
      break;
 800aeaa:	e0a4      	b.n	800aff6 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 800aeac:	7bbb      	ldrb	r3, [r7, #14]
 800aeae:	2b05      	cmp	r3, #5
 800aeb0:	f040 80a1 	bne.w	800aff6 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 800aeb4:	2303      	movs	r3, #3
 800aeb6:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2203      	movs	r2, #3
 800aebc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800aecc:	2300      	movs	r3, #0
 800aece:	2200      	movs	r2, #0
 800aed0:	f000 fb7a 	bl	800b5c8 <osMessageQueuePut>
      break;
 800aed4:	e08f      	b.n	800aff6 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	795b      	ldrb	r3, [r3, #5]
 800aeda:	2201      	movs	r2, #1
 800aedc:	9200      	str	r2, [sp, #0]
 800aede:	2200      	movs	r2, #0
 800aee0:	2100      	movs	r1, #0
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 f8aa 	bl	800b03c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800aeee:	b29a      	uxth	r2, r3
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	220a      	movs	r2, #10
 800aef8:	761a      	strb	r2, [r3, #24]
      break;
 800aefa:	e07f      	b.n	800affc <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	795b      	ldrb	r3, [r3, #5]
 800af00:	4619      	mov	r1, r3
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f003 fb86 	bl	800e614 <USBH_LL_GetURBState>
 800af08:	4603      	mov	r3, r0
 800af0a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800af0c:	7bbb      	ldrb	r3, [r7, #14]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d113      	bne.n	800af3a <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 800af12:	2300      	movs	r3, #0
 800af14:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	220d      	movs	r2, #13
 800af1a:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2203      	movs	r2, #3
 800af20:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800af30:	2300      	movs	r3, #0
 800af32:	2200      	movs	r2, #0
 800af34:	f000 fb48 	bl	800b5c8 <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800af38:	e05f      	b.n	800affa <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 800af3a:	7bbb      	ldrb	r3, [r7, #14]
 800af3c:	2b02      	cmp	r3, #2
 800af3e:	d111      	bne.n	800af64 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2209      	movs	r2, #9
 800af44:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2203      	movs	r2, #3
 800af4a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800af5a:	2300      	movs	r3, #0
 800af5c:	2200      	movs	r2, #0
 800af5e:	f000 fb33 	bl	800b5c8 <osMessageQueuePut>
      break;
 800af62:	e04a      	b.n	800affa <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 800af64:	7bbb      	ldrb	r3, [r7, #14]
 800af66:	2b04      	cmp	r3, #4
 800af68:	d147      	bne.n	800affa <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	220b      	movs	r2, #11
 800af6e:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2203      	movs	r2, #3
 800af74:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800af84:	2300      	movs	r3, #0
 800af86:	2200      	movs	r2, #0
 800af88:	f000 fb1e 	bl	800b5c8 <osMessageQueuePut>
      break;
 800af8c:	e035      	b.n	800affa <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	7e5b      	ldrb	r3, [r3, #25]
 800af92:	3301      	adds	r3, #1
 800af94:	b2da      	uxtb	r2, r3
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	765a      	strb	r2, [r3, #25]
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	7e5b      	ldrb	r3, [r3, #25]
 800af9e:	2b02      	cmp	r3, #2
 800afa0:	d806      	bhi.n	800afb0 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2201      	movs	r2, #1
 800afa6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2201      	movs	r2, #1
 800afac:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800afae:	e025      	b.n	800affc <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800afb6:	2106      	movs	r1, #6
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2200      	movs	r2, #0
 800afc0:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	795b      	ldrb	r3, [r3, #5]
 800afc6:	4619      	mov	r1, r3
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 f90d 	bl	800b1e8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	791b      	ldrb	r3, [r3, #4]
 800afd2:	4619      	mov	r1, r3
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 f907 	bl	800b1e8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800afe0:	2302      	movs	r3, #2
 800afe2:	73fb      	strb	r3, [r7, #15]
      break;
 800afe4:	e00a      	b.n	800affc <USBH_HandleControl+0x484>

    default:
      break;
 800afe6:	bf00      	nop
 800afe8:	e008      	b.n	800affc <USBH_HandleControl+0x484>
      break;
 800afea:	bf00      	nop
 800afec:	e006      	b.n	800affc <USBH_HandleControl+0x484>
      break;
 800afee:	bf00      	nop
 800aff0:	e004      	b.n	800affc <USBH_HandleControl+0x484>
      break;
 800aff2:	bf00      	nop
 800aff4:	e002      	b.n	800affc <USBH_HandleControl+0x484>
      break;
 800aff6:	bf00      	nop
 800aff8:	e000      	b.n	800affc <USBH_HandleControl+0x484>
      break;
 800affa:	bf00      	nop
  }

  return status;
 800affc:	7bfb      	ldrb	r3, [r7, #15]
}
 800affe:	4618      	mov	r0, r3
 800b000:	3710      	adds	r7, #16
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop

0800b008 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b088      	sub	sp, #32
 800b00c:	af04      	add	r7, sp, #16
 800b00e:	60f8      	str	r0, [r7, #12]
 800b010:	60b9      	str	r1, [r7, #8]
 800b012:	4613      	mov	r3, r2
 800b014:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b016:	79f9      	ldrb	r1, [r7, #7]
 800b018:	2300      	movs	r3, #0
 800b01a:	9303      	str	r3, [sp, #12]
 800b01c:	2308      	movs	r3, #8
 800b01e:	9302      	str	r3, [sp, #8]
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	9301      	str	r3, [sp, #4]
 800b024:	2300      	movs	r3, #0
 800b026:	9300      	str	r3, [sp, #0]
 800b028:	2300      	movs	r3, #0
 800b02a:	2200      	movs	r2, #0
 800b02c:	68f8      	ldr	r0, [r7, #12]
 800b02e:	f003 fac0 	bl	800e5b2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800b032:	2300      	movs	r3, #0
}
 800b034:	4618      	mov	r0, r3
 800b036:	3710      	adds	r7, #16
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}

0800b03c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b088      	sub	sp, #32
 800b040:	af04      	add	r7, sp, #16
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	4611      	mov	r1, r2
 800b048:	461a      	mov	r2, r3
 800b04a:	460b      	mov	r3, r1
 800b04c:	80fb      	strh	r3, [r7, #6]
 800b04e:	4613      	mov	r3, r2
 800b050:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d001      	beq.n	800b060 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b05c:	2300      	movs	r3, #0
 800b05e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b060:	7979      	ldrb	r1, [r7, #5]
 800b062:	7e3b      	ldrb	r3, [r7, #24]
 800b064:	9303      	str	r3, [sp, #12]
 800b066:	88fb      	ldrh	r3, [r7, #6]
 800b068:	9302      	str	r3, [sp, #8]
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	9301      	str	r3, [sp, #4]
 800b06e:	2301      	movs	r3, #1
 800b070:	9300      	str	r3, [sp, #0]
 800b072:	2300      	movs	r3, #0
 800b074:	2200      	movs	r2, #0
 800b076:	68f8      	ldr	r0, [r7, #12]
 800b078:	f003 fa9b 	bl	800e5b2 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b07c:	2300      	movs	r3, #0
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3710      	adds	r7, #16
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}

0800b086 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b088      	sub	sp, #32
 800b08a:	af04      	add	r7, sp, #16
 800b08c:	60f8      	str	r0, [r7, #12]
 800b08e:	60b9      	str	r1, [r7, #8]
 800b090:	4611      	mov	r1, r2
 800b092:	461a      	mov	r2, r3
 800b094:	460b      	mov	r3, r1
 800b096:	80fb      	strh	r3, [r7, #6]
 800b098:	4613      	mov	r3, r2
 800b09a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b09c:	7979      	ldrb	r1, [r7, #5]
 800b09e:	2300      	movs	r3, #0
 800b0a0:	9303      	str	r3, [sp, #12]
 800b0a2:	88fb      	ldrh	r3, [r7, #6]
 800b0a4:	9302      	str	r3, [sp, #8]
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	9301      	str	r3, [sp, #4]
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	9300      	str	r3, [sp, #0]
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f003 fa7d 	bl	800e5b2 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b0b8:	2300      	movs	r3, #0

}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3710      	adds	r7, #16
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b088      	sub	sp, #32
 800b0c6:	af04      	add	r7, sp, #16
 800b0c8:	60f8      	str	r0, [r7, #12]
 800b0ca:	60b9      	str	r1, [r7, #8]
 800b0cc:	4611      	mov	r1, r2
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	80fb      	strh	r3, [r7, #6]
 800b0d4:	4613      	mov	r3, r2
 800b0d6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d001      	beq.n	800b0e6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b0e6:	7979      	ldrb	r1, [r7, #5]
 800b0e8:	7e3b      	ldrb	r3, [r7, #24]
 800b0ea:	9303      	str	r3, [sp, #12]
 800b0ec:	88fb      	ldrh	r3, [r7, #6]
 800b0ee:	9302      	str	r3, [sp, #8]
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	9301      	str	r3, [sp, #4]
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	9300      	str	r3, [sp, #0]
 800b0f8:	2302      	movs	r3, #2
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	68f8      	ldr	r0, [r7, #12]
 800b0fe:	f003 fa58 	bl	800e5b2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b102:	2300      	movs	r3, #0
}
 800b104:	4618      	mov	r0, r3
 800b106:	3710      	adds	r7, #16
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b088      	sub	sp, #32
 800b110:	af04      	add	r7, sp, #16
 800b112:	60f8      	str	r0, [r7, #12]
 800b114:	60b9      	str	r1, [r7, #8]
 800b116:	4611      	mov	r1, r2
 800b118:	461a      	mov	r2, r3
 800b11a:	460b      	mov	r3, r1
 800b11c:	80fb      	strh	r3, [r7, #6]
 800b11e:	4613      	mov	r3, r2
 800b120:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800b122:	7979      	ldrb	r1, [r7, #5]
 800b124:	2300      	movs	r3, #0
 800b126:	9303      	str	r3, [sp, #12]
 800b128:	88fb      	ldrh	r3, [r7, #6]
 800b12a:	9302      	str	r3, [sp, #8]
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	9301      	str	r3, [sp, #4]
 800b130:	2301      	movs	r3, #1
 800b132:	9300      	str	r3, [sp, #0]
 800b134:	2302      	movs	r3, #2
 800b136:	2201      	movs	r2, #1
 800b138:	68f8      	ldr	r0, [r7, #12]
 800b13a:	f003 fa3a 	bl	800e5b2 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800b13e:	2300      	movs	r3, #0
}
 800b140:	4618      	mov	r0, r3
 800b142:	3710      	adds	r7, #16
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b086      	sub	sp, #24
 800b14c:	af04      	add	r7, sp, #16
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	4608      	mov	r0, r1
 800b152:	4611      	mov	r1, r2
 800b154:	461a      	mov	r2, r3
 800b156:	4603      	mov	r3, r0
 800b158:	70fb      	strb	r3, [r7, #3]
 800b15a:	460b      	mov	r3, r1
 800b15c:	70bb      	strb	r3, [r7, #2]
 800b15e:	4613      	mov	r3, r2
 800b160:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b162:	7878      	ldrb	r0, [r7, #1]
 800b164:	78ba      	ldrb	r2, [r7, #2]
 800b166:	78f9      	ldrb	r1, [r7, #3]
 800b168:	8b3b      	ldrh	r3, [r7, #24]
 800b16a:	9302      	str	r3, [sp, #8]
 800b16c:	7d3b      	ldrb	r3, [r7, #20]
 800b16e:	9301      	str	r3, [sp, #4]
 800b170:	7c3b      	ldrb	r3, [r7, #16]
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	4603      	mov	r3, r0
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f003 f9cd 	bl	800e516 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b17c:	2300      	movs	r3, #0
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3708      	adds	r7, #8
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}

0800b186 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b186:	b580      	push	{r7, lr}
 800b188:	b082      	sub	sp, #8
 800b18a:	af00      	add	r7, sp, #0
 800b18c:	6078      	str	r0, [r7, #4]
 800b18e:	460b      	mov	r3, r1
 800b190:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800b192:	78fb      	ldrb	r3, [r7, #3]
 800b194:	4619      	mov	r1, r3
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f003 f9ec 	bl	800e574 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}

0800b1a6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b1a6:	b580      	push	{r7, lr}
 800b1a8:	b084      	sub	sp, #16
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
 800b1ae:	460b      	mov	r3, r1
 800b1b0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 f836 	bl	800b224 <USBH_GetFreePipe>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b1bc:	89fb      	ldrh	r3, [r7, #14]
 800b1be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d00a      	beq.n	800b1dc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800b1c6:	78fa      	ldrb	r2, [r7, #3]
 800b1c8:	89fb      	ldrh	r3, [r7, #14]
 800b1ca:	f003 030f 	and.w	r3, r3, #15
 800b1ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b1d2:	6879      	ldr	r1, [r7, #4]
 800b1d4:	33e0      	adds	r3, #224	; 0xe0
 800b1d6:	009b      	lsls	r3, r3, #2
 800b1d8:	440b      	add	r3, r1
 800b1da:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b1dc:	89fb      	ldrh	r3, [r7, #14]
 800b1de:	b2db      	uxtb	r3, r3
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3710      	adds	r7, #16
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}

0800b1e8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b083      	sub	sp, #12
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	460b      	mov	r3, r1
 800b1f2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800b1f4:	78fb      	ldrb	r3, [r7, #3]
 800b1f6:	2b0a      	cmp	r3, #10
 800b1f8:	d80d      	bhi.n	800b216 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b1fa:	78fb      	ldrb	r3, [r7, #3]
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	33e0      	adds	r3, #224	; 0xe0
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	4413      	add	r3, r2
 800b204:	685a      	ldr	r2, [r3, #4]
 800b206:	78fb      	ldrb	r3, [r7, #3]
 800b208:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b20c:	6879      	ldr	r1, [r7, #4]
 800b20e:	33e0      	adds	r3, #224	; 0xe0
 800b210:	009b      	lsls	r3, r3, #2
 800b212:	440b      	add	r3, r1
 800b214:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b216:	2300      	movs	r3, #0
}
 800b218:	4618      	mov	r0, r3
 800b21a:	370c      	adds	r7, #12
 800b21c:	46bd      	mov	sp, r7
 800b21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b222:	4770      	bx	lr

0800b224 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b224:	b480      	push	{r7}
 800b226:	b085      	sub	sp, #20
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b22c:	2300      	movs	r3, #0
 800b22e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800b230:	2300      	movs	r3, #0
 800b232:	73fb      	strb	r3, [r7, #15]
 800b234:	e00f      	b.n	800b256 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b236:	7bfb      	ldrb	r3, [r7, #15]
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	33e0      	adds	r3, #224	; 0xe0
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	4413      	add	r3, r2
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b246:	2b00      	cmp	r3, #0
 800b248:	d102      	bne.n	800b250 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b24a:	7bfb      	ldrb	r3, [r7, #15]
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	e007      	b.n	800b260 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800b250:	7bfb      	ldrb	r3, [r7, #15]
 800b252:	3301      	adds	r3, #1
 800b254:	73fb      	strb	r3, [r7, #15]
 800b256:	7bfb      	ldrb	r3, [r7, #15]
 800b258:	2b0a      	cmp	r3, #10
 800b25a:	d9ec      	bls.n	800b236 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b25c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b260:	4618      	mov	r0, r3
 800b262:	3714      	adds	r7, #20
 800b264:	46bd      	mov	sp, r7
 800b266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26a:	4770      	bx	lr

0800b26c <__NVIC_SetPriority>:
{
 800b26c:	b480      	push	{r7}
 800b26e:	b083      	sub	sp, #12
 800b270:	af00      	add	r7, sp, #0
 800b272:	4603      	mov	r3, r0
 800b274:	6039      	str	r1, [r7, #0]
 800b276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	db0a      	blt.n	800b296 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	b2da      	uxtb	r2, r3
 800b284:	490c      	ldr	r1, [pc, #48]	; (800b2b8 <__NVIC_SetPriority+0x4c>)
 800b286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b28a:	0112      	lsls	r2, r2, #4
 800b28c:	b2d2      	uxtb	r2, r2
 800b28e:	440b      	add	r3, r1
 800b290:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b294:	e00a      	b.n	800b2ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	b2da      	uxtb	r2, r3
 800b29a:	4908      	ldr	r1, [pc, #32]	; (800b2bc <__NVIC_SetPriority+0x50>)
 800b29c:	79fb      	ldrb	r3, [r7, #7]
 800b29e:	f003 030f 	and.w	r3, r3, #15
 800b2a2:	3b04      	subs	r3, #4
 800b2a4:	0112      	lsls	r2, r2, #4
 800b2a6:	b2d2      	uxtb	r2, r2
 800b2a8:	440b      	add	r3, r1
 800b2aa:	761a      	strb	r2, [r3, #24]
}
 800b2ac:	bf00      	nop
 800b2ae:	370c      	adds	r7, #12
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr
 800b2b8:	e000e100 	.word	0xe000e100
 800b2bc:	e000ed00 	.word	0xe000ed00

0800b2c0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b2c4:	4b05      	ldr	r3, [pc, #20]	; (800b2dc <SysTick_Handler+0x1c>)
 800b2c6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b2c8:	f001 fee8 	bl	800d09c <xTaskGetSchedulerState>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	d001      	beq.n	800b2d6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b2d2:	f002 fcd1 	bl	800dc78 <xPortSysTickHandler>
  }
}
 800b2d6:	bf00      	nop
 800b2d8:	bd80      	pop	{r7, pc}
 800b2da:	bf00      	nop
 800b2dc:	e000e010 	.word	0xe000e010

0800b2e0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	f06f 0004 	mvn.w	r0, #4
 800b2ea:	f7ff ffbf 	bl	800b26c <__NVIC_SetPriority>
#endif
}
 800b2ee:	bf00      	nop
 800b2f0:	bd80      	pop	{r7, pc}
	...

0800b2f4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2fa:	f3ef 8305 	mrs	r3, IPSR
 800b2fe:	603b      	str	r3, [r7, #0]
  return(result);
 800b300:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b302:	2b00      	cmp	r3, #0
 800b304:	d003      	beq.n	800b30e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b306:	f06f 0305 	mvn.w	r3, #5
 800b30a:	607b      	str	r3, [r7, #4]
 800b30c:	e00c      	b.n	800b328 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b30e:	4b0a      	ldr	r3, [pc, #40]	; (800b338 <osKernelInitialize+0x44>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d105      	bne.n	800b322 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b316:	4b08      	ldr	r3, [pc, #32]	; (800b338 <osKernelInitialize+0x44>)
 800b318:	2201      	movs	r2, #1
 800b31a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b31c:	2300      	movs	r3, #0
 800b31e:	607b      	str	r3, [r7, #4]
 800b320:	e002      	b.n	800b328 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b322:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b326:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b328:	687b      	ldr	r3, [r7, #4]
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	370c      	adds	r7, #12
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	200004c0 	.word	0x200004c0

0800b33c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b082      	sub	sp, #8
 800b340:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b342:	f3ef 8305 	mrs	r3, IPSR
 800b346:	603b      	str	r3, [r7, #0]
  return(result);
 800b348:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d003      	beq.n	800b356 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b34e:	f06f 0305 	mvn.w	r3, #5
 800b352:	607b      	str	r3, [r7, #4]
 800b354:	e010      	b.n	800b378 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b356:	4b0b      	ldr	r3, [pc, #44]	; (800b384 <osKernelStart+0x48>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d109      	bne.n	800b372 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b35e:	f7ff ffbf 	bl	800b2e0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b362:	4b08      	ldr	r3, [pc, #32]	; (800b384 <osKernelStart+0x48>)
 800b364:	2202      	movs	r2, #2
 800b366:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b368:	f001 fa50 	bl	800c80c <vTaskStartScheduler>
      stat = osOK;
 800b36c:	2300      	movs	r3, #0
 800b36e:	607b      	str	r3, [r7, #4]
 800b370:	e002      	b.n	800b378 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b372:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b376:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b378:	687b      	ldr	r3, [r7, #4]
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3708      	adds	r7, #8
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
 800b382:	bf00      	nop
 800b384:	200004c0 	.word	0x200004c0

0800b388 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b388:	b580      	push	{r7, lr}
 800b38a:	b08e      	sub	sp, #56	; 0x38
 800b38c:	af04      	add	r7, sp, #16
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b394:	2300      	movs	r3, #0
 800b396:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b398:	f3ef 8305 	mrs	r3, IPSR
 800b39c:	617b      	str	r3, [r7, #20]
  return(result);
 800b39e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d17e      	bne.n	800b4a2 <osThreadNew+0x11a>
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d07b      	beq.n	800b4a2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b3aa:	2380      	movs	r3, #128	; 0x80
 800b3ac:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b3ae:	2318      	movs	r3, #24
 800b3b0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b3b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b3ba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d045      	beq.n	800b44e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d002      	beq.n	800b3d0 <osThreadNew+0x48>
        name = attr->name;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	699b      	ldr	r3, [r3, #24]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d002      	beq.n	800b3de <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	699b      	ldr	r3, [r3, #24]
 800b3dc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b3de:	69fb      	ldr	r3, [r7, #28]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d008      	beq.n	800b3f6 <osThreadNew+0x6e>
 800b3e4:	69fb      	ldr	r3, [r7, #28]
 800b3e6:	2b38      	cmp	r3, #56	; 0x38
 800b3e8:	d805      	bhi.n	800b3f6 <osThreadNew+0x6e>
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	f003 0301 	and.w	r3, r3, #1
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d001      	beq.n	800b3fa <osThreadNew+0x72>
        return (NULL);
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	e054      	b.n	800b4a4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	695b      	ldr	r3, [r3, #20]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d003      	beq.n	800b40a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	695b      	ldr	r3, [r3, #20]
 800b406:	089b      	lsrs	r3, r3, #2
 800b408:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	689b      	ldr	r3, [r3, #8]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d00e      	beq.n	800b430 <osThreadNew+0xa8>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	68db      	ldr	r3, [r3, #12]
 800b416:	2b5b      	cmp	r3, #91	; 0x5b
 800b418:	d90a      	bls.n	800b430 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d006      	beq.n	800b430 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	695b      	ldr	r3, [r3, #20]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d002      	beq.n	800b430 <osThreadNew+0xa8>
        mem = 1;
 800b42a:	2301      	movs	r3, #1
 800b42c:	61bb      	str	r3, [r7, #24]
 800b42e:	e010      	b.n	800b452 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	689b      	ldr	r3, [r3, #8]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d10c      	bne.n	800b452 <osThreadNew+0xca>
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	68db      	ldr	r3, [r3, #12]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d108      	bne.n	800b452 <osThreadNew+0xca>
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	691b      	ldr	r3, [r3, #16]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d104      	bne.n	800b452 <osThreadNew+0xca>
          mem = 0;
 800b448:	2300      	movs	r3, #0
 800b44a:	61bb      	str	r3, [r7, #24]
 800b44c:	e001      	b.n	800b452 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b44e:	2300      	movs	r3, #0
 800b450:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b452:	69bb      	ldr	r3, [r7, #24]
 800b454:	2b01      	cmp	r3, #1
 800b456:	d110      	bne.n	800b47a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b460:	9202      	str	r2, [sp, #8]
 800b462:	9301      	str	r3, [sp, #4]
 800b464:	69fb      	ldr	r3, [r7, #28]
 800b466:	9300      	str	r3, [sp, #0]
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	6a3a      	ldr	r2, [r7, #32]
 800b46c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b46e:	68f8      	ldr	r0, [r7, #12]
 800b470:	f000 fff6 	bl	800c460 <xTaskCreateStatic>
 800b474:	4603      	mov	r3, r0
 800b476:	613b      	str	r3, [r7, #16]
 800b478:	e013      	b.n	800b4a2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b47a:	69bb      	ldr	r3, [r7, #24]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d110      	bne.n	800b4a2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b480:	6a3b      	ldr	r3, [r7, #32]
 800b482:	b29a      	uxth	r2, r3
 800b484:	f107 0310 	add.w	r3, r7, #16
 800b488:	9301      	str	r3, [sp, #4]
 800b48a:	69fb      	ldr	r3, [r7, #28]
 800b48c:	9300      	str	r3, [sp, #0]
 800b48e:	68bb      	ldr	r3, [r7, #8]
 800b490:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b492:	68f8      	ldr	r0, [r7, #12]
 800b494:	f001 f841 	bl	800c51a <xTaskCreate>
 800b498:	4603      	mov	r3, r0
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d001      	beq.n	800b4a2 <osThreadNew+0x11a>
            hTask = NULL;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b4a2:	693b      	ldr	r3, [r7, #16]
}
 800b4a4:	4618      	mov	r0, r3
 800b4a6:	3728      	adds	r7, #40	; 0x28
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bd80      	pop	{r7, pc}

0800b4ac <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4b4:	f3ef 8305 	mrs	r3, IPSR
 800b4b8:	60bb      	str	r3, [r7, #8]
  return(result);
 800b4ba:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d003      	beq.n	800b4c8 <osDelay+0x1c>
    stat = osErrorISR;
 800b4c0:	f06f 0305 	mvn.w	r3, #5
 800b4c4:	60fb      	str	r3, [r7, #12]
 800b4c6:	e007      	b.n	800b4d8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d002      	beq.n	800b4d8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f001 f966 	bl	800c7a4 <vTaskDelay>
    }
  }

  return (stat);
 800b4d8:	68fb      	ldr	r3, [r7, #12]
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}

0800b4e2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	b08a      	sub	sp, #40	; 0x28
 800b4e6:	af02      	add	r7, sp, #8
 800b4e8:	60f8      	str	r0, [r7, #12]
 800b4ea:	60b9      	str	r1, [r7, #8]
 800b4ec:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4f2:	f3ef 8305 	mrs	r3, IPSR
 800b4f6:	613b      	str	r3, [r7, #16]
  return(result);
 800b4f8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d15f      	bne.n	800b5be <osMessageQueueNew+0xdc>
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d05c      	beq.n	800b5be <osMessageQueueNew+0xdc>
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d059      	beq.n	800b5be <osMessageQueueNew+0xdc>
    mem = -1;
 800b50a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b50e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d029      	beq.n	800b56a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	689b      	ldr	r3, [r3, #8]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d012      	beq.n	800b544 <osMessageQueueNew+0x62>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	68db      	ldr	r3, [r3, #12]
 800b522:	2b4f      	cmp	r3, #79	; 0x4f
 800b524:	d90e      	bls.n	800b544 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d00a      	beq.n	800b544 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	695a      	ldr	r2, [r3, #20]
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	68b9      	ldr	r1, [r7, #8]
 800b536:	fb01 f303 	mul.w	r3, r1, r3
 800b53a:	429a      	cmp	r2, r3
 800b53c:	d302      	bcc.n	800b544 <osMessageQueueNew+0x62>
        mem = 1;
 800b53e:	2301      	movs	r3, #1
 800b540:	61bb      	str	r3, [r7, #24]
 800b542:	e014      	b.n	800b56e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d110      	bne.n	800b56e <osMessageQueueNew+0x8c>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	68db      	ldr	r3, [r3, #12]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d10c      	bne.n	800b56e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d108      	bne.n	800b56e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	695b      	ldr	r3, [r3, #20]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d104      	bne.n	800b56e <osMessageQueueNew+0x8c>
          mem = 0;
 800b564:	2300      	movs	r3, #0
 800b566:	61bb      	str	r3, [r7, #24]
 800b568:	e001      	b.n	800b56e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b56a:	2300      	movs	r3, #0
 800b56c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b56e:	69bb      	ldr	r3, [r7, #24]
 800b570:	2b01      	cmp	r3, #1
 800b572:	d10b      	bne.n	800b58c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	691a      	ldr	r2, [r3, #16]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	689b      	ldr	r3, [r3, #8]
 800b57c:	2100      	movs	r1, #0
 800b57e:	9100      	str	r1, [sp, #0]
 800b580:	68b9      	ldr	r1, [r7, #8]
 800b582:	68f8      	ldr	r0, [r7, #12]
 800b584:	f000 fa2e 	bl	800b9e4 <xQueueGenericCreateStatic>
 800b588:	61f8      	str	r0, [r7, #28]
 800b58a:	e008      	b.n	800b59e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b58c:	69bb      	ldr	r3, [r7, #24]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d105      	bne.n	800b59e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b592:	2200      	movs	r2, #0
 800b594:	68b9      	ldr	r1, [r7, #8]
 800b596:	68f8      	ldr	r0, [r7, #12]
 800b598:	f000 fa9c 	bl	800bad4 <xQueueGenericCreate>
 800b59c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b59e:	69fb      	ldr	r3, [r7, #28]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d00c      	beq.n	800b5be <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d003      	beq.n	800b5b2 <osMessageQueueNew+0xd0>
        name = attr->name;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	617b      	str	r3, [r7, #20]
 800b5b0:	e001      	b.n	800b5b6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b5b6:	6979      	ldr	r1, [r7, #20]
 800b5b8:	69f8      	ldr	r0, [r7, #28]
 800b5ba:	f000 fef3 	bl	800c3a4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b5be:	69fb      	ldr	r3, [r7, #28]
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3720      	adds	r7, #32
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b088      	sub	sp, #32
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	60f8      	str	r0, [r7, #12]
 800b5d0:	60b9      	str	r1, [r7, #8]
 800b5d2:	603b      	str	r3, [r7, #0]
 800b5d4:	4613      	mov	r3, r2
 800b5d6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b5e0:	f3ef 8305 	mrs	r3, IPSR
 800b5e4:	617b      	str	r3, [r7, #20]
  return(result);
 800b5e6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d028      	beq.n	800b63e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b5ec:	69bb      	ldr	r3, [r7, #24]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d005      	beq.n	800b5fe <osMessageQueuePut+0x36>
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d002      	beq.n	800b5fe <osMessageQueuePut+0x36>
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d003      	beq.n	800b606 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800b5fe:	f06f 0303 	mvn.w	r3, #3
 800b602:	61fb      	str	r3, [r7, #28]
 800b604:	e038      	b.n	800b678 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800b606:	2300      	movs	r3, #0
 800b608:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800b60a:	f107 0210 	add.w	r2, r7, #16
 800b60e:	2300      	movs	r3, #0
 800b610:	68b9      	ldr	r1, [r7, #8]
 800b612:	69b8      	ldr	r0, [r7, #24]
 800b614:	f000 fbba 	bl	800bd8c <xQueueGenericSendFromISR>
 800b618:	4603      	mov	r3, r0
 800b61a:	2b01      	cmp	r3, #1
 800b61c:	d003      	beq.n	800b626 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800b61e:	f06f 0302 	mvn.w	r3, #2
 800b622:	61fb      	str	r3, [r7, #28]
 800b624:	e028      	b.n	800b678 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d025      	beq.n	800b678 <osMessageQueuePut+0xb0>
 800b62c:	4b15      	ldr	r3, [pc, #84]	; (800b684 <osMessageQueuePut+0xbc>)
 800b62e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b632:	601a      	str	r2, [r3, #0]
 800b634:	f3bf 8f4f 	dsb	sy
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	e01c      	b.n	800b678 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b63e:	69bb      	ldr	r3, [r7, #24]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d002      	beq.n	800b64a <osMessageQueuePut+0x82>
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d103      	bne.n	800b652 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800b64a:	f06f 0303 	mvn.w	r3, #3
 800b64e:	61fb      	str	r3, [r7, #28]
 800b650:	e012      	b.n	800b678 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b652:	2300      	movs	r3, #0
 800b654:	683a      	ldr	r2, [r7, #0]
 800b656:	68b9      	ldr	r1, [r7, #8]
 800b658:	69b8      	ldr	r0, [r7, #24]
 800b65a:	f000 fa99 	bl	800bb90 <xQueueGenericSend>
 800b65e:	4603      	mov	r3, r0
 800b660:	2b01      	cmp	r3, #1
 800b662:	d009      	beq.n	800b678 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d003      	beq.n	800b672 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800b66a:	f06f 0301 	mvn.w	r3, #1
 800b66e:	61fb      	str	r3, [r7, #28]
 800b670:	e002      	b.n	800b678 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800b672:	f06f 0302 	mvn.w	r3, #2
 800b676:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b678:	69fb      	ldr	r3, [r7, #28]
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3720      	adds	r7, #32
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	e000ed04 	.word	0xe000ed04

0800b688 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800b688:	b580      	push	{r7, lr}
 800b68a:	b088      	sub	sp, #32
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	60f8      	str	r0, [r7, #12]
 800b690:	60b9      	str	r1, [r7, #8]
 800b692:	607a      	str	r2, [r7, #4]
 800b694:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b69a:	2300      	movs	r3, #0
 800b69c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b69e:	f3ef 8305 	mrs	r3, IPSR
 800b6a2:	617b      	str	r3, [r7, #20]
  return(result);
 800b6a4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d028      	beq.n	800b6fc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b6aa:	69bb      	ldr	r3, [r7, #24]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d005      	beq.n	800b6bc <osMessageQueueGet+0x34>
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d002      	beq.n	800b6bc <osMessageQueueGet+0x34>
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d003      	beq.n	800b6c4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800b6bc:	f06f 0303 	mvn.w	r3, #3
 800b6c0:	61fb      	str	r3, [r7, #28]
 800b6c2:	e037      	b.n	800b734 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800b6c8:	f107 0310 	add.w	r3, r7, #16
 800b6cc:	461a      	mov	r2, r3
 800b6ce:	68b9      	ldr	r1, [r7, #8]
 800b6d0:	69b8      	ldr	r0, [r7, #24]
 800b6d2:	f000 fcd7 	bl	800c084 <xQueueReceiveFromISR>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	2b01      	cmp	r3, #1
 800b6da:	d003      	beq.n	800b6e4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800b6dc:	f06f 0302 	mvn.w	r3, #2
 800b6e0:	61fb      	str	r3, [r7, #28]
 800b6e2:	e027      	b.n	800b734 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d024      	beq.n	800b734 <osMessageQueueGet+0xac>
 800b6ea:	4b15      	ldr	r3, [pc, #84]	; (800b740 <osMessageQueueGet+0xb8>)
 800b6ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6f0:	601a      	str	r2, [r3, #0]
 800b6f2:	f3bf 8f4f 	dsb	sy
 800b6f6:	f3bf 8f6f 	isb	sy
 800b6fa:	e01b      	b.n	800b734 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b6fc:	69bb      	ldr	r3, [r7, #24]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d002      	beq.n	800b708 <osMessageQueueGet+0x80>
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d103      	bne.n	800b710 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800b708:	f06f 0303 	mvn.w	r3, #3
 800b70c:	61fb      	str	r3, [r7, #28]
 800b70e:	e011      	b.n	800b734 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b710:	683a      	ldr	r2, [r7, #0]
 800b712:	68b9      	ldr	r1, [r7, #8]
 800b714:	69b8      	ldr	r0, [r7, #24]
 800b716:	f000 fbd5 	bl	800bec4 <xQueueReceive>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b01      	cmp	r3, #1
 800b71e:	d009      	beq.n	800b734 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d003      	beq.n	800b72e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800b726:	f06f 0301 	mvn.w	r3, #1
 800b72a:	61fb      	str	r3, [r7, #28]
 800b72c:	e002      	b.n	800b734 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800b72e:	f06f 0302 	mvn.w	r3, #2
 800b732:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b734:	69fb      	ldr	r3, [r7, #28]
}
 800b736:	4618      	mov	r0, r3
 800b738:	3720      	adds	r7, #32
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	e000ed04 	.word	0xe000ed04

0800b744 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b744:	b480      	push	{r7}
 800b746:	b085      	sub	sp, #20
 800b748:	af00      	add	r7, sp, #0
 800b74a:	60f8      	str	r0, [r7, #12]
 800b74c:	60b9      	str	r1, [r7, #8]
 800b74e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	4a07      	ldr	r2, [pc, #28]	; (800b770 <vApplicationGetIdleTaskMemory+0x2c>)
 800b754:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	4a06      	ldr	r2, [pc, #24]	; (800b774 <vApplicationGetIdleTaskMemory+0x30>)
 800b75a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2280      	movs	r2, #128	; 0x80
 800b760:	601a      	str	r2, [r3, #0]
}
 800b762:	bf00      	nop
 800b764:	3714      	adds	r7, #20
 800b766:	46bd      	mov	sp, r7
 800b768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76c:	4770      	bx	lr
 800b76e:	bf00      	nop
 800b770:	200004c4 	.word	0x200004c4
 800b774:	20000520 	.word	0x20000520

0800b778 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b778:	b480      	push	{r7}
 800b77a:	b085      	sub	sp, #20
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	60f8      	str	r0, [r7, #12]
 800b780:	60b9      	str	r1, [r7, #8]
 800b782:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	4a07      	ldr	r2, [pc, #28]	; (800b7a4 <vApplicationGetTimerTaskMemory+0x2c>)
 800b788:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	4a06      	ldr	r2, [pc, #24]	; (800b7a8 <vApplicationGetTimerTaskMemory+0x30>)
 800b78e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b796:	601a      	str	r2, [r3, #0]
}
 800b798:	bf00      	nop
 800b79a:	3714      	adds	r7, #20
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr
 800b7a4:	20000720 	.word	0x20000720
 800b7a8:	2000077c 	.word	0x2000077c

0800b7ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b083      	sub	sp, #12
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f103 0208 	add.w	r2, r3, #8
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f103 0208 	add.w	r2, r3, #8
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f103 0208 	add.w	r2, r3, #8
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2200      	movs	r2, #0
 800b7de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b7e0:	bf00      	nop
 800b7e2:	370c      	adds	r7, #12
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr

0800b7ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b083      	sub	sp, #12
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b7fa:	bf00      	nop
 800b7fc:	370c      	adds	r7, #12
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr

0800b806 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b806:	b480      	push	{r7}
 800b808:	b085      	sub	sp, #20
 800b80a:	af00      	add	r7, sp, #0
 800b80c:	6078      	str	r0, [r7, #4]
 800b80e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	68fa      	ldr	r2, [r7, #12]
 800b81a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	689a      	ldr	r2, [r3, #8]
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	689b      	ldr	r3, [r3, #8]
 800b828:	683a      	ldr	r2, [r7, #0]
 800b82a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	683a      	ldr	r2, [r7, #0]
 800b830:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	1c5a      	adds	r2, r3, #1
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	601a      	str	r2, [r3, #0]
}
 800b842:	bf00      	nop
 800b844:	3714      	adds	r7, #20
 800b846:	46bd      	mov	sp, r7
 800b848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84c:	4770      	bx	lr

0800b84e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b84e:	b480      	push	{r7}
 800b850:	b085      	sub	sp, #20
 800b852:	af00      	add	r7, sp, #0
 800b854:	6078      	str	r0, [r7, #4]
 800b856:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b864:	d103      	bne.n	800b86e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	691b      	ldr	r3, [r3, #16]
 800b86a:	60fb      	str	r3, [r7, #12]
 800b86c:	e00c      	b.n	800b888 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	3308      	adds	r3, #8
 800b872:	60fb      	str	r3, [r7, #12]
 800b874:	e002      	b.n	800b87c <vListInsert+0x2e>
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	685b      	ldr	r3, [r3, #4]
 800b87a:	60fb      	str	r3, [r7, #12]
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	68ba      	ldr	r2, [r7, #8]
 800b884:	429a      	cmp	r2, r3
 800b886:	d2f6      	bcs.n	800b876 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	685a      	ldr	r2, [r3, #4]
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	683a      	ldr	r2, [r7, #0]
 800b896:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	68fa      	ldr	r2, [r7, #12]
 800b89c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	683a      	ldr	r2, [r7, #0]
 800b8a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	687a      	ldr	r2, [r7, #4]
 800b8a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	1c5a      	adds	r2, r3, #1
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	601a      	str	r2, [r3, #0]
}
 800b8b4:	bf00      	nop
 800b8b6:	3714      	adds	r7, #20
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr

0800b8c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b085      	sub	sp, #20
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	691b      	ldr	r3, [r3, #16]
 800b8cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	687a      	ldr	r2, [r7, #4]
 800b8d4:	6892      	ldr	r2, [r2, #8]
 800b8d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	687a      	ldr	r2, [r7, #4]
 800b8de:	6852      	ldr	r2, [r2, #4]
 800b8e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	685b      	ldr	r3, [r3, #4]
 800b8e6:	687a      	ldr	r2, [r7, #4]
 800b8e8:	429a      	cmp	r2, r3
 800b8ea:	d103      	bne.n	800b8f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	689a      	ldr	r2, [r3, #8]
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	1e5a      	subs	r2, r3, #1
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	681b      	ldr	r3, [r3, #0]
}
 800b908:	4618      	mov	r0, r3
 800b90a:	3714      	adds	r7, #20
 800b90c:	46bd      	mov	sp, r7
 800b90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b912:	4770      	bx	lr

0800b914 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b084      	sub	sp, #16
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
 800b91c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d10a      	bne.n	800b93e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92c:	f383 8811 	msr	BASEPRI, r3
 800b930:	f3bf 8f6f 	isb	sy
 800b934:	f3bf 8f4f 	dsb	sy
 800b938:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b93a:	bf00      	nop
 800b93c:	e7fe      	b.n	800b93c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b93e:	f002 f909 	bl	800db54 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	681a      	ldr	r2, [r3, #0]
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b94a:	68f9      	ldr	r1, [r7, #12]
 800b94c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b94e:	fb01 f303 	mul.w	r3, r1, r3
 800b952:	441a      	add	r2, r3
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	2200      	movs	r2, #0
 800b95c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681a      	ldr	r2, [r3, #0]
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b96e:	3b01      	subs	r3, #1
 800b970:	68f9      	ldr	r1, [r7, #12]
 800b972:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b974:	fb01 f303 	mul.w	r3, r1, r3
 800b978:	441a      	add	r2, r3
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	22ff      	movs	r2, #255	; 0xff
 800b982:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	22ff      	movs	r2, #255	; 0xff
 800b98a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d114      	bne.n	800b9be <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	691b      	ldr	r3, [r3, #16]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d01a      	beq.n	800b9d2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	3310      	adds	r3, #16
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f001 f9bd 	bl	800cd20 <xTaskRemoveFromEventList>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d012      	beq.n	800b9d2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b9ac:	4b0c      	ldr	r3, [pc, #48]	; (800b9e0 <xQueueGenericReset+0xcc>)
 800b9ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9b2:	601a      	str	r2, [r3, #0]
 800b9b4:	f3bf 8f4f 	dsb	sy
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	e009      	b.n	800b9d2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	3310      	adds	r3, #16
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7ff fef2 	bl	800b7ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	3324      	adds	r3, #36	; 0x24
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f7ff feed 	bl	800b7ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b9d2:	f002 f8ef 	bl	800dbb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b9d6:	2301      	movs	r3, #1
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3710      	adds	r7, #16
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}
 800b9e0:	e000ed04 	.word	0xe000ed04

0800b9e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b08e      	sub	sp, #56	; 0x38
 800b9e8:	af02      	add	r7, sp, #8
 800b9ea:	60f8      	str	r0, [r7, #12]
 800b9ec:	60b9      	str	r1, [r7, #8]
 800b9ee:	607a      	str	r2, [r7, #4]
 800b9f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d10a      	bne.n	800ba0e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9fc:	f383 8811 	msr	BASEPRI, r3
 800ba00:	f3bf 8f6f 	isb	sy
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ba0a:	bf00      	nop
 800ba0c:	e7fe      	b.n	800ba0c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d10a      	bne.n	800ba2a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ba14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba18:	f383 8811 	msr	BASEPRI, r3
 800ba1c:	f3bf 8f6f 	isb	sy
 800ba20:	f3bf 8f4f 	dsb	sy
 800ba24:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ba26:	bf00      	nop
 800ba28:	e7fe      	b.n	800ba28 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d002      	beq.n	800ba36 <xQueueGenericCreateStatic+0x52>
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d001      	beq.n	800ba3a <xQueueGenericCreateStatic+0x56>
 800ba36:	2301      	movs	r3, #1
 800ba38:	e000      	b.n	800ba3c <xQueueGenericCreateStatic+0x58>
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d10a      	bne.n	800ba56 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ba40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba44:	f383 8811 	msr	BASEPRI, r3
 800ba48:	f3bf 8f6f 	isb	sy
 800ba4c:	f3bf 8f4f 	dsb	sy
 800ba50:	623b      	str	r3, [r7, #32]
}
 800ba52:	bf00      	nop
 800ba54:	e7fe      	b.n	800ba54 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d102      	bne.n	800ba62 <xQueueGenericCreateStatic+0x7e>
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d101      	bne.n	800ba66 <xQueueGenericCreateStatic+0x82>
 800ba62:	2301      	movs	r3, #1
 800ba64:	e000      	b.n	800ba68 <xQueueGenericCreateStatic+0x84>
 800ba66:	2300      	movs	r3, #0
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d10a      	bne.n	800ba82 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ba6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba70:	f383 8811 	msr	BASEPRI, r3
 800ba74:	f3bf 8f6f 	isb	sy
 800ba78:	f3bf 8f4f 	dsb	sy
 800ba7c:	61fb      	str	r3, [r7, #28]
}
 800ba7e:	bf00      	nop
 800ba80:	e7fe      	b.n	800ba80 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ba82:	2350      	movs	r3, #80	; 0x50
 800ba84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	2b50      	cmp	r3, #80	; 0x50
 800ba8a:	d00a      	beq.n	800baa2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ba8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba90:	f383 8811 	msr	BASEPRI, r3
 800ba94:	f3bf 8f6f 	isb	sy
 800ba98:	f3bf 8f4f 	dsb	sy
 800ba9c:	61bb      	str	r3, [r7, #24]
}
 800ba9e:	bf00      	nop
 800baa0:	e7fe      	b.n	800baa0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800baa2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800baa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d00d      	beq.n	800baca <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800baae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bab0:	2201      	movs	r2, #1
 800bab2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bab6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800baba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800babc:	9300      	str	r3, [sp, #0]
 800babe:	4613      	mov	r3, r2
 800bac0:	687a      	ldr	r2, [r7, #4]
 800bac2:	68b9      	ldr	r1, [r7, #8]
 800bac4:	68f8      	ldr	r0, [r7, #12]
 800bac6:	f000 f83f 	bl	800bb48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800baca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bacc:	4618      	mov	r0, r3
 800bace:	3730      	adds	r7, #48	; 0x30
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}

0800bad4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b08a      	sub	sp, #40	; 0x28
 800bad8:	af02      	add	r7, sp, #8
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	60b9      	str	r1, [r7, #8]
 800bade:	4613      	mov	r3, r2
 800bae0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d10a      	bne.n	800bafe <xQueueGenericCreate+0x2a>
	__asm volatile
 800bae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baec:	f383 8811 	msr	BASEPRI, r3
 800baf0:	f3bf 8f6f 	isb	sy
 800baf4:	f3bf 8f4f 	dsb	sy
 800baf8:	613b      	str	r3, [r7, #16]
}
 800bafa:	bf00      	nop
 800bafc:	e7fe      	b.n	800bafc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	68ba      	ldr	r2, [r7, #8]
 800bb02:	fb02 f303 	mul.w	r3, r2, r3
 800bb06:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bb08:	69fb      	ldr	r3, [r7, #28]
 800bb0a:	3350      	adds	r3, #80	; 0x50
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f002 f943 	bl	800dd98 <pvPortMalloc>
 800bb12:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bb14:	69bb      	ldr	r3, [r7, #24]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d011      	beq.n	800bb3e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bb1a:	69bb      	ldr	r3, [r7, #24]
 800bb1c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bb1e:	697b      	ldr	r3, [r7, #20]
 800bb20:	3350      	adds	r3, #80	; 0x50
 800bb22:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	2200      	movs	r2, #0
 800bb28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bb2c:	79fa      	ldrb	r2, [r7, #7]
 800bb2e:	69bb      	ldr	r3, [r7, #24]
 800bb30:	9300      	str	r3, [sp, #0]
 800bb32:	4613      	mov	r3, r2
 800bb34:	697a      	ldr	r2, [r7, #20]
 800bb36:	68b9      	ldr	r1, [r7, #8]
 800bb38:	68f8      	ldr	r0, [r7, #12]
 800bb3a:	f000 f805 	bl	800bb48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bb3e:	69bb      	ldr	r3, [r7, #24]
	}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3720      	adds	r7, #32
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	60f8      	str	r0, [r7, #12]
 800bb50:	60b9      	str	r1, [r7, #8]
 800bb52:	607a      	str	r2, [r7, #4]
 800bb54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d103      	bne.n	800bb64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bb5c:	69bb      	ldr	r3, [r7, #24]
 800bb5e:	69ba      	ldr	r2, [r7, #24]
 800bb60:	601a      	str	r2, [r3, #0]
 800bb62:	e002      	b.n	800bb6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bb64:	69bb      	ldr	r3, [r7, #24]
 800bb66:	687a      	ldr	r2, [r7, #4]
 800bb68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bb6a:	69bb      	ldr	r3, [r7, #24]
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bb70:	69bb      	ldr	r3, [r7, #24]
 800bb72:	68ba      	ldr	r2, [r7, #8]
 800bb74:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bb76:	2101      	movs	r1, #1
 800bb78:	69b8      	ldr	r0, [r7, #24]
 800bb7a:	f7ff fecb 	bl	800b914 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bb7e:	69bb      	ldr	r3, [r7, #24]
 800bb80:	78fa      	ldrb	r2, [r7, #3]
 800bb82:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bb86:	bf00      	nop
 800bb88:	3710      	adds	r7, #16
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}
	...

0800bb90 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b08e      	sub	sp, #56	; 0x38
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	60f8      	str	r0, [r7, #12]
 800bb98:	60b9      	str	r1, [r7, #8]
 800bb9a:	607a      	str	r2, [r7, #4]
 800bb9c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d10a      	bne.n	800bbc2 <xQueueGenericSend+0x32>
	__asm volatile
 800bbac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbb0:	f383 8811 	msr	BASEPRI, r3
 800bbb4:	f3bf 8f6f 	isb	sy
 800bbb8:	f3bf 8f4f 	dsb	sy
 800bbbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bbbe:	bf00      	nop
 800bbc0:	e7fe      	b.n	800bbc0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d103      	bne.n	800bbd0 <xQueueGenericSend+0x40>
 800bbc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d101      	bne.n	800bbd4 <xQueueGenericSend+0x44>
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	e000      	b.n	800bbd6 <xQueueGenericSend+0x46>
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10a      	bne.n	800bbf0 <xQueueGenericSend+0x60>
	__asm volatile
 800bbda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbde:	f383 8811 	msr	BASEPRI, r3
 800bbe2:	f3bf 8f6f 	isb	sy
 800bbe6:	f3bf 8f4f 	dsb	sy
 800bbea:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bbec:	bf00      	nop
 800bbee:	e7fe      	b.n	800bbee <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	2b02      	cmp	r3, #2
 800bbf4:	d103      	bne.n	800bbfe <xQueueGenericSend+0x6e>
 800bbf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	d101      	bne.n	800bc02 <xQueueGenericSend+0x72>
 800bbfe:	2301      	movs	r3, #1
 800bc00:	e000      	b.n	800bc04 <xQueueGenericSend+0x74>
 800bc02:	2300      	movs	r3, #0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d10a      	bne.n	800bc1e <xQueueGenericSend+0x8e>
	__asm volatile
 800bc08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc0c:	f383 8811 	msr	BASEPRI, r3
 800bc10:	f3bf 8f6f 	isb	sy
 800bc14:	f3bf 8f4f 	dsb	sy
 800bc18:	623b      	str	r3, [r7, #32]
}
 800bc1a:	bf00      	nop
 800bc1c:	e7fe      	b.n	800bc1c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc1e:	f001 fa3d 	bl	800d09c <xTaskGetSchedulerState>
 800bc22:	4603      	mov	r3, r0
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d102      	bne.n	800bc2e <xQueueGenericSend+0x9e>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d101      	bne.n	800bc32 <xQueueGenericSend+0xa2>
 800bc2e:	2301      	movs	r3, #1
 800bc30:	e000      	b.n	800bc34 <xQueueGenericSend+0xa4>
 800bc32:	2300      	movs	r3, #0
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d10a      	bne.n	800bc4e <xQueueGenericSend+0xbe>
	__asm volatile
 800bc38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc3c:	f383 8811 	msr	BASEPRI, r3
 800bc40:	f3bf 8f6f 	isb	sy
 800bc44:	f3bf 8f4f 	dsb	sy
 800bc48:	61fb      	str	r3, [r7, #28]
}
 800bc4a:	bf00      	nop
 800bc4c:	e7fe      	b.n	800bc4c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc4e:	f001 ff81 	bl	800db54 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d302      	bcc.n	800bc64 <xQueueGenericSend+0xd4>
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	2b02      	cmp	r3, #2
 800bc62:	d129      	bne.n	800bcb8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc64:	683a      	ldr	r2, [r7, #0]
 800bc66:	68b9      	ldr	r1, [r7, #8]
 800bc68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc6a:	f000 fa8b 	bl	800c184 <prvCopyDataToQueue>
 800bc6e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d010      	beq.n	800bc9a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc7a:	3324      	adds	r3, #36	; 0x24
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f001 f84f 	bl	800cd20 <xTaskRemoveFromEventList>
 800bc82:	4603      	mov	r3, r0
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d013      	beq.n	800bcb0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bc88:	4b3f      	ldr	r3, [pc, #252]	; (800bd88 <xQueueGenericSend+0x1f8>)
 800bc8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc8e:	601a      	str	r2, [r3, #0]
 800bc90:	f3bf 8f4f 	dsb	sy
 800bc94:	f3bf 8f6f 	isb	sy
 800bc98:	e00a      	b.n	800bcb0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bc9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d007      	beq.n	800bcb0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bca0:	4b39      	ldr	r3, [pc, #228]	; (800bd88 <xQueueGenericSend+0x1f8>)
 800bca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bca6:	601a      	str	r2, [r3, #0]
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bcb0:	f001 ff80 	bl	800dbb4 <vPortExitCritical>
				return pdPASS;
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	e063      	b.n	800bd80 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d103      	bne.n	800bcc6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bcbe:	f001 ff79 	bl	800dbb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	e05c      	b.n	800bd80 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bcc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d106      	bne.n	800bcda <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bccc:	f107 0314 	add.w	r3, r7, #20
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f001 f889 	bl	800cde8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bcda:	f001 ff6b 	bl	800dbb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bcde:	f000 fdfb 	bl	800c8d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bce2:	f001 ff37 	bl	800db54 <vPortEnterCritical>
 800bce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bcec:	b25b      	sxtb	r3, r3
 800bcee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bcf2:	d103      	bne.n	800bcfc <xQueueGenericSend+0x16c>
 800bcf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcfe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd02:	b25b      	sxtb	r3, r3
 800bd04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd08:	d103      	bne.n	800bd12 <xQueueGenericSend+0x182>
 800bd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd12:	f001 ff4f 	bl	800dbb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd16:	1d3a      	adds	r2, r7, #4
 800bd18:	f107 0314 	add.w	r3, r7, #20
 800bd1c:	4611      	mov	r1, r2
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f001 f878 	bl	800ce14 <xTaskCheckForTimeOut>
 800bd24:	4603      	mov	r3, r0
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d124      	bne.n	800bd74 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bd2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd2c:	f000 fb22 	bl	800c374 <prvIsQueueFull>
 800bd30:	4603      	mov	r3, r0
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d018      	beq.n	800bd68 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bd36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd38:	3310      	adds	r3, #16
 800bd3a:	687a      	ldr	r2, [r7, #4]
 800bd3c:	4611      	mov	r1, r2
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f000 ff9e 	bl	800cc80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bd44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd46:	f000 faad 	bl	800c2a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bd4a:	f000 fdd3 	bl	800c8f4 <xTaskResumeAll>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	f47f af7c 	bne.w	800bc4e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bd56:	4b0c      	ldr	r3, [pc, #48]	; (800bd88 <xQueueGenericSend+0x1f8>)
 800bd58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd5c:	601a      	str	r2, [r3, #0]
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	f3bf 8f6f 	isb	sy
 800bd66:	e772      	b.n	800bc4e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bd68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd6a:	f000 fa9b 	bl	800c2a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd6e:	f000 fdc1 	bl	800c8f4 <xTaskResumeAll>
 800bd72:	e76c      	b.n	800bc4e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bd74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd76:	f000 fa95 	bl	800c2a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd7a:	f000 fdbb 	bl	800c8f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bd7e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3738      	adds	r7, #56	; 0x38
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}
 800bd88:	e000ed04 	.word	0xe000ed04

0800bd8c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b090      	sub	sp, #64	; 0x40
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	60f8      	str	r0, [r7, #12]
 800bd94:	60b9      	str	r1, [r7, #8]
 800bd96:	607a      	str	r2, [r7, #4]
 800bd98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bd9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d10a      	bne.n	800bdba <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bda4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda8:	f383 8811 	msr	BASEPRI, r3
 800bdac:	f3bf 8f6f 	isb	sy
 800bdb0:	f3bf 8f4f 	dsb	sy
 800bdb4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bdb6:	bf00      	nop
 800bdb8:	e7fe      	b.n	800bdb8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d103      	bne.n	800bdc8 <xQueueGenericSendFromISR+0x3c>
 800bdc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d101      	bne.n	800bdcc <xQueueGenericSendFromISR+0x40>
 800bdc8:	2301      	movs	r3, #1
 800bdca:	e000      	b.n	800bdce <xQueueGenericSendFromISR+0x42>
 800bdcc:	2300      	movs	r3, #0
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d10a      	bne.n	800bde8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bdd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd6:	f383 8811 	msr	BASEPRI, r3
 800bdda:	f3bf 8f6f 	isb	sy
 800bdde:	f3bf 8f4f 	dsb	sy
 800bde2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bde4:	bf00      	nop
 800bde6:	e7fe      	b.n	800bde6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	2b02      	cmp	r3, #2
 800bdec:	d103      	bne.n	800bdf6 <xQueueGenericSendFromISR+0x6a>
 800bdee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdf2:	2b01      	cmp	r3, #1
 800bdf4:	d101      	bne.n	800bdfa <xQueueGenericSendFromISR+0x6e>
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	e000      	b.n	800bdfc <xQueueGenericSendFromISR+0x70>
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d10a      	bne.n	800be16 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800be00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be04:	f383 8811 	msr	BASEPRI, r3
 800be08:	f3bf 8f6f 	isb	sy
 800be0c:	f3bf 8f4f 	dsb	sy
 800be10:	623b      	str	r3, [r7, #32]
}
 800be12:	bf00      	nop
 800be14:	e7fe      	b.n	800be14 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be16:	f001 ff7f 	bl	800dd18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800be1a:	f3ef 8211 	mrs	r2, BASEPRI
 800be1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	61fa      	str	r2, [r7, #28]
 800be30:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800be32:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be34:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800be36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be3e:	429a      	cmp	r2, r3
 800be40:	d302      	bcc.n	800be48 <xQueueGenericSendFromISR+0xbc>
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	2b02      	cmp	r3, #2
 800be46:	d12f      	bne.n	800bea8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800be48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be56:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800be58:	683a      	ldr	r2, [r7, #0]
 800be5a:	68b9      	ldr	r1, [r7, #8]
 800be5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800be5e:	f000 f991 	bl	800c184 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800be62:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800be66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be6a:	d112      	bne.n	800be92 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be70:	2b00      	cmp	r3, #0
 800be72:	d016      	beq.n	800bea2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be76:	3324      	adds	r3, #36	; 0x24
 800be78:	4618      	mov	r0, r3
 800be7a:	f000 ff51 	bl	800cd20 <xTaskRemoveFromEventList>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	d00e      	beq.n	800bea2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00b      	beq.n	800bea2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2201      	movs	r2, #1
 800be8e:	601a      	str	r2, [r3, #0]
 800be90:	e007      	b.n	800bea2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800be92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800be96:	3301      	adds	r3, #1
 800be98:	b2db      	uxtb	r3, r3
 800be9a:	b25a      	sxtb	r2, r3
 800be9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bea2:	2301      	movs	r3, #1
 800bea4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bea6:	e001      	b.n	800beac <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bea8:	2300      	movs	r3, #0
 800beaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800beac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beae:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800beb6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800beb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3740      	adds	r7, #64	; 0x40
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
	...

0800bec4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b08c      	sub	sp, #48	; 0x30
 800bec8:	af00      	add	r7, sp, #0
 800beca:	60f8      	str	r0, [r7, #12]
 800becc:	60b9      	str	r1, [r7, #8]
 800bece:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bed0:	2300      	movs	r3, #0
 800bed2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d10a      	bne.n	800bef4 <xQueueReceive+0x30>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	623b      	str	r3, [r7, #32]
}
 800bef0:	bf00      	nop
 800bef2:	e7fe      	b.n	800bef2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d103      	bne.n	800bf02 <xQueueReceive+0x3e>
 800befa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800befc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d101      	bne.n	800bf06 <xQueueReceive+0x42>
 800bf02:	2301      	movs	r3, #1
 800bf04:	e000      	b.n	800bf08 <xQueueReceive+0x44>
 800bf06:	2300      	movs	r3, #0
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d10a      	bne.n	800bf22 <xQueueReceive+0x5e>
	__asm volatile
 800bf0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf10:	f383 8811 	msr	BASEPRI, r3
 800bf14:	f3bf 8f6f 	isb	sy
 800bf18:	f3bf 8f4f 	dsb	sy
 800bf1c:	61fb      	str	r3, [r7, #28]
}
 800bf1e:	bf00      	nop
 800bf20:	e7fe      	b.n	800bf20 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf22:	f001 f8bb 	bl	800d09c <xTaskGetSchedulerState>
 800bf26:	4603      	mov	r3, r0
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d102      	bne.n	800bf32 <xQueueReceive+0x6e>
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d101      	bne.n	800bf36 <xQueueReceive+0x72>
 800bf32:	2301      	movs	r3, #1
 800bf34:	e000      	b.n	800bf38 <xQueueReceive+0x74>
 800bf36:	2300      	movs	r3, #0
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d10a      	bne.n	800bf52 <xQueueReceive+0x8e>
	__asm volatile
 800bf3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf40:	f383 8811 	msr	BASEPRI, r3
 800bf44:	f3bf 8f6f 	isb	sy
 800bf48:	f3bf 8f4f 	dsb	sy
 800bf4c:	61bb      	str	r3, [r7, #24]
}
 800bf4e:	bf00      	nop
 800bf50:	e7fe      	b.n	800bf50 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf52:	f001 fdff 	bl	800db54 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf5a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d01f      	beq.n	800bfa2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bf62:	68b9      	ldr	r1, [r7, #8]
 800bf64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf66:	f000 f977 	bl	800c258 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bf6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf6c:	1e5a      	subs	r2, r3, #1
 800bf6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf70:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf74:	691b      	ldr	r3, [r3, #16]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d00f      	beq.n	800bf9a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf7c:	3310      	adds	r3, #16
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f000 fece 	bl	800cd20 <xTaskRemoveFromEventList>
 800bf84:	4603      	mov	r3, r0
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d007      	beq.n	800bf9a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bf8a:	4b3d      	ldr	r3, [pc, #244]	; (800c080 <xQueueReceive+0x1bc>)
 800bf8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf90:	601a      	str	r2, [r3, #0]
 800bf92:	f3bf 8f4f 	dsb	sy
 800bf96:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bf9a:	f001 fe0b 	bl	800dbb4 <vPortExitCritical>
				return pdPASS;
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	e069      	b.n	800c076 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d103      	bne.n	800bfb0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bfa8:	f001 fe04 	bl	800dbb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bfac:	2300      	movs	r3, #0
 800bfae:	e062      	b.n	800c076 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bfb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d106      	bne.n	800bfc4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bfb6:	f107 0310 	add.w	r3, r7, #16
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f000 ff14 	bl	800cde8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bfc4:	f001 fdf6 	bl	800dbb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bfc8:	f000 fc86 	bl	800c8d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bfcc:	f001 fdc2 	bl	800db54 <vPortEnterCritical>
 800bfd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfd2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bfd6:	b25b      	sxtb	r3, r3
 800bfd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bfdc:	d103      	bne.n	800bfe6 <xQueueReceive+0x122>
 800bfde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfe8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bfec:	b25b      	sxtb	r3, r3
 800bfee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bff2:	d103      	bne.n	800bffc <xQueueReceive+0x138>
 800bff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bff6:	2200      	movs	r2, #0
 800bff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bffc:	f001 fdda 	bl	800dbb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c000:	1d3a      	adds	r2, r7, #4
 800c002:	f107 0310 	add.w	r3, r7, #16
 800c006:	4611      	mov	r1, r2
 800c008:	4618      	mov	r0, r3
 800c00a:	f000 ff03 	bl	800ce14 <xTaskCheckForTimeOut>
 800c00e:	4603      	mov	r3, r0
 800c010:	2b00      	cmp	r3, #0
 800c012:	d123      	bne.n	800c05c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c014:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c016:	f000 f997 	bl	800c348 <prvIsQueueEmpty>
 800c01a:	4603      	mov	r3, r0
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d017      	beq.n	800c050 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c022:	3324      	adds	r3, #36	; 0x24
 800c024:	687a      	ldr	r2, [r7, #4]
 800c026:	4611      	mov	r1, r2
 800c028:	4618      	mov	r0, r3
 800c02a:	f000 fe29 	bl	800cc80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c02e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c030:	f000 f938 	bl	800c2a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c034:	f000 fc5e 	bl	800c8f4 <xTaskResumeAll>
 800c038:	4603      	mov	r3, r0
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d189      	bne.n	800bf52 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c03e:	4b10      	ldr	r3, [pc, #64]	; (800c080 <xQueueReceive+0x1bc>)
 800c040:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c044:	601a      	str	r2, [r3, #0]
 800c046:	f3bf 8f4f 	dsb	sy
 800c04a:	f3bf 8f6f 	isb	sy
 800c04e:	e780      	b.n	800bf52 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c050:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c052:	f000 f927 	bl	800c2a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c056:	f000 fc4d 	bl	800c8f4 <xTaskResumeAll>
 800c05a:	e77a      	b.n	800bf52 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c05c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c05e:	f000 f921 	bl	800c2a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c062:	f000 fc47 	bl	800c8f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c066:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c068:	f000 f96e 	bl	800c348 <prvIsQueueEmpty>
 800c06c:	4603      	mov	r3, r0
 800c06e:	2b00      	cmp	r3, #0
 800c070:	f43f af6f 	beq.w	800bf52 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c074:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c076:	4618      	mov	r0, r3
 800c078:	3730      	adds	r7, #48	; 0x30
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}
 800c07e:	bf00      	nop
 800c080:	e000ed04 	.word	0xe000ed04

0800c084 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b08e      	sub	sp, #56	; 0x38
 800c088:	af00      	add	r7, sp, #0
 800c08a:	60f8      	str	r0, [r7, #12]
 800c08c:	60b9      	str	r1, [r7, #8]
 800c08e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c096:	2b00      	cmp	r3, #0
 800c098:	d10a      	bne.n	800c0b0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800c09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c09e:	f383 8811 	msr	BASEPRI, r3
 800c0a2:	f3bf 8f6f 	isb	sy
 800c0a6:	f3bf 8f4f 	dsb	sy
 800c0aa:	623b      	str	r3, [r7, #32]
}
 800c0ac:	bf00      	nop
 800c0ae:	e7fe      	b.n	800c0ae <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d103      	bne.n	800c0be <xQueueReceiveFromISR+0x3a>
 800c0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d101      	bne.n	800c0c2 <xQueueReceiveFromISR+0x3e>
 800c0be:	2301      	movs	r3, #1
 800c0c0:	e000      	b.n	800c0c4 <xQueueReceiveFromISR+0x40>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d10a      	bne.n	800c0de <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800c0c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0cc:	f383 8811 	msr	BASEPRI, r3
 800c0d0:	f3bf 8f6f 	isb	sy
 800c0d4:	f3bf 8f4f 	dsb	sy
 800c0d8:	61fb      	str	r3, [r7, #28]
}
 800c0da:	bf00      	nop
 800c0dc:	e7fe      	b.n	800c0dc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c0de:	f001 fe1b 	bl	800dd18 <vPortValidateInterruptPriority>
	__asm volatile
 800c0e2:	f3ef 8211 	mrs	r2, BASEPRI
 800c0e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ea:	f383 8811 	msr	BASEPRI, r3
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f3bf 8f4f 	dsb	sy
 800c0f6:	61ba      	str	r2, [r7, #24]
 800c0f8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c0fa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c0fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c0fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c102:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c106:	2b00      	cmp	r3, #0
 800c108:	d02f      	beq.n	800c16a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c10c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c110:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c114:	68b9      	ldr	r1, [r7, #8]
 800c116:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c118:	f000 f89e 	bl	800c258 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c11e:	1e5a      	subs	r2, r3, #1
 800c120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c122:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c124:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c128:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c12c:	d112      	bne.n	800c154 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c130:	691b      	ldr	r3, [r3, #16]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d016      	beq.n	800c164 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c138:	3310      	adds	r3, #16
 800c13a:	4618      	mov	r0, r3
 800c13c:	f000 fdf0 	bl	800cd20 <xTaskRemoveFromEventList>
 800c140:	4603      	mov	r3, r0
 800c142:	2b00      	cmp	r3, #0
 800c144:	d00e      	beq.n	800c164 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d00b      	beq.n	800c164 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2201      	movs	r2, #1
 800c150:	601a      	str	r2, [r3, #0]
 800c152:	e007      	b.n	800c164 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c154:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c158:	3301      	adds	r3, #1
 800c15a:	b2db      	uxtb	r3, r3
 800c15c:	b25a      	sxtb	r2, r3
 800c15e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c160:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c164:	2301      	movs	r3, #1
 800c166:	637b      	str	r3, [r7, #52]	; 0x34
 800c168:	e001      	b.n	800c16e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800c16a:	2300      	movs	r3, #0
 800c16c:	637b      	str	r3, [r7, #52]	; 0x34
 800c16e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c170:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	f383 8811 	msr	BASEPRI, r3
}
 800c178:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c17a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	3738      	adds	r7, #56	; 0x38
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}

0800c184 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b086      	sub	sp, #24
 800c188:	af00      	add	r7, sp, #0
 800c18a:	60f8      	str	r0, [r7, #12]
 800c18c:	60b9      	str	r1, [r7, #8]
 800c18e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c190:	2300      	movs	r3, #0
 800c192:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c198:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d10d      	bne.n	800c1be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d14d      	bne.n	800c246 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	689b      	ldr	r3, [r3, #8]
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f000 ff92 	bl	800d0d8 <xTaskPriorityDisinherit>
 800c1b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	609a      	str	r2, [r3, #8]
 800c1bc:	e043      	b.n	800c246 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d119      	bne.n	800c1f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	6858      	ldr	r0, [r3, #4]
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	68b9      	ldr	r1, [r7, #8]
 800c1d0:	f002 fb08 	bl	800e7e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	685a      	ldr	r2, [r3, #4]
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1dc:	441a      	add	r2, r3
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	685a      	ldr	r2, [r3, #4]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	689b      	ldr	r3, [r3, #8]
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d32b      	bcc.n	800c246 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	681a      	ldr	r2, [r3, #0]
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	605a      	str	r2, [r3, #4]
 800c1f6:	e026      	b.n	800c246 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	68d8      	ldr	r0, [r3, #12]
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c200:	461a      	mov	r2, r3
 800c202:	68b9      	ldr	r1, [r7, #8]
 800c204:	f002 faee 	bl	800e7e4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	68da      	ldr	r2, [r3, #12]
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c210:	425b      	negs	r3, r3
 800c212:	441a      	add	r2, r3
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	68da      	ldr	r2, [r3, #12]
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	429a      	cmp	r2, r3
 800c222:	d207      	bcs.n	800c234 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	689a      	ldr	r2, [r3, #8]
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c22c:	425b      	negs	r3, r3
 800c22e:	441a      	add	r2, r3
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2b02      	cmp	r3, #2
 800c238:	d105      	bne.n	800c246 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c23a:	693b      	ldr	r3, [r7, #16]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d002      	beq.n	800c246 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	3b01      	subs	r3, #1
 800c244:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	1c5a      	adds	r2, r3, #1
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c24e:	697b      	ldr	r3, [r7, #20]
}
 800c250:	4618      	mov	r0, r3
 800c252:	3718      	adds	r7, #24
 800c254:	46bd      	mov	sp, r7
 800c256:	bd80      	pop	{r7, pc}

0800c258 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b082      	sub	sp, #8
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c266:	2b00      	cmp	r3, #0
 800c268:	d018      	beq.n	800c29c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	68da      	ldr	r2, [r3, #12]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c272:	441a      	add	r2, r3
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	68da      	ldr	r2, [r3, #12]
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	689b      	ldr	r3, [r3, #8]
 800c280:	429a      	cmp	r2, r3
 800c282:	d303      	bcc.n	800c28c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681a      	ldr	r2, [r3, #0]
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	68d9      	ldr	r1, [r3, #12]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c294:	461a      	mov	r2, r3
 800c296:	6838      	ldr	r0, [r7, #0]
 800c298:	f002 faa4 	bl	800e7e4 <memcpy>
	}
}
 800c29c:	bf00      	nop
 800c29e:	3708      	adds	r7, #8
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}

0800c2a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b084      	sub	sp, #16
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c2ac:	f001 fc52 	bl	800db54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c2b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c2b8:	e011      	b.n	800c2de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d012      	beq.n	800c2e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	3324      	adds	r3, #36	; 0x24
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f000 fd2a 	bl	800cd20 <xTaskRemoveFromEventList>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d001      	beq.n	800c2d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c2d2:	f000 fe01 	bl	800ced8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c2d6:	7bfb      	ldrb	r3, [r7, #15]
 800c2d8:	3b01      	subs	r3, #1
 800c2da:	b2db      	uxtb	r3, r3
 800c2dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c2de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	dce9      	bgt.n	800c2ba <prvUnlockQueue+0x16>
 800c2e6:	e000      	b.n	800c2ea <prvUnlockQueue+0x46>
					break;
 800c2e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	22ff      	movs	r2, #255	; 0xff
 800c2ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c2f2:	f001 fc5f 	bl	800dbb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c2f6:	f001 fc2d 	bl	800db54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c300:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c302:	e011      	b.n	800c328 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	691b      	ldr	r3, [r3, #16]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d012      	beq.n	800c332 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	3310      	adds	r3, #16
 800c310:	4618      	mov	r0, r3
 800c312:	f000 fd05 	bl	800cd20 <xTaskRemoveFromEventList>
 800c316:	4603      	mov	r3, r0
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d001      	beq.n	800c320 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c31c:	f000 fddc 	bl	800ced8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c320:	7bbb      	ldrb	r3, [r7, #14]
 800c322:	3b01      	subs	r3, #1
 800c324:	b2db      	uxtb	r3, r3
 800c326:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c328:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	dce9      	bgt.n	800c304 <prvUnlockQueue+0x60>
 800c330:	e000      	b.n	800c334 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c332:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	22ff      	movs	r2, #255	; 0xff
 800c338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c33c:	f001 fc3a 	bl	800dbb4 <vPortExitCritical>
}
 800c340:	bf00      	nop
 800c342:	3710      	adds	r7, #16
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}

0800c348 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b084      	sub	sp, #16
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c350:	f001 fc00 	bl	800db54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d102      	bne.n	800c362 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c35c:	2301      	movs	r3, #1
 800c35e:	60fb      	str	r3, [r7, #12]
 800c360:	e001      	b.n	800c366 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c362:	2300      	movs	r3, #0
 800c364:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c366:	f001 fc25 	bl	800dbb4 <vPortExitCritical>

	return xReturn;
 800c36a:	68fb      	ldr	r3, [r7, #12]
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3710      	adds	r7, #16
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}

0800c374 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b084      	sub	sp, #16
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c37c:	f001 fbea 	bl	800db54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c388:	429a      	cmp	r2, r3
 800c38a:	d102      	bne.n	800c392 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c38c:	2301      	movs	r3, #1
 800c38e:	60fb      	str	r3, [r7, #12]
 800c390:	e001      	b.n	800c396 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c392:	2300      	movs	r3, #0
 800c394:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c396:	f001 fc0d 	bl	800dbb4 <vPortExitCritical>

	return xReturn;
 800c39a:	68fb      	ldr	r3, [r7, #12]
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3710      	adds	r7, #16
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}

0800c3a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b085      	sub	sp, #20
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	60fb      	str	r3, [r7, #12]
 800c3b2:	e014      	b.n	800c3de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c3b4:	4a0f      	ldr	r2, [pc, #60]	; (800c3f4 <vQueueAddToRegistry+0x50>)
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d10b      	bne.n	800c3d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c3c0:	490c      	ldr	r1, [pc, #48]	; (800c3f4 <vQueueAddToRegistry+0x50>)
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	683a      	ldr	r2, [r7, #0]
 800c3c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c3ca:	4a0a      	ldr	r2, [pc, #40]	; (800c3f4 <vQueueAddToRegistry+0x50>)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	00db      	lsls	r3, r3, #3
 800c3d0:	4413      	add	r3, r2
 800c3d2:	687a      	ldr	r2, [r7, #4]
 800c3d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c3d6:	e006      	b.n	800c3e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	3301      	adds	r3, #1
 800c3dc:	60fb      	str	r3, [r7, #12]
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	2b07      	cmp	r3, #7
 800c3e2:	d9e7      	bls.n	800c3b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c3e4:	bf00      	nop
 800c3e6:	bf00      	nop
 800c3e8:	3714      	adds	r7, #20
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f0:	4770      	bx	lr
 800c3f2:	bf00      	nop
 800c3f4:	20004fe0 	.word	0x20004fe0

0800c3f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b086      	sub	sp, #24
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	60f8      	str	r0, [r7, #12]
 800c400:	60b9      	str	r1, [r7, #8]
 800c402:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c408:	f001 fba4 	bl	800db54 <vPortEnterCritical>
 800c40c:	697b      	ldr	r3, [r7, #20]
 800c40e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c412:	b25b      	sxtb	r3, r3
 800c414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c418:	d103      	bne.n	800c422 <vQueueWaitForMessageRestricted+0x2a>
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	2200      	movs	r2, #0
 800c41e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c428:	b25b      	sxtb	r3, r3
 800c42a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c42e:	d103      	bne.n	800c438 <vQueueWaitForMessageRestricted+0x40>
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	2200      	movs	r2, #0
 800c434:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c438:	f001 fbbc 	bl	800dbb4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c440:	2b00      	cmp	r3, #0
 800c442:	d106      	bne.n	800c452 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c444:	697b      	ldr	r3, [r7, #20]
 800c446:	3324      	adds	r3, #36	; 0x24
 800c448:	687a      	ldr	r2, [r7, #4]
 800c44a:	68b9      	ldr	r1, [r7, #8]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f000 fc3b 	bl	800ccc8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c452:	6978      	ldr	r0, [r7, #20]
 800c454:	f7ff ff26 	bl	800c2a4 <prvUnlockQueue>
	}
 800c458:	bf00      	nop
 800c45a:	3718      	adds	r7, #24
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c460:	b580      	push	{r7, lr}
 800c462:	b08e      	sub	sp, #56	; 0x38
 800c464:	af04      	add	r7, sp, #16
 800c466:	60f8      	str	r0, [r7, #12]
 800c468:	60b9      	str	r1, [r7, #8]
 800c46a:	607a      	str	r2, [r7, #4]
 800c46c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c46e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c470:	2b00      	cmp	r3, #0
 800c472:	d10a      	bne.n	800c48a <xTaskCreateStatic+0x2a>
	__asm volatile
 800c474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c478:	f383 8811 	msr	BASEPRI, r3
 800c47c:	f3bf 8f6f 	isb	sy
 800c480:	f3bf 8f4f 	dsb	sy
 800c484:	623b      	str	r3, [r7, #32]
}
 800c486:	bf00      	nop
 800c488:	e7fe      	b.n	800c488 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c48a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d10a      	bne.n	800c4a6 <xTaskCreateStatic+0x46>
	__asm volatile
 800c490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c494:	f383 8811 	msr	BASEPRI, r3
 800c498:	f3bf 8f6f 	isb	sy
 800c49c:	f3bf 8f4f 	dsb	sy
 800c4a0:	61fb      	str	r3, [r7, #28]
}
 800c4a2:	bf00      	nop
 800c4a4:	e7fe      	b.n	800c4a4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c4a6:	235c      	movs	r3, #92	; 0x5c
 800c4a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	2b5c      	cmp	r3, #92	; 0x5c
 800c4ae:	d00a      	beq.n	800c4c6 <xTaskCreateStatic+0x66>
	__asm volatile
 800c4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b4:	f383 8811 	msr	BASEPRI, r3
 800c4b8:	f3bf 8f6f 	isb	sy
 800c4bc:	f3bf 8f4f 	dsb	sy
 800c4c0:	61bb      	str	r3, [r7, #24]
}
 800c4c2:	bf00      	nop
 800c4c4:	e7fe      	b.n	800c4c4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c4c6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d01e      	beq.n	800c50c <xTaskCreateStatic+0xac>
 800c4ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d01b      	beq.n	800c50c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c4d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4d6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4dc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c4de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4e0:	2202      	movs	r2, #2
 800c4e2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	9303      	str	r3, [sp, #12]
 800c4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4ec:	9302      	str	r3, [sp, #8]
 800c4ee:	f107 0314 	add.w	r3, r7, #20
 800c4f2:	9301      	str	r3, [sp, #4]
 800c4f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4f6:	9300      	str	r3, [sp, #0]
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	68b9      	ldr	r1, [r7, #8]
 800c4fe:	68f8      	ldr	r0, [r7, #12]
 800c500:	f000 f850 	bl	800c5a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c504:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c506:	f000 f8dd 	bl	800c6c4 <prvAddNewTaskToReadyList>
 800c50a:	e001      	b.n	800c510 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c50c:	2300      	movs	r3, #0
 800c50e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c510:	697b      	ldr	r3, [r7, #20]
	}
 800c512:	4618      	mov	r0, r3
 800c514:	3728      	adds	r7, #40	; 0x28
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}

0800c51a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c51a:	b580      	push	{r7, lr}
 800c51c:	b08c      	sub	sp, #48	; 0x30
 800c51e:	af04      	add	r7, sp, #16
 800c520:	60f8      	str	r0, [r7, #12]
 800c522:	60b9      	str	r1, [r7, #8]
 800c524:	603b      	str	r3, [r7, #0]
 800c526:	4613      	mov	r3, r2
 800c528:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c52a:	88fb      	ldrh	r3, [r7, #6]
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	4618      	mov	r0, r3
 800c530:	f001 fc32 	bl	800dd98 <pvPortMalloc>
 800c534:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c536:	697b      	ldr	r3, [r7, #20]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d00e      	beq.n	800c55a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c53c:	205c      	movs	r0, #92	; 0x5c
 800c53e:	f001 fc2b 	bl	800dd98 <pvPortMalloc>
 800c542:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c544:	69fb      	ldr	r3, [r7, #28]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d003      	beq.n	800c552 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c54a:	69fb      	ldr	r3, [r7, #28]
 800c54c:	697a      	ldr	r2, [r7, #20]
 800c54e:	631a      	str	r2, [r3, #48]	; 0x30
 800c550:	e005      	b.n	800c55e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c552:	6978      	ldr	r0, [r7, #20]
 800c554:	f001 fcec 	bl	800df30 <vPortFree>
 800c558:	e001      	b.n	800c55e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c55a:	2300      	movs	r3, #0
 800c55c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c55e:	69fb      	ldr	r3, [r7, #28]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d017      	beq.n	800c594 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c564:	69fb      	ldr	r3, [r7, #28]
 800c566:	2200      	movs	r2, #0
 800c568:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c56c:	88fa      	ldrh	r2, [r7, #6]
 800c56e:	2300      	movs	r3, #0
 800c570:	9303      	str	r3, [sp, #12]
 800c572:	69fb      	ldr	r3, [r7, #28]
 800c574:	9302      	str	r3, [sp, #8]
 800c576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c578:	9301      	str	r3, [sp, #4]
 800c57a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c57c:	9300      	str	r3, [sp, #0]
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	68b9      	ldr	r1, [r7, #8]
 800c582:	68f8      	ldr	r0, [r7, #12]
 800c584:	f000 f80e 	bl	800c5a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c588:	69f8      	ldr	r0, [r7, #28]
 800c58a:	f000 f89b 	bl	800c6c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c58e:	2301      	movs	r3, #1
 800c590:	61bb      	str	r3, [r7, #24]
 800c592:	e002      	b.n	800c59a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c594:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c598:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c59a:	69bb      	ldr	r3, [r7, #24]
	}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3720      	adds	r7, #32
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b088      	sub	sp, #32
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	60f8      	str	r0, [r7, #12]
 800c5ac:	60b9      	str	r1, [r7, #8]
 800c5ae:	607a      	str	r2, [r7, #4]
 800c5b0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	009b      	lsls	r3, r3, #2
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	21a5      	movs	r1, #165	; 0xa5
 800c5be:	f002 f91f 	bl	800e800 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c5c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c5cc:	3b01      	subs	r3, #1
 800c5ce:	009b      	lsls	r3, r3, #2
 800c5d0:	4413      	add	r3, r2
 800c5d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c5d4:	69bb      	ldr	r3, [r7, #24]
 800c5d6:	f023 0307 	bic.w	r3, r3, #7
 800c5da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	f003 0307 	and.w	r3, r3, #7
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d00a      	beq.n	800c5fc <prvInitialiseNewTask+0x58>
	__asm volatile
 800c5e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ea:	f383 8811 	msr	BASEPRI, r3
 800c5ee:	f3bf 8f6f 	isb	sy
 800c5f2:	f3bf 8f4f 	dsb	sy
 800c5f6:	617b      	str	r3, [r7, #20]
}
 800c5f8:	bf00      	nop
 800c5fa:	e7fe      	b.n	800c5fa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d01f      	beq.n	800c642 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c602:	2300      	movs	r3, #0
 800c604:	61fb      	str	r3, [r7, #28]
 800c606:	e012      	b.n	800c62e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c608:	68ba      	ldr	r2, [r7, #8]
 800c60a:	69fb      	ldr	r3, [r7, #28]
 800c60c:	4413      	add	r3, r2
 800c60e:	7819      	ldrb	r1, [r3, #0]
 800c610:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c612:	69fb      	ldr	r3, [r7, #28]
 800c614:	4413      	add	r3, r2
 800c616:	3334      	adds	r3, #52	; 0x34
 800c618:	460a      	mov	r2, r1
 800c61a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c61c:	68ba      	ldr	r2, [r7, #8]
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	4413      	add	r3, r2
 800c622:	781b      	ldrb	r3, [r3, #0]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d006      	beq.n	800c636 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c628:	69fb      	ldr	r3, [r7, #28]
 800c62a:	3301      	adds	r3, #1
 800c62c:	61fb      	str	r3, [r7, #28]
 800c62e:	69fb      	ldr	r3, [r7, #28]
 800c630:	2b0f      	cmp	r3, #15
 800c632:	d9e9      	bls.n	800c608 <prvInitialiseNewTask+0x64>
 800c634:	e000      	b.n	800c638 <prvInitialiseNewTask+0x94>
			{
				break;
 800c636:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63a:	2200      	movs	r2, #0
 800c63c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c640:	e003      	b.n	800c64a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c644:	2200      	movs	r2, #0
 800c646:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c64c:	2b37      	cmp	r3, #55	; 0x37
 800c64e:	d901      	bls.n	800c654 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c650:	2337      	movs	r3, #55	; 0x37
 800c652:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c656:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c658:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c65a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c65c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c65e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c662:	2200      	movs	r2, #0
 800c664:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c668:	3304      	adds	r3, #4
 800c66a:	4618      	mov	r0, r3
 800c66c:	f7ff f8be 	bl	800b7ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c672:	3318      	adds	r3, #24
 800c674:	4618      	mov	r0, r3
 800c676:	f7ff f8b9 	bl	800b7ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c67e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c682:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c688:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c68a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c68e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c692:	2200      	movs	r2, #0
 800c694:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c698:	2200      	movs	r2, #0
 800c69a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c69e:	683a      	ldr	r2, [r7, #0]
 800c6a0:	68f9      	ldr	r1, [r7, #12]
 800c6a2:	69b8      	ldr	r0, [r7, #24]
 800c6a4:	f001 f928 	bl	800d8f8 <pxPortInitialiseStack>
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d002      	beq.n	800c6ba <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c6b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c6ba:	bf00      	nop
 800c6bc:	3720      	adds	r7, #32
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}
	...

0800c6c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b082      	sub	sp, #8
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c6cc:	f001 fa42 	bl	800db54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c6d0:	4b2d      	ldr	r3, [pc, #180]	; (800c788 <prvAddNewTaskToReadyList+0xc4>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	3301      	adds	r3, #1
 800c6d6:	4a2c      	ldr	r2, [pc, #176]	; (800c788 <prvAddNewTaskToReadyList+0xc4>)
 800c6d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c6da:	4b2c      	ldr	r3, [pc, #176]	; (800c78c <prvAddNewTaskToReadyList+0xc8>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d109      	bne.n	800c6f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c6e2:	4a2a      	ldr	r2, [pc, #168]	; (800c78c <prvAddNewTaskToReadyList+0xc8>)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c6e8:	4b27      	ldr	r3, [pc, #156]	; (800c788 <prvAddNewTaskToReadyList+0xc4>)
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	2b01      	cmp	r3, #1
 800c6ee:	d110      	bne.n	800c712 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c6f0:	f000 fc16 	bl	800cf20 <prvInitialiseTaskLists>
 800c6f4:	e00d      	b.n	800c712 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c6f6:	4b26      	ldr	r3, [pc, #152]	; (800c790 <prvAddNewTaskToReadyList+0xcc>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d109      	bne.n	800c712 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c6fe:	4b23      	ldr	r3, [pc, #140]	; (800c78c <prvAddNewTaskToReadyList+0xc8>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c708:	429a      	cmp	r2, r3
 800c70a:	d802      	bhi.n	800c712 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c70c:	4a1f      	ldr	r2, [pc, #124]	; (800c78c <prvAddNewTaskToReadyList+0xc8>)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c712:	4b20      	ldr	r3, [pc, #128]	; (800c794 <prvAddNewTaskToReadyList+0xd0>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	3301      	adds	r3, #1
 800c718:	4a1e      	ldr	r2, [pc, #120]	; (800c794 <prvAddNewTaskToReadyList+0xd0>)
 800c71a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c71c:	4b1d      	ldr	r3, [pc, #116]	; (800c794 <prvAddNewTaskToReadyList+0xd0>)
 800c71e:	681a      	ldr	r2, [r3, #0]
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c728:	4b1b      	ldr	r3, [pc, #108]	; (800c798 <prvAddNewTaskToReadyList+0xd4>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	429a      	cmp	r2, r3
 800c72e:	d903      	bls.n	800c738 <prvAddNewTaskToReadyList+0x74>
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c734:	4a18      	ldr	r2, [pc, #96]	; (800c798 <prvAddNewTaskToReadyList+0xd4>)
 800c736:	6013      	str	r3, [r2, #0]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c73c:	4613      	mov	r3, r2
 800c73e:	009b      	lsls	r3, r3, #2
 800c740:	4413      	add	r3, r2
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	4a15      	ldr	r2, [pc, #84]	; (800c79c <prvAddNewTaskToReadyList+0xd8>)
 800c746:	441a      	add	r2, r3
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	3304      	adds	r3, #4
 800c74c:	4619      	mov	r1, r3
 800c74e:	4610      	mov	r0, r2
 800c750:	f7ff f859 	bl	800b806 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c754:	f001 fa2e 	bl	800dbb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c758:	4b0d      	ldr	r3, [pc, #52]	; (800c790 <prvAddNewTaskToReadyList+0xcc>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d00e      	beq.n	800c77e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c760:	4b0a      	ldr	r3, [pc, #40]	; (800c78c <prvAddNewTaskToReadyList+0xc8>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c76a:	429a      	cmp	r2, r3
 800c76c:	d207      	bcs.n	800c77e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c76e:	4b0c      	ldr	r3, [pc, #48]	; (800c7a0 <prvAddNewTaskToReadyList+0xdc>)
 800c770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c774:	601a      	str	r2, [r3, #0]
 800c776:	f3bf 8f4f 	dsb	sy
 800c77a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c77e:	bf00      	nop
 800c780:	3708      	adds	r7, #8
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
 800c786:	bf00      	nop
 800c788:	20001050 	.word	0x20001050
 800c78c:	20000b7c 	.word	0x20000b7c
 800c790:	2000105c 	.word	0x2000105c
 800c794:	2000106c 	.word	0x2000106c
 800c798:	20001058 	.word	0x20001058
 800c79c:	20000b80 	.word	0x20000b80
 800c7a0:	e000ed04 	.word	0xe000ed04

0800c7a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b084      	sub	sp, #16
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d017      	beq.n	800c7e6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c7b6:	4b13      	ldr	r3, [pc, #76]	; (800c804 <vTaskDelay+0x60>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d00a      	beq.n	800c7d4 <vTaskDelay+0x30>
	__asm volatile
 800c7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7c2:	f383 8811 	msr	BASEPRI, r3
 800c7c6:	f3bf 8f6f 	isb	sy
 800c7ca:	f3bf 8f4f 	dsb	sy
 800c7ce:	60bb      	str	r3, [r7, #8]
}
 800c7d0:	bf00      	nop
 800c7d2:	e7fe      	b.n	800c7d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c7d4:	f000 f880 	bl	800c8d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c7d8:	2100      	movs	r1, #0
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f000 fcea 	bl	800d1b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c7e0:	f000 f888 	bl	800c8f4 <xTaskResumeAll>
 800c7e4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d107      	bne.n	800c7fc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c7ec:	4b06      	ldr	r3, [pc, #24]	; (800c808 <vTaskDelay+0x64>)
 800c7ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7f2:	601a      	str	r2, [r3, #0]
 800c7f4:	f3bf 8f4f 	dsb	sy
 800c7f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c7fc:	bf00      	nop
 800c7fe:	3710      	adds	r7, #16
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}
 800c804:	20001078 	.word	0x20001078
 800c808:	e000ed04 	.word	0xe000ed04

0800c80c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b08a      	sub	sp, #40	; 0x28
 800c810:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c812:	2300      	movs	r3, #0
 800c814:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c816:	2300      	movs	r3, #0
 800c818:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c81a:	463a      	mov	r2, r7
 800c81c:	1d39      	adds	r1, r7, #4
 800c81e:	f107 0308 	add.w	r3, r7, #8
 800c822:	4618      	mov	r0, r3
 800c824:	f7fe ff8e 	bl	800b744 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c828:	6839      	ldr	r1, [r7, #0]
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	68ba      	ldr	r2, [r7, #8]
 800c82e:	9202      	str	r2, [sp, #8]
 800c830:	9301      	str	r3, [sp, #4]
 800c832:	2300      	movs	r3, #0
 800c834:	9300      	str	r3, [sp, #0]
 800c836:	2300      	movs	r3, #0
 800c838:	460a      	mov	r2, r1
 800c83a:	4921      	ldr	r1, [pc, #132]	; (800c8c0 <vTaskStartScheduler+0xb4>)
 800c83c:	4821      	ldr	r0, [pc, #132]	; (800c8c4 <vTaskStartScheduler+0xb8>)
 800c83e:	f7ff fe0f 	bl	800c460 <xTaskCreateStatic>
 800c842:	4603      	mov	r3, r0
 800c844:	4a20      	ldr	r2, [pc, #128]	; (800c8c8 <vTaskStartScheduler+0xbc>)
 800c846:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c848:	4b1f      	ldr	r3, [pc, #124]	; (800c8c8 <vTaskStartScheduler+0xbc>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d002      	beq.n	800c856 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c850:	2301      	movs	r3, #1
 800c852:	617b      	str	r3, [r7, #20]
 800c854:	e001      	b.n	800c85a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c856:	2300      	movs	r3, #0
 800c858:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c85a:	697b      	ldr	r3, [r7, #20]
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d102      	bne.n	800c866 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c860:	f000 fcfc 	bl	800d25c <xTimerCreateTimerTask>
 800c864:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c866:	697b      	ldr	r3, [r7, #20]
 800c868:	2b01      	cmp	r3, #1
 800c86a:	d116      	bne.n	800c89a <vTaskStartScheduler+0x8e>
	__asm volatile
 800c86c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c870:	f383 8811 	msr	BASEPRI, r3
 800c874:	f3bf 8f6f 	isb	sy
 800c878:	f3bf 8f4f 	dsb	sy
 800c87c:	613b      	str	r3, [r7, #16]
}
 800c87e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c880:	4b12      	ldr	r3, [pc, #72]	; (800c8cc <vTaskStartScheduler+0xc0>)
 800c882:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c886:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c888:	4b11      	ldr	r3, [pc, #68]	; (800c8d0 <vTaskStartScheduler+0xc4>)
 800c88a:	2201      	movs	r2, #1
 800c88c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c88e:	4b11      	ldr	r3, [pc, #68]	; (800c8d4 <vTaskStartScheduler+0xc8>)
 800c890:	2200      	movs	r2, #0
 800c892:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c894:	f001 f8bc 	bl	800da10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c898:	e00e      	b.n	800c8b8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c89a:	697b      	ldr	r3, [r7, #20]
 800c89c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8a0:	d10a      	bne.n	800c8b8 <vTaskStartScheduler+0xac>
	__asm volatile
 800c8a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8a6:	f383 8811 	msr	BASEPRI, r3
 800c8aa:	f3bf 8f6f 	isb	sy
 800c8ae:	f3bf 8f4f 	dsb	sy
 800c8b2:	60fb      	str	r3, [r7, #12]
}
 800c8b4:	bf00      	nop
 800c8b6:	e7fe      	b.n	800c8b6 <vTaskStartScheduler+0xaa>
}
 800c8b8:	bf00      	nop
 800c8ba:	3718      	adds	r7, #24
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}
 800c8c0:	0800eaf4 	.word	0x0800eaf4
 800c8c4:	0800cef1 	.word	0x0800cef1
 800c8c8:	20001074 	.word	0x20001074
 800c8cc:	20001070 	.word	0x20001070
 800c8d0:	2000105c 	.word	0x2000105c
 800c8d4:	20001054 	.word	0x20001054

0800c8d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c8d8:	b480      	push	{r7}
 800c8da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c8dc:	4b04      	ldr	r3, [pc, #16]	; (800c8f0 <vTaskSuspendAll+0x18>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	4a03      	ldr	r2, [pc, #12]	; (800c8f0 <vTaskSuspendAll+0x18>)
 800c8e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c8e6:	bf00      	nop
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ee:	4770      	bx	lr
 800c8f0:	20001078 	.word	0x20001078

0800c8f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c8fe:	2300      	movs	r3, #0
 800c900:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c902:	4b42      	ldr	r3, [pc, #264]	; (800ca0c <xTaskResumeAll+0x118>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d10a      	bne.n	800c920 <xTaskResumeAll+0x2c>
	__asm volatile
 800c90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c90e:	f383 8811 	msr	BASEPRI, r3
 800c912:	f3bf 8f6f 	isb	sy
 800c916:	f3bf 8f4f 	dsb	sy
 800c91a:	603b      	str	r3, [r7, #0]
}
 800c91c:	bf00      	nop
 800c91e:	e7fe      	b.n	800c91e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c920:	f001 f918 	bl	800db54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c924:	4b39      	ldr	r3, [pc, #228]	; (800ca0c <xTaskResumeAll+0x118>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	3b01      	subs	r3, #1
 800c92a:	4a38      	ldr	r2, [pc, #224]	; (800ca0c <xTaskResumeAll+0x118>)
 800c92c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c92e:	4b37      	ldr	r3, [pc, #220]	; (800ca0c <xTaskResumeAll+0x118>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d162      	bne.n	800c9fc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c936:	4b36      	ldr	r3, [pc, #216]	; (800ca10 <xTaskResumeAll+0x11c>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d05e      	beq.n	800c9fc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c93e:	e02f      	b.n	800c9a0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c940:	4b34      	ldr	r3, [pc, #208]	; (800ca14 <xTaskResumeAll+0x120>)
 800c942:	68db      	ldr	r3, [r3, #12]
 800c944:	68db      	ldr	r3, [r3, #12]
 800c946:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	3318      	adds	r3, #24
 800c94c:	4618      	mov	r0, r3
 800c94e:	f7fe ffb7 	bl	800b8c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	3304      	adds	r3, #4
 800c956:	4618      	mov	r0, r3
 800c958:	f7fe ffb2 	bl	800b8c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c960:	4b2d      	ldr	r3, [pc, #180]	; (800ca18 <xTaskResumeAll+0x124>)
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	429a      	cmp	r2, r3
 800c966:	d903      	bls.n	800c970 <xTaskResumeAll+0x7c>
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c96c:	4a2a      	ldr	r2, [pc, #168]	; (800ca18 <xTaskResumeAll+0x124>)
 800c96e:	6013      	str	r3, [r2, #0]
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c974:	4613      	mov	r3, r2
 800c976:	009b      	lsls	r3, r3, #2
 800c978:	4413      	add	r3, r2
 800c97a:	009b      	lsls	r3, r3, #2
 800c97c:	4a27      	ldr	r2, [pc, #156]	; (800ca1c <xTaskResumeAll+0x128>)
 800c97e:	441a      	add	r2, r3
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	3304      	adds	r3, #4
 800c984:	4619      	mov	r1, r3
 800c986:	4610      	mov	r0, r2
 800c988:	f7fe ff3d 	bl	800b806 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c990:	4b23      	ldr	r3, [pc, #140]	; (800ca20 <xTaskResumeAll+0x12c>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c996:	429a      	cmp	r2, r3
 800c998:	d302      	bcc.n	800c9a0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c99a:	4b22      	ldr	r3, [pc, #136]	; (800ca24 <xTaskResumeAll+0x130>)
 800c99c:	2201      	movs	r2, #1
 800c99e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c9a0:	4b1c      	ldr	r3, [pc, #112]	; (800ca14 <xTaskResumeAll+0x120>)
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d1cb      	bne.n	800c940 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d001      	beq.n	800c9b2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c9ae:	f000 fb55 	bl	800d05c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c9b2:	4b1d      	ldr	r3, [pc, #116]	; (800ca28 <xTaskResumeAll+0x134>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d010      	beq.n	800c9e0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c9be:	f000 f847 	bl	800ca50 <xTaskIncrementTick>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d002      	beq.n	800c9ce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c9c8:	4b16      	ldr	r3, [pc, #88]	; (800ca24 <xTaskResumeAll+0x130>)
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	3b01      	subs	r3, #1
 800c9d2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d1f1      	bne.n	800c9be <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c9da:	4b13      	ldr	r3, [pc, #76]	; (800ca28 <xTaskResumeAll+0x134>)
 800c9dc:	2200      	movs	r2, #0
 800c9de:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c9e0:	4b10      	ldr	r3, [pc, #64]	; (800ca24 <xTaskResumeAll+0x130>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d009      	beq.n	800c9fc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c9ec:	4b0f      	ldr	r3, [pc, #60]	; (800ca2c <xTaskResumeAll+0x138>)
 800c9ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9f2:	601a      	str	r2, [r3, #0]
 800c9f4:	f3bf 8f4f 	dsb	sy
 800c9f8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9fc:	f001 f8da 	bl	800dbb4 <vPortExitCritical>

	return xAlreadyYielded;
 800ca00:	68bb      	ldr	r3, [r7, #8]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop
 800ca0c:	20001078 	.word	0x20001078
 800ca10:	20001050 	.word	0x20001050
 800ca14:	20001010 	.word	0x20001010
 800ca18:	20001058 	.word	0x20001058
 800ca1c:	20000b80 	.word	0x20000b80
 800ca20:	20000b7c 	.word	0x20000b7c
 800ca24:	20001064 	.word	0x20001064
 800ca28:	20001060 	.word	0x20001060
 800ca2c:	e000ed04 	.word	0xe000ed04

0800ca30 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ca30:	b480      	push	{r7}
 800ca32:	b083      	sub	sp, #12
 800ca34:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ca36:	4b05      	ldr	r3, [pc, #20]	; (800ca4c <xTaskGetTickCount+0x1c>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ca3c:	687b      	ldr	r3, [r7, #4]
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	370c      	adds	r7, #12
 800ca42:	46bd      	mov	sp, r7
 800ca44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca48:	4770      	bx	lr
 800ca4a:	bf00      	nop
 800ca4c:	20001054 	.word	0x20001054

0800ca50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b086      	sub	sp, #24
 800ca54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ca56:	2300      	movs	r3, #0
 800ca58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca5a:	4b4f      	ldr	r3, [pc, #316]	; (800cb98 <xTaskIncrementTick+0x148>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	f040 808f 	bne.w	800cb82 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ca64:	4b4d      	ldr	r3, [pc, #308]	; (800cb9c <xTaskIncrementTick+0x14c>)
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	3301      	adds	r3, #1
 800ca6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ca6c:	4a4b      	ldr	r2, [pc, #300]	; (800cb9c <xTaskIncrementTick+0x14c>)
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ca72:	693b      	ldr	r3, [r7, #16]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d120      	bne.n	800caba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca78:	4b49      	ldr	r3, [pc, #292]	; (800cba0 <xTaskIncrementTick+0x150>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d00a      	beq.n	800ca98 <xTaskIncrementTick+0x48>
	__asm volatile
 800ca82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca86:	f383 8811 	msr	BASEPRI, r3
 800ca8a:	f3bf 8f6f 	isb	sy
 800ca8e:	f3bf 8f4f 	dsb	sy
 800ca92:	603b      	str	r3, [r7, #0]
}
 800ca94:	bf00      	nop
 800ca96:	e7fe      	b.n	800ca96 <xTaskIncrementTick+0x46>
 800ca98:	4b41      	ldr	r3, [pc, #260]	; (800cba0 <xTaskIncrementTick+0x150>)
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	60fb      	str	r3, [r7, #12]
 800ca9e:	4b41      	ldr	r3, [pc, #260]	; (800cba4 <xTaskIncrementTick+0x154>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	4a3f      	ldr	r2, [pc, #252]	; (800cba0 <xTaskIncrementTick+0x150>)
 800caa4:	6013      	str	r3, [r2, #0]
 800caa6:	4a3f      	ldr	r2, [pc, #252]	; (800cba4 <xTaskIncrementTick+0x154>)
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	6013      	str	r3, [r2, #0]
 800caac:	4b3e      	ldr	r3, [pc, #248]	; (800cba8 <xTaskIncrementTick+0x158>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	3301      	adds	r3, #1
 800cab2:	4a3d      	ldr	r2, [pc, #244]	; (800cba8 <xTaskIncrementTick+0x158>)
 800cab4:	6013      	str	r3, [r2, #0]
 800cab6:	f000 fad1 	bl	800d05c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800caba:	4b3c      	ldr	r3, [pc, #240]	; (800cbac <xTaskIncrementTick+0x15c>)
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	693a      	ldr	r2, [r7, #16]
 800cac0:	429a      	cmp	r2, r3
 800cac2:	d349      	bcc.n	800cb58 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cac4:	4b36      	ldr	r3, [pc, #216]	; (800cba0 <xTaskIncrementTick+0x150>)
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d104      	bne.n	800cad8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cace:	4b37      	ldr	r3, [pc, #220]	; (800cbac <xTaskIncrementTick+0x15c>)
 800cad0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cad4:	601a      	str	r2, [r3, #0]
					break;
 800cad6:	e03f      	b.n	800cb58 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cad8:	4b31      	ldr	r3, [pc, #196]	; (800cba0 <xTaskIncrementTick+0x150>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	68db      	ldr	r3, [r3, #12]
 800cade:	68db      	ldr	r3, [r3, #12]
 800cae0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	685b      	ldr	r3, [r3, #4]
 800cae6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cae8:	693a      	ldr	r2, [r7, #16]
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	429a      	cmp	r2, r3
 800caee:	d203      	bcs.n	800caf8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800caf0:	4a2e      	ldr	r2, [pc, #184]	; (800cbac <xTaskIncrementTick+0x15c>)
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800caf6:	e02f      	b.n	800cb58 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	3304      	adds	r3, #4
 800cafc:	4618      	mov	r0, r3
 800cafe:	f7fe fedf 	bl	800b8c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d004      	beq.n	800cb14 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	3318      	adds	r3, #24
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f7fe fed6 	bl	800b8c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb18:	4b25      	ldr	r3, [pc, #148]	; (800cbb0 <xTaskIncrementTick+0x160>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d903      	bls.n	800cb28 <xTaskIncrementTick+0xd8>
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb24:	4a22      	ldr	r2, [pc, #136]	; (800cbb0 <xTaskIncrementTick+0x160>)
 800cb26:	6013      	str	r3, [r2, #0]
 800cb28:	68bb      	ldr	r3, [r7, #8]
 800cb2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb2c:	4613      	mov	r3, r2
 800cb2e:	009b      	lsls	r3, r3, #2
 800cb30:	4413      	add	r3, r2
 800cb32:	009b      	lsls	r3, r3, #2
 800cb34:	4a1f      	ldr	r2, [pc, #124]	; (800cbb4 <xTaskIncrementTick+0x164>)
 800cb36:	441a      	add	r2, r3
 800cb38:	68bb      	ldr	r3, [r7, #8]
 800cb3a:	3304      	adds	r3, #4
 800cb3c:	4619      	mov	r1, r3
 800cb3e:	4610      	mov	r0, r2
 800cb40:	f7fe fe61 	bl	800b806 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb44:	68bb      	ldr	r3, [r7, #8]
 800cb46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb48:	4b1b      	ldr	r3, [pc, #108]	; (800cbb8 <xTaskIncrementTick+0x168>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	d3b8      	bcc.n	800cac4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cb52:	2301      	movs	r3, #1
 800cb54:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb56:	e7b5      	b.n	800cac4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cb58:	4b17      	ldr	r3, [pc, #92]	; (800cbb8 <xTaskIncrementTick+0x168>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb5e:	4915      	ldr	r1, [pc, #84]	; (800cbb4 <xTaskIncrementTick+0x164>)
 800cb60:	4613      	mov	r3, r2
 800cb62:	009b      	lsls	r3, r3, #2
 800cb64:	4413      	add	r3, r2
 800cb66:	009b      	lsls	r3, r3, #2
 800cb68:	440b      	add	r3, r1
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	2b01      	cmp	r3, #1
 800cb6e:	d901      	bls.n	800cb74 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cb70:	2301      	movs	r3, #1
 800cb72:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cb74:	4b11      	ldr	r3, [pc, #68]	; (800cbbc <xTaskIncrementTick+0x16c>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d007      	beq.n	800cb8c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	617b      	str	r3, [r7, #20]
 800cb80:	e004      	b.n	800cb8c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cb82:	4b0f      	ldr	r3, [pc, #60]	; (800cbc0 <xTaskIncrementTick+0x170>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	3301      	adds	r3, #1
 800cb88:	4a0d      	ldr	r2, [pc, #52]	; (800cbc0 <xTaskIncrementTick+0x170>)
 800cb8a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cb8c:	697b      	ldr	r3, [r7, #20]
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3718      	adds	r7, #24
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	20001078 	.word	0x20001078
 800cb9c:	20001054 	.word	0x20001054
 800cba0:	20001008 	.word	0x20001008
 800cba4:	2000100c 	.word	0x2000100c
 800cba8:	20001068 	.word	0x20001068
 800cbac:	20001070 	.word	0x20001070
 800cbb0:	20001058 	.word	0x20001058
 800cbb4:	20000b80 	.word	0x20000b80
 800cbb8:	20000b7c 	.word	0x20000b7c
 800cbbc:	20001064 	.word	0x20001064
 800cbc0:	20001060 	.word	0x20001060

0800cbc4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b085      	sub	sp, #20
 800cbc8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cbca:	4b28      	ldr	r3, [pc, #160]	; (800cc6c <vTaskSwitchContext+0xa8>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d003      	beq.n	800cbda <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cbd2:	4b27      	ldr	r3, [pc, #156]	; (800cc70 <vTaskSwitchContext+0xac>)
 800cbd4:	2201      	movs	r2, #1
 800cbd6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cbd8:	e041      	b.n	800cc5e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800cbda:	4b25      	ldr	r3, [pc, #148]	; (800cc70 <vTaskSwitchContext+0xac>)
 800cbdc:	2200      	movs	r2, #0
 800cbde:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbe0:	4b24      	ldr	r3, [pc, #144]	; (800cc74 <vTaskSwitchContext+0xb0>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	60fb      	str	r3, [r7, #12]
 800cbe6:	e010      	b.n	800cc0a <vTaskSwitchContext+0x46>
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d10a      	bne.n	800cc04 <vTaskSwitchContext+0x40>
	__asm volatile
 800cbee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbf2:	f383 8811 	msr	BASEPRI, r3
 800cbf6:	f3bf 8f6f 	isb	sy
 800cbfa:	f3bf 8f4f 	dsb	sy
 800cbfe:	607b      	str	r3, [r7, #4]
}
 800cc00:	bf00      	nop
 800cc02:	e7fe      	b.n	800cc02 <vTaskSwitchContext+0x3e>
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	3b01      	subs	r3, #1
 800cc08:	60fb      	str	r3, [r7, #12]
 800cc0a:	491b      	ldr	r1, [pc, #108]	; (800cc78 <vTaskSwitchContext+0xb4>)
 800cc0c:	68fa      	ldr	r2, [r7, #12]
 800cc0e:	4613      	mov	r3, r2
 800cc10:	009b      	lsls	r3, r3, #2
 800cc12:	4413      	add	r3, r2
 800cc14:	009b      	lsls	r3, r3, #2
 800cc16:	440b      	add	r3, r1
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d0e4      	beq.n	800cbe8 <vTaskSwitchContext+0x24>
 800cc1e:	68fa      	ldr	r2, [r7, #12]
 800cc20:	4613      	mov	r3, r2
 800cc22:	009b      	lsls	r3, r3, #2
 800cc24:	4413      	add	r3, r2
 800cc26:	009b      	lsls	r3, r3, #2
 800cc28:	4a13      	ldr	r2, [pc, #76]	; (800cc78 <vTaskSwitchContext+0xb4>)
 800cc2a:	4413      	add	r3, r2
 800cc2c:	60bb      	str	r3, [r7, #8]
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	685b      	ldr	r3, [r3, #4]
 800cc32:	685a      	ldr	r2, [r3, #4]
 800cc34:	68bb      	ldr	r3, [r7, #8]
 800cc36:	605a      	str	r2, [r3, #4]
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	685a      	ldr	r2, [r3, #4]
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	3308      	adds	r3, #8
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d104      	bne.n	800cc4e <vTaskSwitchContext+0x8a>
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	685b      	ldr	r3, [r3, #4]
 800cc48:	685a      	ldr	r2, [r3, #4]
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	605a      	str	r2, [r3, #4]
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	685b      	ldr	r3, [r3, #4]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	4a09      	ldr	r2, [pc, #36]	; (800cc7c <vTaskSwitchContext+0xb8>)
 800cc56:	6013      	str	r3, [r2, #0]
 800cc58:	4a06      	ldr	r2, [pc, #24]	; (800cc74 <vTaskSwitchContext+0xb0>)
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	6013      	str	r3, [r2, #0]
}
 800cc5e:	bf00      	nop
 800cc60:	3714      	adds	r7, #20
 800cc62:	46bd      	mov	sp, r7
 800cc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc68:	4770      	bx	lr
 800cc6a:	bf00      	nop
 800cc6c:	20001078 	.word	0x20001078
 800cc70:	20001064 	.word	0x20001064
 800cc74:	20001058 	.word	0x20001058
 800cc78:	20000b80 	.word	0x20000b80
 800cc7c:	20000b7c 	.word	0x20000b7c

0800cc80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d10a      	bne.n	800cca6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc94:	f383 8811 	msr	BASEPRI, r3
 800cc98:	f3bf 8f6f 	isb	sy
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	60fb      	str	r3, [r7, #12]
}
 800cca2:	bf00      	nop
 800cca4:	e7fe      	b.n	800cca4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cca6:	4b07      	ldr	r3, [pc, #28]	; (800ccc4 <vTaskPlaceOnEventList+0x44>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	3318      	adds	r3, #24
 800ccac:	4619      	mov	r1, r3
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	f7fe fdcd 	bl	800b84e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ccb4:	2101      	movs	r1, #1
 800ccb6:	6838      	ldr	r0, [r7, #0]
 800ccb8:	f000 fa7c 	bl	800d1b4 <prvAddCurrentTaskToDelayedList>
}
 800ccbc:	bf00      	nop
 800ccbe:	3710      	adds	r7, #16
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}
 800ccc4:	20000b7c 	.word	0x20000b7c

0800ccc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b086      	sub	sp, #24
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	60f8      	str	r0, [r7, #12]
 800ccd0:	60b9      	str	r1, [r7, #8]
 800ccd2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d10a      	bne.n	800ccf0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ccda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccde:	f383 8811 	msr	BASEPRI, r3
 800cce2:	f3bf 8f6f 	isb	sy
 800cce6:	f3bf 8f4f 	dsb	sy
 800ccea:	617b      	str	r3, [r7, #20]
}
 800ccec:	bf00      	nop
 800ccee:	e7fe      	b.n	800ccee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ccf0:	4b0a      	ldr	r3, [pc, #40]	; (800cd1c <vTaskPlaceOnEventListRestricted+0x54>)
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	3318      	adds	r3, #24
 800ccf6:	4619      	mov	r1, r3
 800ccf8:	68f8      	ldr	r0, [r7, #12]
 800ccfa:	f7fe fd84 	bl	800b806 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d002      	beq.n	800cd0a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cd04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd08:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cd0a:	6879      	ldr	r1, [r7, #4]
 800cd0c:	68b8      	ldr	r0, [r7, #8]
 800cd0e:	f000 fa51 	bl	800d1b4 <prvAddCurrentTaskToDelayedList>
	}
 800cd12:	bf00      	nop
 800cd14:	3718      	adds	r7, #24
 800cd16:	46bd      	mov	sp, r7
 800cd18:	bd80      	pop	{r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	20000b7c 	.word	0x20000b7c

0800cd20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b086      	sub	sp, #24
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	68db      	ldr	r3, [r3, #12]
 800cd2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cd30:	693b      	ldr	r3, [r7, #16]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d10a      	bne.n	800cd4c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800cd36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd3a:	f383 8811 	msr	BASEPRI, r3
 800cd3e:	f3bf 8f6f 	isb	sy
 800cd42:	f3bf 8f4f 	dsb	sy
 800cd46:	60fb      	str	r3, [r7, #12]
}
 800cd48:	bf00      	nop
 800cd4a:	e7fe      	b.n	800cd4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cd4c:	693b      	ldr	r3, [r7, #16]
 800cd4e:	3318      	adds	r3, #24
 800cd50:	4618      	mov	r0, r3
 800cd52:	f7fe fdb5 	bl	800b8c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd56:	4b1e      	ldr	r3, [pc, #120]	; (800cdd0 <xTaskRemoveFromEventList+0xb0>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d11d      	bne.n	800cd9a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	3304      	adds	r3, #4
 800cd62:	4618      	mov	r0, r3
 800cd64:	f7fe fdac 	bl	800b8c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cd68:	693b      	ldr	r3, [r7, #16]
 800cd6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd6c:	4b19      	ldr	r3, [pc, #100]	; (800cdd4 <xTaskRemoveFromEventList+0xb4>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	429a      	cmp	r2, r3
 800cd72:	d903      	bls.n	800cd7c <xTaskRemoveFromEventList+0x5c>
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd78:	4a16      	ldr	r2, [pc, #88]	; (800cdd4 <xTaskRemoveFromEventList+0xb4>)
 800cd7a:	6013      	str	r3, [r2, #0]
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd80:	4613      	mov	r3, r2
 800cd82:	009b      	lsls	r3, r3, #2
 800cd84:	4413      	add	r3, r2
 800cd86:	009b      	lsls	r3, r3, #2
 800cd88:	4a13      	ldr	r2, [pc, #76]	; (800cdd8 <xTaskRemoveFromEventList+0xb8>)
 800cd8a:	441a      	add	r2, r3
 800cd8c:	693b      	ldr	r3, [r7, #16]
 800cd8e:	3304      	adds	r3, #4
 800cd90:	4619      	mov	r1, r3
 800cd92:	4610      	mov	r0, r2
 800cd94:	f7fe fd37 	bl	800b806 <vListInsertEnd>
 800cd98:	e005      	b.n	800cda6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	3318      	adds	r3, #24
 800cd9e:	4619      	mov	r1, r3
 800cda0:	480e      	ldr	r0, [pc, #56]	; (800cddc <xTaskRemoveFromEventList+0xbc>)
 800cda2:	f7fe fd30 	bl	800b806 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdaa:	4b0d      	ldr	r3, [pc, #52]	; (800cde0 <xTaskRemoveFromEventList+0xc0>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	d905      	bls.n	800cdc0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cdb8:	4b0a      	ldr	r3, [pc, #40]	; (800cde4 <xTaskRemoveFromEventList+0xc4>)
 800cdba:	2201      	movs	r2, #1
 800cdbc:	601a      	str	r2, [r3, #0]
 800cdbe:	e001      	b.n	800cdc4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cdc4:	697b      	ldr	r3, [r7, #20]
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3718      	adds	r7, #24
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	20001078 	.word	0x20001078
 800cdd4:	20001058 	.word	0x20001058
 800cdd8:	20000b80 	.word	0x20000b80
 800cddc:	20001010 	.word	0x20001010
 800cde0:	20000b7c 	.word	0x20000b7c
 800cde4:	20001064 	.word	0x20001064

0800cde8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cde8:	b480      	push	{r7}
 800cdea:	b083      	sub	sp, #12
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cdf0:	4b06      	ldr	r3, [pc, #24]	; (800ce0c <vTaskInternalSetTimeOutState+0x24>)
 800cdf2:	681a      	ldr	r2, [r3, #0]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cdf8:	4b05      	ldr	r3, [pc, #20]	; (800ce10 <vTaskInternalSetTimeOutState+0x28>)
 800cdfa:	681a      	ldr	r2, [r3, #0]
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	605a      	str	r2, [r3, #4]
}
 800ce00:	bf00      	nop
 800ce02:	370c      	adds	r7, #12
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr
 800ce0c:	20001068 	.word	0x20001068
 800ce10:	20001054 	.word	0x20001054

0800ce14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b088      	sub	sp, #32
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
 800ce1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d10a      	bne.n	800ce3a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ce24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce28:	f383 8811 	msr	BASEPRI, r3
 800ce2c:	f3bf 8f6f 	isb	sy
 800ce30:	f3bf 8f4f 	dsb	sy
 800ce34:	613b      	str	r3, [r7, #16]
}
 800ce36:	bf00      	nop
 800ce38:	e7fe      	b.n	800ce38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d10a      	bne.n	800ce56 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ce40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce44:	f383 8811 	msr	BASEPRI, r3
 800ce48:	f3bf 8f6f 	isb	sy
 800ce4c:	f3bf 8f4f 	dsb	sy
 800ce50:	60fb      	str	r3, [r7, #12]
}
 800ce52:	bf00      	nop
 800ce54:	e7fe      	b.n	800ce54 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ce56:	f000 fe7d 	bl	800db54 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ce5a:	4b1d      	ldr	r3, [pc, #116]	; (800ced0 <xTaskCheckForTimeOut+0xbc>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	685b      	ldr	r3, [r3, #4]
 800ce64:	69ba      	ldr	r2, [r7, #24]
 800ce66:	1ad3      	subs	r3, r2, r3
 800ce68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ce72:	d102      	bne.n	800ce7a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ce74:	2300      	movs	r3, #0
 800ce76:	61fb      	str	r3, [r7, #28]
 800ce78:	e023      	b.n	800cec2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681a      	ldr	r2, [r3, #0]
 800ce7e:	4b15      	ldr	r3, [pc, #84]	; (800ced4 <xTaskCheckForTimeOut+0xc0>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	429a      	cmp	r2, r3
 800ce84:	d007      	beq.n	800ce96 <xTaskCheckForTimeOut+0x82>
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	685b      	ldr	r3, [r3, #4]
 800ce8a:	69ba      	ldr	r2, [r7, #24]
 800ce8c:	429a      	cmp	r2, r3
 800ce8e:	d302      	bcc.n	800ce96 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ce90:	2301      	movs	r3, #1
 800ce92:	61fb      	str	r3, [r7, #28]
 800ce94:	e015      	b.n	800cec2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	697a      	ldr	r2, [r7, #20]
 800ce9c:	429a      	cmp	r2, r3
 800ce9e:	d20b      	bcs.n	800ceb8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	681a      	ldr	r2, [r3, #0]
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	1ad2      	subs	r2, r2, r3
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ceac:	6878      	ldr	r0, [r7, #4]
 800ceae:	f7ff ff9b 	bl	800cde8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	61fb      	str	r3, [r7, #28]
 800ceb6:	e004      	b.n	800cec2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	2200      	movs	r2, #0
 800cebc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cebe:	2301      	movs	r3, #1
 800cec0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cec2:	f000 fe77 	bl	800dbb4 <vPortExitCritical>

	return xReturn;
 800cec6:	69fb      	ldr	r3, [r7, #28]
}
 800cec8:	4618      	mov	r0, r3
 800ceca:	3720      	adds	r7, #32
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}
 800ced0:	20001054 	.word	0x20001054
 800ced4:	20001068 	.word	0x20001068

0800ced8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ced8:	b480      	push	{r7}
 800ceda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cedc:	4b03      	ldr	r3, [pc, #12]	; (800ceec <vTaskMissedYield+0x14>)
 800cede:	2201      	movs	r2, #1
 800cee0:	601a      	str	r2, [r3, #0]
}
 800cee2:	bf00      	nop
 800cee4:	46bd      	mov	sp, r7
 800cee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceea:	4770      	bx	lr
 800ceec:	20001064 	.word	0x20001064

0800cef0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b082      	sub	sp, #8
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cef8:	f000 f852 	bl	800cfa0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cefc:	4b06      	ldr	r3, [pc, #24]	; (800cf18 <prvIdleTask+0x28>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	2b01      	cmp	r3, #1
 800cf02:	d9f9      	bls.n	800cef8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cf04:	4b05      	ldr	r3, [pc, #20]	; (800cf1c <prvIdleTask+0x2c>)
 800cf06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf0a:	601a      	str	r2, [r3, #0]
 800cf0c:	f3bf 8f4f 	dsb	sy
 800cf10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cf14:	e7f0      	b.n	800cef8 <prvIdleTask+0x8>
 800cf16:	bf00      	nop
 800cf18:	20000b80 	.word	0x20000b80
 800cf1c:	e000ed04 	.word	0xe000ed04

0800cf20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf26:	2300      	movs	r3, #0
 800cf28:	607b      	str	r3, [r7, #4]
 800cf2a:	e00c      	b.n	800cf46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cf2c:	687a      	ldr	r2, [r7, #4]
 800cf2e:	4613      	mov	r3, r2
 800cf30:	009b      	lsls	r3, r3, #2
 800cf32:	4413      	add	r3, r2
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	4a12      	ldr	r2, [pc, #72]	; (800cf80 <prvInitialiseTaskLists+0x60>)
 800cf38:	4413      	add	r3, r2
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7fe fc36 	bl	800b7ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	3301      	adds	r3, #1
 800cf44:	607b      	str	r3, [r7, #4]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2b37      	cmp	r3, #55	; 0x37
 800cf4a:	d9ef      	bls.n	800cf2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cf4c:	480d      	ldr	r0, [pc, #52]	; (800cf84 <prvInitialiseTaskLists+0x64>)
 800cf4e:	f7fe fc2d 	bl	800b7ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cf52:	480d      	ldr	r0, [pc, #52]	; (800cf88 <prvInitialiseTaskLists+0x68>)
 800cf54:	f7fe fc2a 	bl	800b7ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cf58:	480c      	ldr	r0, [pc, #48]	; (800cf8c <prvInitialiseTaskLists+0x6c>)
 800cf5a:	f7fe fc27 	bl	800b7ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cf5e:	480c      	ldr	r0, [pc, #48]	; (800cf90 <prvInitialiseTaskLists+0x70>)
 800cf60:	f7fe fc24 	bl	800b7ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cf64:	480b      	ldr	r0, [pc, #44]	; (800cf94 <prvInitialiseTaskLists+0x74>)
 800cf66:	f7fe fc21 	bl	800b7ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cf6a:	4b0b      	ldr	r3, [pc, #44]	; (800cf98 <prvInitialiseTaskLists+0x78>)
 800cf6c:	4a05      	ldr	r2, [pc, #20]	; (800cf84 <prvInitialiseTaskLists+0x64>)
 800cf6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cf70:	4b0a      	ldr	r3, [pc, #40]	; (800cf9c <prvInitialiseTaskLists+0x7c>)
 800cf72:	4a05      	ldr	r2, [pc, #20]	; (800cf88 <prvInitialiseTaskLists+0x68>)
 800cf74:	601a      	str	r2, [r3, #0]
}
 800cf76:	bf00      	nop
 800cf78:	3708      	adds	r7, #8
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}
 800cf7e:	bf00      	nop
 800cf80:	20000b80 	.word	0x20000b80
 800cf84:	20000fe0 	.word	0x20000fe0
 800cf88:	20000ff4 	.word	0x20000ff4
 800cf8c:	20001010 	.word	0x20001010
 800cf90:	20001024 	.word	0x20001024
 800cf94:	2000103c 	.word	0x2000103c
 800cf98:	20001008 	.word	0x20001008
 800cf9c:	2000100c 	.word	0x2000100c

0800cfa0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b082      	sub	sp, #8
 800cfa4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cfa6:	e019      	b.n	800cfdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cfa8:	f000 fdd4 	bl	800db54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfac:	4b10      	ldr	r3, [pc, #64]	; (800cff0 <prvCheckTasksWaitingTermination+0x50>)
 800cfae:	68db      	ldr	r3, [r3, #12]
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	3304      	adds	r3, #4
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f7fe fc81 	bl	800b8c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cfbe:	4b0d      	ldr	r3, [pc, #52]	; (800cff4 <prvCheckTasksWaitingTermination+0x54>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	3b01      	subs	r3, #1
 800cfc4:	4a0b      	ldr	r2, [pc, #44]	; (800cff4 <prvCheckTasksWaitingTermination+0x54>)
 800cfc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cfc8:	4b0b      	ldr	r3, [pc, #44]	; (800cff8 <prvCheckTasksWaitingTermination+0x58>)
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	3b01      	subs	r3, #1
 800cfce:	4a0a      	ldr	r2, [pc, #40]	; (800cff8 <prvCheckTasksWaitingTermination+0x58>)
 800cfd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cfd2:	f000 fdef 	bl	800dbb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f000 f810 	bl	800cffc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cfdc:	4b06      	ldr	r3, [pc, #24]	; (800cff8 <prvCheckTasksWaitingTermination+0x58>)
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d1e1      	bne.n	800cfa8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cfe4:	bf00      	nop
 800cfe6:	bf00      	nop
 800cfe8:	3708      	adds	r7, #8
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}
 800cfee:	bf00      	nop
 800cff0:	20001024 	.word	0x20001024
 800cff4:	20001050 	.word	0x20001050
 800cff8:	20001038 	.word	0x20001038

0800cffc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b084      	sub	sp, #16
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d108      	bne.n	800d020 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d012:	4618      	mov	r0, r3
 800d014:	f000 ff8c 	bl	800df30 <vPortFree>
				vPortFree( pxTCB );
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f000 ff89 	bl	800df30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d01e:	e018      	b.n	800d052 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d026:	2b01      	cmp	r3, #1
 800d028:	d103      	bne.n	800d032 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f000 ff80 	bl	800df30 <vPortFree>
	}
 800d030:	e00f      	b.n	800d052 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800d038:	2b02      	cmp	r3, #2
 800d03a:	d00a      	beq.n	800d052 <prvDeleteTCB+0x56>
	__asm volatile
 800d03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d040:	f383 8811 	msr	BASEPRI, r3
 800d044:	f3bf 8f6f 	isb	sy
 800d048:	f3bf 8f4f 	dsb	sy
 800d04c:	60fb      	str	r3, [r7, #12]
}
 800d04e:	bf00      	nop
 800d050:	e7fe      	b.n	800d050 <prvDeleteTCB+0x54>
	}
 800d052:	bf00      	nop
 800d054:	3710      	adds	r7, #16
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}
	...

0800d05c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d05c:	b480      	push	{r7}
 800d05e:	b083      	sub	sp, #12
 800d060:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d062:	4b0c      	ldr	r3, [pc, #48]	; (800d094 <prvResetNextTaskUnblockTime+0x38>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d104      	bne.n	800d076 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d06c:	4b0a      	ldr	r3, [pc, #40]	; (800d098 <prvResetNextTaskUnblockTime+0x3c>)
 800d06e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d072:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d074:	e008      	b.n	800d088 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d076:	4b07      	ldr	r3, [pc, #28]	; (800d094 <prvResetNextTaskUnblockTime+0x38>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	68db      	ldr	r3, [r3, #12]
 800d07c:	68db      	ldr	r3, [r3, #12]
 800d07e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	685b      	ldr	r3, [r3, #4]
 800d084:	4a04      	ldr	r2, [pc, #16]	; (800d098 <prvResetNextTaskUnblockTime+0x3c>)
 800d086:	6013      	str	r3, [r2, #0]
}
 800d088:	bf00      	nop
 800d08a:	370c      	adds	r7, #12
 800d08c:	46bd      	mov	sp, r7
 800d08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d092:	4770      	bx	lr
 800d094:	20001008 	.word	0x20001008
 800d098:	20001070 	.word	0x20001070

0800d09c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d09c:	b480      	push	{r7}
 800d09e:	b083      	sub	sp, #12
 800d0a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d0a2:	4b0b      	ldr	r3, [pc, #44]	; (800d0d0 <xTaskGetSchedulerState+0x34>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d102      	bne.n	800d0b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	607b      	str	r3, [r7, #4]
 800d0ae:	e008      	b.n	800d0c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0b0:	4b08      	ldr	r3, [pc, #32]	; (800d0d4 <xTaskGetSchedulerState+0x38>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d102      	bne.n	800d0be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d0b8:	2302      	movs	r3, #2
 800d0ba:	607b      	str	r3, [r7, #4]
 800d0bc:	e001      	b.n	800d0c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d0c2:	687b      	ldr	r3, [r7, #4]
	}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	370c      	adds	r7, #12
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr
 800d0d0:	2000105c 	.word	0x2000105c
 800d0d4:	20001078 	.word	0x20001078

0800d0d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b086      	sub	sp, #24
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d056      	beq.n	800d19c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d0ee:	4b2e      	ldr	r3, [pc, #184]	; (800d1a8 <xTaskPriorityDisinherit+0xd0>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	693a      	ldr	r2, [r7, #16]
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d00a      	beq.n	800d10e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0fc:	f383 8811 	msr	BASEPRI, r3
 800d100:	f3bf 8f6f 	isb	sy
 800d104:	f3bf 8f4f 	dsb	sy
 800d108:	60fb      	str	r3, [r7, #12]
}
 800d10a:	bf00      	nop
 800d10c:	e7fe      	b.n	800d10c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d112:	2b00      	cmp	r3, #0
 800d114:	d10a      	bne.n	800d12c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d11a:	f383 8811 	msr	BASEPRI, r3
 800d11e:	f3bf 8f6f 	isb	sy
 800d122:	f3bf 8f4f 	dsb	sy
 800d126:	60bb      	str	r3, [r7, #8]
}
 800d128:	bf00      	nop
 800d12a:	e7fe      	b.n	800d12a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d130:	1e5a      	subs	r2, r3, #1
 800d132:	693b      	ldr	r3, [r7, #16]
 800d134:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d13e:	429a      	cmp	r2, r3
 800d140:	d02c      	beq.n	800d19c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d146:	2b00      	cmp	r3, #0
 800d148:	d128      	bne.n	800d19c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	3304      	adds	r3, #4
 800d14e:	4618      	mov	r0, r3
 800d150:	f7fe fbb6 	bl	800b8c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d154:	693b      	ldr	r3, [r7, #16]
 800d156:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d158:	693b      	ldr	r3, [r7, #16]
 800d15a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d160:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d168:	693b      	ldr	r3, [r7, #16]
 800d16a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d16c:	4b0f      	ldr	r3, [pc, #60]	; (800d1ac <xTaskPriorityDisinherit+0xd4>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	429a      	cmp	r2, r3
 800d172:	d903      	bls.n	800d17c <xTaskPriorityDisinherit+0xa4>
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d178:	4a0c      	ldr	r2, [pc, #48]	; (800d1ac <xTaskPriorityDisinherit+0xd4>)
 800d17a:	6013      	str	r3, [r2, #0]
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d180:	4613      	mov	r3, r2
 800d182:	009b      	lsls	r3, r3, #2
 800d184:	4413      	add	r3, r2
 800d186:	009b      	lsls	r3, r3, #2
 800d188:	4a09      	ldr	r2, [pc, #36]	; (800d1b0 <xTaskPriorityDisinherit+0xd8>)
 800d18a:	441a      	add	r2, r3
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	3304      	adds	r3, #4
 800d190:	4619      	mov	r1, r3
 800d192:	4610      	mov	r0, r2
 800d194:	f7fe fb37 	bl	800b806 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d198:	2301      	movs	r3, #1
 800d19a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d19c:	697b      	ldr	r3, [r7, #20]
	}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	3718      	adds	r7, #24
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}
 800d1a6:	bf00      	nop
 800d1a8:	20000b7c 	.word	0x20000b7c
 800d1ac:	20001058 	.word	0x20001058
 800d1b0:	20000b80 	.word	0x20000b80

0800d1b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b084      	sub	sp, #16
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
 800d1bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d1be:	4b21      	ldr	r3, [pc, #132]	; (800d244 <prvAddCurrentTaskToDelayedList+0x90>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1c4:	4b20      	ldr	r3, [pc, #128]	; (800d248 <prvAddCurrentTaskToDelayedList+0x94>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	3304      	adds	r3, #4
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	f7fe fb78 	bl	800b8c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d1d6:	d10a      	bne.n	800d1ee <prvAddCurrentTaskToDelayedList+0x3a>
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d007      	beq.n	800d1ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d1de:	4b1a      	ldr	r3, [pc, #104]	; (800d248 <prvAddCurrentTaskToDelayedList+0x94>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	3304      	adds	r3, #4
 800d1e4:	4619      	mov	r1, r3
 800d1e6:	4819      	ldr	r0, [pc, #100]	; (800d24c <prvAddCurrentTaskToDelayedList+0x98>)
 800d1e8:	f7fe fb0d 	bl	800b806 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d1ec:	e026      	b.n	800d23c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d1ee:	68fa      	ldr	r2, [r7, #12]
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4413      	add	r3, r2
 800d1f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d1f6:	4b14      	ldr	r3, [pc, #80]	; (800d248 <prvAddCurrentTaskToDelayedList+0x94>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	68ba      	ldr	r2, [r7, #8]
 800d1fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d1fe:	68ba      	ldr	r2, [r7, #8]
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	429a      	cmp	r2, r3
 800d204:	d209      	bcs.n	800d21a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d206:	4b12      	ldr	r3, [pc, #72]	; (800d250 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d208:	681a      	ldr	r2, [r3, #0]
 800d20a:	4b0f      	ldr	r3, [pc, #60]	; (800d248 <prvAddCurrentTaskToDelayedList+0x94>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	3304      	adds	r3, #4
 800d210:	4619      	mov	r1, r3
 800d212:	4610      	mov	r0, r2
 800d214:	f7fe fb1b 	bl	800b84e <vListInsert>
}
 800d218:	e010      	b.n	800d23c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d21a:	4b0e      	ldr	r3, [pc, #56]	; (800d254 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d21c:	681a      	ldr	r2, [r3, #0]
 800d21e:	4b0a      	ldr	r3, [pc, #40]	; (800d248 <prvAddCurrentTaskToDelayedList+0x94>)
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	3304      	adds	r3, #4
 800d224:	4619      	mov	r1, r3
 800d226:	4610      	mov	r0, r2
 800d228:	f7fe fb11 	bl	800b84e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d22c:	4b0a      	ldr	r3, [pc, #40]	; (800d258 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	68ba      	ldr	r2, [r7, #8]
 800d232:	429a      	cmp	r2, r3
 800d234:	d202      	bcs.n	800d23c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d236:	4a08      	ldr	r2, [pc, #32]	; (800d258 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d238:	68bb      	ldr	r3, [r7, #8]
 800d23a:	6013      	str	r3, [r2, #0]
}
 800d23c:	bf00      	nop
 800d23e:	3710      	adds	r7, #16
 800d240:	46bd      	mov	sp, r7
 800d242:	bd80      	pop	{r7, pc}
 800d244:	20001054 	.word	0x20001054
 800d248:	20000b7c 	.word	0x20000b7c
 800d24c:	2000103c 	.word	0x2000103c
 800d250:	2000100c 	.word	0x2000100c
 800d254:	20001008 	.word	0x20001008
 800d258:	20001070 	.word	0x20001070

0800d25c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b08a      	sub	sp, #40	; 0x28
 800d260:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d262:	2300      	movs	r3, #0
 800d264:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d266:	f000 fb07 	bl	800d878 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d26a:	4b1c      	ldr	r3, [pc, #112]	; (800d2dc <xTimerCreateTimerTask+0x80>)
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d021      	beq.n	800d2b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d272:	2300      	movs	r3, #0
 800d274:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d276:	2300      	movs	r3, #0
 800d278:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d27a:	1d3a      	adds	r2, r7, #4
 800d27c:	f107 0108 	add.w	r1, r7, #8
 800d280:	f107 030c 	add.w	r3, r7, #12
 800d284:	4618      	mov	r0, r3
 800d286:	f7fe fa77 	bl	800b778 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d28a:	6879      	ldr	r1, [r7, #4]
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	68fa      	ldr	r2, [r7, #12]
 800d290:	9202      	str	r2, [sp, #8]
 800d292:	9301      	str	r3, [sp, #4]
 800d294:	2302      	movs	r3, #2
 800d296:	9300      	str	r3, [sp, #0]
 800d298:	2300      	movs	r3, #0
 800d29a:	460a      	mov	r2, r1
 800d29c:	4910      	ldr	r1, [pc, #64]	; (800d2e0 <xTimerCreateTimerTask+0x84>)
 800d29e:	4811      	ldr	r0, [pc, #68]	; (800d2e4 <xTimerCreateTimerTask+0x88>)
 800d2a0:	f7ff f8de 	bl	800c460 <xTaskCreateStatic>
 800d2a4:	4603      	mov	r3, r0
 800d2a6:	4a10      	ldr	r2, [pc, #64]	; (800d2e8 <xTimerCreateTimerTask+0x8c>)
 800d2a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d2aa:	4b0f      	ldr	r3, [pc, #60]	; (800d2e8 <xTimerCreateTimerTask+0x8c>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d001      	beq.n	800d2b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d10a      	bne.n	800d2d2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d2bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2c0:	f383 8811 	msr	BASEPRI, r3
 800d2c4:	f3bf 8f6f 	isb	sy
 800d2c8:	f3bf 8f4f 	dsb	sy
 800d2cc:	613b      	str	r3, [r7, #16]
}
 800d2ce:	bf00      	nop
 800d2d0:	e7fe      	b.n	800d2d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d2d2:	697b      	ldr	r3, [r7, #20]
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3718      	adds	r7, #24
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}
 800d2dc:	200010ac 	.word	0x200010ac
 800d2e0:	0800eafc 	.word	0x0800eafc
 800d2e4:	0800d421 	.word	0x0800d421
 800d2e8:	200010b0 	.word	0x200010b0

0800d2ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b08a      	sub	sp, #40	; 0x28
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	60f8      	str	r0, [r7, #12]
 800d2f4:	60b9      	str	r1, [r7, #8]
 800d2f6:	607a      	str	r2, [r7, #4]
 800d2f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d10a      	bne.n	800d31a <xTimerGenericCommand+0x2e>
	__asm volatile
 800d304:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d308:	f383 8811 	msr	BASEPRI, r3
 800d30c:	f3bf 8f6f 	isb	sy
 800d310:	f3bf 8f4f 	dsb	sy
 800d314:	623b      	str	r3, [r7, #32]
}
 800d316:	bf00      	nop
 800d318:	e7fe      	b.n	800d318 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d31a:	4b1a      	ldr	r3, [pc, #104]	; (800d384 <xTimerGenericCommand+0x98>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d02a      	beq.n	800d378 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d32e:	68bb      	ldr	r3, [r7, #8]
 800d330:	2b05      	cmp	r3, #5
 800d332:	dc18      	bgt.n	800d366 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d334:	f7ff feb2 	bl	800d09c <xTaskGetSchedulerState>
 800d338:	4603      	mov	r3, r0
 800d33a:	2b02      	cmp	r3, #2
 800d33c:	d109      	bne.n	800d352 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d33e:	4b11      	ldr	r3, [pc, #68]	; (800d384 <xTimerGenericCommand+0x98>)
 800d340:	6818      	ldr	r0, [r3, #0]
 800d342:	f107 0110 	add.w	r1, r7, #16
 800d346:	2300      	movs	r3, #0
 800d348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d34a:	f7fe fc21 	bl	800bb90 <xQueueGenericSend>
 800d34e:	6278      	str	r0, [r7, #36]	; 0x24
 800d350:	e012      	b.n	800d378 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d352:	4b0c      	ldr	r3, [pc, #48]	; (800d384 <xTimerGenericCommand+0x98>)
 800d354:	6818      	ldr	r0, [r3, #0]
 800d356:	f107 0110 	add.w	r1, r7, #16
 800d35a:	2300      	movs	r3, #0
 800d35c:	2200      	movs	r2, #0
 800d35e:	f7fe fc17 	bl	800bb90 <xQueueGenericSend>
 800d362:	6278      	str	r0, [r7, #36]	; 0x24
 800d364:	e008      	b.n	800d378 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d366:	4b07      	ldr	r3, [pc, #28]	; (800d384 <xTimerGenericCommand+0x98>)
 800d368:	6818      	ldr	r0, [r3, #0]
 800d36a:	f107 0110 	add.w	r1, r7, #16
 800d36e:	2300      	movs	r3, #0
 800d370:	683a      	ldr	r2, [r7, #0]
 800d372:	f7fe fd0b 	bl	800bd8c <xQueueGenericSendFromISR>
 800d376:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d37a:	4618      	mov	r0, r3
 800d37c:	3728      	adds	r7, #40	; 0x28
 800d37e:	46bd      	mov	sp, r7
 800d380:	bd80      	pop	{r7, pc}
 800d382:	bf00      	nop
 800d384:	200010ac 	.word	0x200010ac

0800d388 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b088      	sub	sp, #32
 800d38c:	af02      	add	r7, sp, #8
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d392:	4b22      	ldr	r3, [pc, #136]	; (800d41c <prvProcessExpiredTimer+0x94>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	68db      	ldr	r3, [r3, #12]
 800d398:	68db      	ldr	r3, [r3, #12]
 800d39a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d39c:	697b      	ldr	r3, [r7, #20]
 800d39e:	3304      	adds	r3, #4
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	f7fe fa8d 	bl	800b8c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3a6:	697b      	ldr	r3, [r7, #20]
 800d3a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d3ac:	f003 0304 	and.w	r3, r3, #4
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d022      	beq.n	800d3fa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	699a      	ldr	r2, [r3, #24]
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	18d1      	adds	r1, r2, r3
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	683a      	ldr	r2, [r7, #0]
 800d3c0:	6978      	ldr	r0, [r7, #20]
 800d3c2:	f000 f8d1 	bl	800d568 <prvInsertTimerInActiveList>
 800d3c6:	4603      	mov	r3, r0
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d01f      	beq.n	800d40c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	9300      	str	r3, [sp, #0]
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	2100      	movs	r1, #0
 800d3d6:	6978      	ldr	r0, [r7, #20]
 800d3d8:	f7ff ff88 	bl	800d2ec <xTimerGenericCommand>
 800d3dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d113      	bne.n	800d40c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d3e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3e8:	f383 8811 	msr	BASEPRI, r3
 800d3ec:	f3bf 8f6f 	isb	sy
 800d3f0:	f3bf 8f4f 	dsb	sy
 800d3f4:	60fb      	str	r3, [r7, #12]
}
 800d3f6:	bf00      	nop
 800d3f8:	e7fe      	b.n	800d3f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d3fa:	697b      	ldr	r3, [r7, #20]
 800d3fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d400:	f023 0301 	bic.w	r3, r3, #1
 800d404:	b2da      	uxtb	r2, r3
 800d406:	697b      	ldr	r3, [r7, #20]
 800d408:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	6a1b      	ldr	r3, [r3, #32]
 800d410:	6978      	ldr	r0, [r7, #20]
 800d412:	4798      	blx	r3
}
 800d414:	bf00      	nop
 800d416:	3718      	adds	r7, #24
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}
 800d41c:	200010a4 	.word	0x200010a4

0800d420 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b084      	sub	sp, #16
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d428:	f107 0308 	add.w	r3, r7, #8
 800d42c:	4618      	mov	r0, r3
 800d42e:	f000 f857 	bl	800d4e0 <prvGetNextExpireTime>
 800d432:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d434:	68bb      	ldr	r3, [r7, #8]
 800d436:	4619      	mov	r1, r3
 800d438:	68f8      	ldr	r0, [r7, #12]
 800d43a:	f000 f803 	bl	800d444 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d43e:	f000 f8d5 	bl	800d5ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d442:	e7f1      	b.n	800d428 <prvTimerTask+0x8>

0800d444 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b084      	sub	sp, #16
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d44e:	f7ff fa43 	bl	800c8d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d452:	f107 0308 	add.w	r3, r7, #8
 800d456:	4618      	mov	r0, r3
 800d458:	f000 f866 	bl	800d528 <prvSampleTimeNow>
 800d45c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d45e:	68bb      	ldr	r3, [r7, #8]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d130      	bne.n	800d4c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d10a      	bne.n	800d480 <prvProcessTimerOrBlockTask+0x3c>
 800d46a:	687a      	ldr	r2, [r7, #4]
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d806      	bhi.n	800d480 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d472:	f7ff fa3f 	bl	800c8f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d476:	68f9      	ldr	r1, [r7, #12]
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f7ff ff85 	bl	800d388 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d47e:	e024      	b.n	800d4ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d008      	beq.n	800d498 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d486:	4b13      	ldr	r3, [pc, #76]	; (800d4d4 <prvProcessTimerOrBlockTask+0x90>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d101      	bne.n	800d494 <prvProcessTimerOrBlockTask+0x50>
 800d490:	2301      	movs	r3, #1
 800d492:	e000      	b.n	800d496 <prvProcessTimerOrBlockTask+0x52>
 800d494:	2300      	movs	r3, #0
 800d496:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d498:	4b0f      	ldr	r3, [pc, #60]	; (800d4d8 <prvProcessTimerOrBlockTask+0x94>)
 800d49a:	6818      	ldr	r0, [r3, #0]
 800d49c:	687a      	ldr	r2, [r7, #4]
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	1ad3      	subs	r3, r2, r3
 800d4a2:	683a      	ldr	r2, [r7, #0]
 800d4a4:	4619      	mov	r1, r3
 800d4a6:	f7fe ffa7 	bl	800c3f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d4aa:	f7ff fa23 	bl	800c8f4 <xTaskResumeAll>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d10a      	bne.n	800d4ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d4b4:	4b09      	ldr	r3, [pc, #36]	; (800d4dc <prvProcessTimerOrBlockTask+0x98>)
 800d4b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4ba:	601a      	str	r2, [r3, #0]
 800d4bc:	f3bf 8f4f 	dsb	sy
 800d4c0:	f3bf 8f6f 	isb	sy
}
 800d4c4:	e001      	b.n	800d4ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d4c6:	f7ff fa15 	bl	800c8f4 <xTaskResumeAll>
}
 800d4ca:	bf00      	nop
 800d4cc:	3710      	adds	r7, #16
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop
 800d4d4:	200010a8 	.word	0x200010a8
 800d4d8:	200010ac 	.word	0x200010ac
 800d4dc:	e000ed04 	.word	0xe000ed04

0800d4e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b085      	sub	sp, #20
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d4e8:	4b0e      	ldr	r3, [pc, #56]	; (800d524 <prvGetNextExpireTime+0x44>)
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d101      	bne.n	800d4f6 <prvGetNextExpireTime+0x16>
 800d4f2:	2201      	movs	r2, #1
 800d4f4:	e000      	b.n	800d4f8 <prvGetNextExpireTime+0x18>
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d105      	bne.n	800d510 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d504:	4b07      	ldr	r3, [pc, #28]	; (800d524 <prvGetNextExpireTime+0x44>)
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	68db      	ldr	r3, [r3, #12]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	60fb      	str	r3, [r7, #12]
 800d50e:	e001      	b.n	800d514 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d510:	2300      	movs	r3, #0
 800d512:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d514:	68fb      	ldr	r3, [r7, #12]
}
 800d516:	4618      	mov	r0, r3
 800d518:	3714      	adds	r7, #20
 800d51a:	46bd      	mov	sp, r7
 800d51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d520:	4770      	bx	lr
 800d522:	bf00      	nop
 800d524:	200010a4 	.word	0x200010a4

0800d528 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b084      	sub	sp, #16
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d530:	f7ff fa7e 	bl	800ca30 <xTaskGetTickCount>
 800d534:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d536:	4b0b      	ldr	r3, [pc, #44]	; (800d564 <prvSampleTimeNow+0x3c>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	68fa      	ldr	r2, [r7, #12]
 800d53c:	429a      	cmp	r2, r3
 800d53e:	d205      	bcs.n	800d54c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d540:	f000 f936 	bl	800d7b0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2201      	movs	r2, #1
 800d548:	601a      	str	r2, [r3, #0]
 800d54a:	e002      	b.n	800d552 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2200      	movs	r2, #0
 800d550:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d552:	4a04      	ldr	r2, [pc, #16]	; (800d564 <prvSampleTimeNow+0x3c>)
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d558:	68fb      	ldr	r3, [r7, #12]
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3710      	adds	r7, #16
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}
 800d562:	bf00      	nop
 800d564:	200010b4 	.word	0x200010b4

0800d568 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b086      	sub	sp, #24
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	60f8      	str	r0, [r7, #12]
 800d570:	60b9      	str	r1, [r7, #8]
 800d572:	607a      	str	r2, [r7, #4]
 800d574:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d576:	2300      	movs	r3, #0
 800d578:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	68ba      	ldr	r2, [r7, #8]
 800d57e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	68fa      	ldr	r2, [r7, #12]
 800d584:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d586:	68ba      	ldr	r2, [r7, #8]
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d812      	bhi.n	800d5b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d58e:	687a      	ldr	r2, [r7, #4]
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	1ad2      	subs	r2, r2, r3
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	699b      	ldr	r3, [r3, #24]
 800d598:	429a      	cmp	r2, r3
 800d59a:	d302      	bcc.n	800d5a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d59c:	2301      	movs	r3, #1
 800d59e:	617b      	str	r3, [r7, #20]
 800d5a0:	e01b      	b.n	800d5da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d5a2:	4b10      	ldr	r3, [pc, #64]	; (800d5e4 <prvInsertTimerInActiveList+0x7c>)
 800d5a4:	681a      	ldr	r2, [r3, #0]
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	3304      	adds	r3, #4
 800d5aa:	4619      	mov	r1, r3
 800d5ac:	4610      	mov	r0, r2
 800d5ae:	f7fe f94e 	bl	800b84e <vListInsert>
 800d5b2:	e012      	b.n	800d5da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d5b4:	687a      	ldr	r2, [r7, #4]
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	429a      	cmp	r2, r3
 800d5ba:	d206      	bcs.n	800d5ca <prvInsertTimerInActiveList+0x62>
 800d5bc:	68ba      	ldr	r2, [r7, #8]
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	429a      	cmp	r2, r3
 800d5c2:	d302      	bcc.n	800d5ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	617b      	str	r3, [r7, #20]
 800d5c8:	e007      	b.n	800d5da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d5ca:	4b07      	ldr	r3, [pc, #28]	; (800d5e8 <prvInsertTimerInActiveList+0x80>)
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	3304      	adds	r3, #4
 800d5d2:	4619      	mov	r1, r3
 800d5d4:	4610      	mov	r0, r2
 800d5d6:	f7fe f93a 	bl	800b84e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d5da:	697b      	ldr	r3, [r7, #20]
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	3718      	adds	r7, #24
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	bd80      	pop	{r7, pc}
 800d5e4:	200010a8 	.word	0x200010a8
 800d5e8:	200010a4 	.word	0x200010a4

0800d5ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b08e      	sub	sp, #56	; 0x38
 800d5f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d5f2:	e0ca      	b.n	800d78a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	da18      	bge.n	800d62c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d5fa:	1d3b      	adds	r3, r7, #4
 800d5fc:	3304      	adds	r3, #4
 800d5fe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d602:	2b00      	cmp	r3, #0
 800d604:	d10a      	bne.n	800d61c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d60a:	f383 8811 	msr	BASEPRI, r3
 800d60e:	f3bf 8f6f 	isb	sy
 800d612:	f3bf 8f4f 	dsb	sy
 800d616:	61fb      	str	r3, [r7, #28]
}
 800d618:	bf00      	nop
 800d61a:	e7fe      	b.n	800d61a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d61c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d622:	6850      	ldr	r0, [r2, #4]
 800d624:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d626:	6892      	ldr	r2, [r2, #8]
 800d628:	4611      	mov	r1, r2
 800d62a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	f2c0 80aa 	blt.w	800d788 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d63a:	695b      	ldr	r3, [r3, #20]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d004      	beq.n	800d64a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d642:	3304      	adds	r3, #4
 800d644:	4618      	mov	r0, r3
 800d646:	f7fe f93b 	bl	800b8c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d64a:	463b      	mov	r3, r7
 800d64c:	4618      	mov	r0, r3
 800d64e:	f7ff ff6b 	bl	800d528 <prvSampleTimeNow>
 800d652:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	2b09      	cmp	r3, #9
 800d658:	f200 8097 	bhi.w	800d78a <prvProcessReceivedCommands+0x19e>
 800d65c:	a201      	add	r2, pc, #4	; (adr r2, 800d664 <prvProcessReceivedCommands+0x78>)
 800d65e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d662:	bf00      	nop
 800d664:	0800d68d 	.word	0x0800d68d
 800d668:	0800d68d 	.word	0x0800d68d
 800d66c:	0800d68d 	.word	0x0800d68d
 800d670:	0800d701 	.word	0x0800d701
 800d674:	0800d715 	.word	0x0800d715
 800d678:	0800d75f 	.word	0x0800d75f
 800d67c:	0800d68d 	.word	0x0800d68d
 800d680:	0800d68d 	.word	0x0800d68d
 800d684:	0800d701 	.word	0x0800d701
 800d688:	0800d715 	.word	0x0800d715
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d68e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d692:	f043 0301 	orr.w	r3, r3, #1
 800d696:	b2da      	uxtb	r2, r3
 800d698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d69a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d69e:	68ba      	ldr	r2, [r7, #8]
 800d6a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6a2:	699b      	ldr	r3, [r3, #24]
 800d6a4:	18d1      	adds	r1, r2, r3
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d6aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6ac:	f7ff ff5c 	bl	800d568 <prvInsertTimerInActiveList>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d069      	beq.n	800d78a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6b8:	6a1b      	ldr	r3, [r3, #32]
 800d6ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6c4:	f003 0304 	and.w	r3, r3, #4
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d05e      	beq.n	800d78a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d6cc:	68ba      	ldr	r2, [r7, #8]
 800d6ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6d0:	699b      	ldr	r3, [r3, #24]
 800d6d2:	441a      	add	r2, r3
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	9300      	str	r3, [sp, #0]
 800d6d8:	2300      	movs	r3, #0
 800d6da:	2100      	movs	r1, #0
 800d6dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d6de:	f7ff fe05 	bl	800d2ec <xTimerGenericCommand>
 800d6e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d6e4:	6a3b      	ldr	r3, [r7, #32]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d14f      	bne.n	800d78a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ee:	f383 8811 	msr	BASEPRI, r3
 800d6f2:	f3bf 8f6f 	isb	sy
 800d6f6:	f3bf 8f4f 	dsb	sy
 800d6fa:	61bb      	str	r3, [r7, #24]
}
 800d6fc:	bf00      	nop
 800d6fe:	e7fe      	b.n	800d6fe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d702:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d706:	f023 0301 	bic.w	r3, r3, #1
 800d70a:	b2da      	uxtb	r2, r3
 800d70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d70e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d712:	e03a      	b.n	800d78a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d716:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d71a:	f043 0301 	orr.w	r3, r3, #1
 800d71e:	b2da      	uxtb	r2, r3
 800d720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d722:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d726:	68ba      	ldr	r2, [r7, #8]
 800d728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d72a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d72e:	699b      	ldr	r3, [r3, #24]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d10a      	bne.n	800d74a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d738:	f383 8811 	msr	BASEPRI, r3
 800d73c:	f3bf 8f6f 	isb	sy
 800d740:	f3bf 8f4f 	dsb	sy
 800d744:	617b      	str	r3, [r7, #20]
}
 800d746:	bf00      	nop
 800d748:	e7fe      	b.n	800d748 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d74a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d74c:	699a      	ldr	r2, [r3, #24]
 800d74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d750:	18d1      	adds	r1, r2, r3
 800d752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d756:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d758:	f7ff ff06 	bl	800d568 <prvInsertTimerInActiveList>
					break;
 800d75c:	e015      	b.n	800d78a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d760:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d764:	f003 0302 	and.w	r3, r3, #2
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d103      	bne.n	800d774 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d76c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d76e:	f000 fbdf 	bl	800df30 <vPortFree>
 800d772:	e00a      	b.n	800d78a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d776:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d77a:	f023 0301 	bic.w	r3, r3, #1
 800d77e:	b2da      	uxtb	r2, r3
 800d780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d782:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d786:	e000      	b.n	800d78a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d788:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d78a:	4b08      	ldr	r3, [pc, #32]	; (800d7ac <prvProcessReceivedCommands+0x1c0>)
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	1d39      	adds	r1, r7, #4
 800d790:	2200      	movs	r2, #0
 800d792:	4618      	mov	r0, r3
 800d794:	f7fe fb96 	bl	800bec4 <xQueueReceive>
 800d798:	4603      	mov	r3, r0
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	f47f af2a 	bne.w	800d5f4 <prvProcessReceivedCommands+0x8>
	}
}
 800d7a0:	bf00      	nop
 800d7a2:	bf00      	nop
 800d7a4:	3730      	adds	r7, #48	; 0x30
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
 800d7aa:	bf00      	nop
 800d7ac:	200010ac 	.word	0x200010ac

0800d7b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b088      	sub	sp, #32
 800d7b4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d7b6:	e048      	b.n	800d84a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d7b8:	4b2d      	ldr	r3, [pc, #180]	; (800d870 <prvSwitchTimerLists+0xc0>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	68db      	ldr	r3, [r3, #12]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7c2:	4b2b      	ldr	r3, [pc, #172]	; (800d870 <prvSwitchTimerLists+0xc0>)
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	68db      	ldr	r3, [r3, #12]
 800d7c8:	68db      	ldr	r3, [r3, #12]
 800d7ca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	3304      	adds	r3, #4
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f7fe f875 	bl	800b8c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	6a1b      	ldr	r3, [r3, #32]
 800d7da:	68f8      	ldr	r0, [r7, #12]
 800d7dc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7e4:	f003 0304 	and.w	r3, r3, #4
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d02e      	beq.n	800d84a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	699b      	ldr	r3, [r3, #24]
 800d7f0:	693a      	ldr	r2, [r7, #16]
 800d7f2:	4413      	add	r3, r2
 800d7f4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d7f6:	68ba      	ldr	r2, [r7, #8]
 800d7f8:	693b      	ldr	r3, [r7, #16]
 800d7fa:	429a      	cmp	r2, r3
 800d7fc:	d90e      	bls.n	800d81c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	68ba      	ldr	r2, [r7, #8]
 800d802:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	68fa      	ldr	r2, [r7, #12]
 800d808:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d80a:	4b19      	ldr	r3, [pc, #100]	; (800d870 <prvSwitchTimerLists+0xc0>)
 800d80c:	681a      	ldr	r2, [r3, #0]
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	3304      	adds	r3, #4
 800d812:	4619      	mov	r1, r3
 800d814:	4610      	mov	r0, r2
 800d816:	f7fe f81a 	bl	800b84e <vListInsert>
 800d81a:	e016      	b.n	800d84a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d81c:	2300      	movs	r3, #0
 800d81e:	9300      	str	r3, [sp, #0]
 800d820:	2300      	movs	r3, #0
 800d822:	693a      	ldr	r2, [r7, #16]
 800d824:	2100      	movs	r1, #0
 800d826:	68f8      	ldr	r0, [r7, #12]
 800d828:	f7ff fd60 	bl	800d2ec <xTimerGenericCommand>
 800d82c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d10a      	bne.n	800d84a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d838:	f383 8811 	msr	BASEPRI, r3
 800d83c:	f3bf 8f6f 	isb	sy
 800d840:	f3bf 8f4f 	dsb	sy
 800d844:	603b      	str	r3, [r7, #0]
}
 800d846:	bf00      	nop
 800d848:	e7fe      	b.n	800d848 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d84a:	4b09      	ldr	r3, [pc, #36]	; (800d870 <prvSwitchTimerLists+0xc0>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d1b1      	bne.n	800d7b8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d854:	4b06      	ldr	r3, [pc, #24]	; (800d870 <prvSwitchTimerLists+0xc0>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d85a:	4b06      	ldr	r3, [pc, #24]	; (800d874 <prvSwitchTimerLists+0xc4>)
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	4a04      	ldr	r2, [pc, #16]	; (800d870 <prvSwitchTimerLists+0xc0>)
 800d860:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d862:	4a04      	ldr	r2, [pc, #16]	; (800d874 <prvSwitchTimerLists+0xc4>)
 800d864:	697b      	ldr	r3, [r7, #20]
 800d866:	6013      	str	r3, [r2, #0]
}
 800d868:	bf00      	nop
 800d86a:	3718      	adds	r7, #24
 800d86c:	46bd      	mov	sp, r7
 800d86e:	bd80      	pop	{r7, pc}
 800d870:	200010a4 	.word	0x200010a4
 800d874:	200010a8 	.word	0x200010a8

0800d878 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b082      	sub	sp, #8
 800d87c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d87e:	f000 f969 	bl	800db54 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d882:	4b15      	ldr	r3, [pc, #84]	; (800d8d8 <prvCheckForValidListAndQueue+0x60>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d120      	bne.n	800d8cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d88a:	4814      	ldr	r0, [pc, #80]	; (800d8dc <prvCheckForValidListAndQueue+0x64>)
 800d88c:	f7fd ff8e 	bl	800b7ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d890:	4813      	ldr	r0, [pc, #76]	; (800d8e0 <prvCheckForValidListAndQueue+0x68>)
 800d892:	f7fd ff8b 	bl	800b7ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d896:	4b13      	ldr	r3, [pc, #76]	; (800d8e4 <prvCheckForValidListAndQueue+0x6c>)
 800d898:	4a10      	ldr	r2, [pc, #64]	; (800d8dc <prvCheckForValidListAndQueue+0x64>)
 800d89a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d89c:	4b12      	ldr	r3, [pc, #72]	; (800d8e8 <prvCheckForValidListAndQueue+0x70>)
 800d89e:	4a10      	ldr	r2, [pc, #64]	; (800d8e0 <prvCheckForValidListAndQueue+0x68>)
 800d8a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	9300      	str	r3, [sp, #0]
 800d8a6:	4b11      	ldr	r3, [pc, #68]	; (800d8ec <prvCheckForValidListAndQueue+0x74>)
 800d8a8:	4a11      	ldr	r2, [pc, #68]	; (800d8f0 <prvCheckForValidListAndQueue+0x78>)
 800d8aa:	2110      	movs	r1, #16
 800d8ac:	200a      	movs	r0, #10
 800d8ae:	f7fe f899 	bl	800b9e4 <xQueueGenericCreateStatic>
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	4a08      	ldr	r2, [pc, #32]	; (800d8d8 <prvCheckForValidListAndQueue+0x60>)
 800d8b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d8b8:	4b07      	ldr	r3, [pc, #28]	; (800d8d8 <prvCheckForValidListAndQueue+0x60>)
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d005      	beq.n	800d8cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d8c0:	4b05      	ldr	r3, [pc, #20]	; (800d8d8 <prvCheckForValidListAndQueue+0x60>)
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	490b      	ldr	r1, [pc, #44]	; (800d8f4 <prvCheckForValidListAndQueue+0x7c>)
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	f7fe fd6c 	bl	800c3a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d8cc:	f000 f972 	bl	800dbb4 <vPortExitCritical>
}
 800d8d0:	bf00      	nop
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	200010ac 	.word	0x200010ac
 800d8dc:	2000107c 	.word	0x2000107c
 800d8e0:	20001090 	.word	0x20001090
 800d8e4:	200010a4 	.word	0x200010a4
 800d8e8:	200010a8 	.word	0x200010a8
 800d8ec:	20001158 	.word	0x20001158
 800d8f0:	200010b8 	.word	0x200010b8
 800d8f4:	0800eb04 	.word	0x0800eb04

0800d8f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d8f8:	b480      	push	{r7}
 800d8fa:	b085      	sub	sp, #20
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	60f8      	str	r0, [r7, #12]
 800d900:	60b9      	str	r1, [r7, #8]
 800d902:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	3b04      	subs	r3, #4
 800d908:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d910:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	3b04      	subs	r3, #4
 800d916:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	f023 0201 	bic.w	r2, r3, #1
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	3b04      	subs	r3, #4
 800d926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d928:	4a0c      	ldr	r2, [pc, #48]	; (800d95c <pxPortInitialiseStack+0x64>)
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	3b14      	subs	r3, #20
 800d932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d934:	687a      	ldr	r2, [r7, #4]
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	3b04      	subs	r3, #4
 800d93e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	f06f 0202 	mvn.w	r2, #2
 800d946:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	3b20      	subs	r3, #32
 800d94c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d94e:	68fb      	ldr	r3, [r7, #12]
}
 800d950:	4618      	mov	r0, r3
 800d952:	3714      	adds	r7, #20
 800d954:	46bd      	mov	sp, r7
 800d956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95a:	4770      	bx	lr
 800d95c:	0800d961 	.word	0x0800d961

0800d960 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d960:	b480      	push	{r7}
 800d962:	b085      	sub	sp, #20
 800d964:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d966:	2300      	movs	r3, #0
 800d968:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d96a:	4b12      	ldr	r3, [pc, #72]	; (800d9b4 <prvTaskExitError+0x54>)
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d972:	d00a      	beq.n	800d98a <prvTaskExitError+0x2a>
	__asm volatile
 800d974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d978:	f383 8811 	msr	BASEPRI, r3
 800d97c:	f3bf 8f6f 	isb	sy
 800d980:	f3bf 8f4f 	dsb	sy
 800d984:	60fb      	str	r3, [r7, #12]
}
 800d986:	bf00      	nop
 800d988:	e7fe      	b.n	800d988 <prvTaskExitError+0x28>
	__asm volatile
 800d98a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d98e:	f383 8811 	msr	BASEPRI, r3
 800d992:	f3bf 8f6f 	isb	sy
 800d996:	f3bf 8f4f 	dsb	sy
 800d99a:	60bb      	str	r3, [r7, #8]
}
 800d99c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d99e:	bf00      	nop
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d0fc      	beq.n	800d9a0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d9a6:	bf00      	nop
 800d9a8:	bf00      	nop
 800d9aa:	3714      	adds	r7, #20
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b2:	4770      	bx	lr
 800d9b4:	2000002c 	.word	0x2000002c
	...

0800d9c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d9c0:	4b07      	ldr	r3, [pc, #28]	; (800d9e0 <pxCurrentTCBConst2>)
 800d9c2:	6819      	ldr	r1, [r3, #0]
 800d9c4:	6808      	ldr	r0, [r1, #0]
 800d9c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9ca:	f380 8809 	msr	PSP, r0
 800d9ce:	f3bf 8f6f 	isb	sy
 800d9d2:	f04f 0000 	mov.w	r0, #0
 800d9d6:	f380 8811 	msr	BASEPRI, r0
 800d9da:	4770      	bx	lr
 800d9dc:	f3af 8000 	nop.w

0800d9e0 <pxCurrentTCBConst2>:
 800d9e0:	20000b7c 	.word	0x20000b7c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d9e4:	bf00      	nop
 800d9e6:	bf00      	nop

0800d9e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d9e8:	4808      	ldr	r0, [pc, #32]	; (800da0c <prvPortStartFirstTask+0x24>)
 800d9ea:	6800      	ldr	r0, [r0, #0]
 800d9ec:	6800      	ldr	r0, [r0, #0]
 800d9ee:	f380 8808 	msr	MSP, r0
 800d9f2:	f04f 0000 	mov.w	r0, #0
 800d9f6:	f380 8814 	msr	CONTROL, r0
 800d9fa:	b662      	cpsie	i
 800d9fc:	b661      	cpsie	f
 800d9fe:	f3bf 8f4f 	dsb	sy
 800da02:	f3bf 8f6f 	isb	sy
 800da06:	df00      	svc	0
 800da08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800da0a:	bf00      	nop
 800da0c:	e000ed08 	.word	0xe000ed08

0800da10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b086      	sub	sp, #24
 800da14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800da16:	4b46      	ldr	r3, [pc, #280]	; (800db30 <xPortStartScheduler+0x120>)
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	4a46      	ldr	r2, [pc, #280]	; (800db34 <xPortStartScheduler+0x124>)
 800da1c:	4293      	cmp	r3, r2
 800da1e:	d10a      	bne.n	800da36 <xPortStartScheduler+0x26>
	__asm volatile
 800da20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da24:	f383 8811 	msr	BASEPRI, r3
 800da28:	f3bf 8f6f 	isb	sy
 800da2c:	f3bf 8f4f 	dsb	sy
 800da30:	613b      	str	r3, [r7, #16]
}
 800da32:	bf00      	nop
 800da34:	e7fe      	b.n	800da34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800da36:	4b3e      	ldr	r3, [pc, #248]	; (800db30 <xPortStartScheduler+0x120>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	4a3f      	ldr	r2, [pc, #252]	; (800db38 <xPortStartScheduler+0x128>)
 800da3c:	4293      	cmp	r3, r2
 800da3e:	d10a      	bne.n	800da56 <xPortStartScheduler+0x46>
	__asm volatile
 800da40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da44:	f383 8811 	msr	BASEPRI, r3
 800da48:	f3bf 8f6f 	isb	sy
 800da4c:	f3bf 8f4f 	dsb	sy
 800da50:	60fb      	str	r3, [r7, #12]
}
 800da52:	bf00      	nop
 800da54:	e7fe      	b.n	800da54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800da56:	4b39      	ldr	r3, [pc, #228]	; (800db3c <xPortStartScheduler+0x12c>)
 800da58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800da5a:	697b      	ldr	r3, [r7, #20]
 800da5c:	781b      	ldrb	r3, [r3, #0]
 800da5e:	b2db      	uxtb	r3, r3
 800da60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	22ff      	movs	r2, #255	; 0xff
 800da66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	b2db      	uxtb	r3, r3
 800da6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800da70:	78fb      	ldrb	r3, [r7, #3]
 800da72:	b2db      	uxtb	r3, r3
 800da74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800da78:	b2da      	uxtb	r2, r3
 800da7a:	4b31      	ldr	r3, [pc, #196]	; (800db40 <xPortStartScheduler+0x130>)
 800da7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800da7e:	4b31      	ldr	r3, [pc, #196]	; (800db44 <xPortStartScheduler+0x134>)
 800da80:	2207      	movs	r2, #7
 800da82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800da84:	e009      	b.n	800da9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800da86:	4b2f      	ldr	r3, [pc, #188]	; (800db44 <xPortStartScheduler+0x134>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	3b01      	subs	r3, #1
 800da8c:	4a2d      	ldr	r2, [pc, #180]	; (800db44 <xPortStartScheduler+0x134>)
 800da8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800da90:	78fb      	ldrb	r3, [r7, #3]
 800da92:	b2db      	uxtb	r3, r3
 800da94:	005b      	lsls	r3, r3, #1
 800da96:	b2db      	uxtb	r3, r3
 800da98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800da9a:	78fb      	ldrb	r3, [r7, #3]
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800daa2:	2b80      	cmp	r3, #128	; 0x80
 800daa4:	d0ef      	beq.n	800da86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800daa6:	4b27      	ldr	r3, [pc, #156]	; (800db44 <xPortStartScheduler+0x134>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f1c3 0307 	rsb	r3, r3, #7
 800daae:	2b04      	cmp	r3, #4
 800dab0:	d00a      	beq.n	800dac8 <xPortStartScheduler+0xb8>
	__asm volatile
 800dab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dab6:	f383 8811 	msr	BASEPRI, r3
 800daba:	f3bf 8f6f 	isb	sy
 800dabe:	f3bf 8f4f 	dsb	sy
 800dac2:	60bb      	str	r3, [r7, #8]
}
 800dac4:	bf00      	nop
 800dac6:	e7fe      	b.n	800dac6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dac8:	4b1e      	ldr	r3, [pc, #120]	; (800db44 <xPortStartScheduler+0x134>)
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	021b      	lsls	r3, r3, #8
 800dace:	4a1d      	ldr	r2, [pc, #116]	; (800db44 <xPortStartScheduler+0x134>)
 800dad0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dad2:	4b1c      	ldr	r3, [pc, #112]	; (800db44 <xPortStartScheduler+0x134>)
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dada:	4a1a      	ldr	r2, [pc, #104]	; (800db44 <xPortStartScheduler+0x134>)
 800dadc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	b2da      	uxtb	r2, r3
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dae6:	4b18      	ldr	r3, [pc, #96]	; (800db48 <xPortStartScheduler+0x138>)
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	4a17      	ldr	r2, [pc, #92]	; (800db48 <xPortStartScheduler+0x138>)
 800daec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800daf0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800daf2:	4b15      	ldr	r3, [pc, #84]	; (800db48 <xPortStartScheduler+0x138>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	4a14      	ldr	r2, [pc, #80]	; (800db48 <xPortStartScheduler+0x138>)
 800daf8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800dafc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dafe:	f000 f8dd 	bl	800dcbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800db02:	4b12      	ldr	r3, [pc, #72]	; (800db4c <xPortStartScheduler+0x13c>)
 800db04:	2200      	movs	r2, #0
 800db06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800db08:	f000 f8fc 	bl	800dd04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800db0c:	4b10      	ldr	r3, [pc, #64]	; (800db50 <xPortStartScheduler+0x140>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	4a0f      	ldr	r2, [pc, #60]	; (800db50 <xPortStartScheduler+0x140>)
 800db12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800db16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800db18:	f7ff ff66 	bl	800d9e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800db1c:	f7ff f852 	bl	800cbc4 <vTaskSwitchContext>
	prvTaskExitError();
 800db20:	f7ff ff1e 	bl	800d960 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800db24:	2300      	movs	r3, #0
}
 800db26:	4618      	mov	r0, r3
 800db28:	3718      	adds	r7, #24
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	e000ed00 	.word	0xe000ed00
 800db34:	410fc271 	.word	0x410fc271
 800db38:	410fc270 	.word	0x410fc270
 800db3c:	e000e400 	.word	0xe000e400
 800db40:	200011a8 	.word	0x200011a8
 800db44:	200011ac 	.word	0x200011ac
 800db48:	e000ed20 	.word	0xe000ed20
 800db4c:	2000002c 	.word	0x2000002c
 800db50:	e000ef34 	.word	0xe000ef34

0800db54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800db54:	b480      	push	{r7}
 800db56:	b083      	sub	sp, #12
 800db58:	af00      	add	r7, sp, #0
	__asm volatile
 800db5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db5e:	f383 8811 	msr	BASEPRI, r3
 800db62:	f3bf 8f6f 	isb	sy
 800db66:	f3bf 8f4f 	dsb	sy
 800db6a:	607b      	str	r3, [r7, #4]
}
 800db6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800db6e:	4b0f      	ldr	r3, [pc, #60]	; (800dbac <vPortEnterCritical+0x58>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	3301      	adds	r3, #1
 800db74:	4a0d      	ldr	r2, [pc, #52]	; (800dbac <vPortEnterCritical+0x58>)
 800db76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800db78:	4b0c      	ldr	r3, [pc, #48]	; (800dbac <vPortEnterCritical+0x58>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d10f      	bne.n	800dba0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800db80:	4b0b      	ldr	r3, [pc, #44]	; (800dbb0 <vPortEnterCritical+0x5c>)
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	b2db      	uxtb	r3, r3
 800db86:	2b00      	cmp	r3, #0
 800db88:	d00a      	beq.n	800dba0 <vPortEnterCritical+0x4c>
	__asm volatile
 800db8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db8e:	f383 8811 	msr	BASEPRI, r3
 800db92:	f3bf 8f6f 	isb	sy
 800db96:	f3bf 8f4f 	dsb	sy
 800db9a:	603b      	str	r3, [r7, #0]
}
 800db9c:	bf00      	nop
 800db9e:	e7fe      	b.n	800db9e <vPortEnterCritical+0x4a>
	}
}
 800dba0:	bf00      	nop
 800dba2:	370c      	adds	r7, #12
 800dba4:	46bd      	mov	sp, r7
 800dba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbaa:	4770      	bx	lr
 800dbac:	2000002c 	.word	0x2000002c
 800dbb0:	e000ed04 	.word	0xe000ed04

0800dbb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dbb4:	b480      	push	{r7}
 800dbb6:	b083      	sub	sp, #12
 800dbb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dbba:	4b12      	ldr	r3, [pc, #72]	; (800dc04 <vPortExitCritical+0x50>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d10a      	bne.n	800dbd8 <vPortExitCritical+0x24>
	__asm volatile
 800dbc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc6:	f383 8811 	msr	BASEPRI, r3
 800dbca:	f3bf 8f6f 	isb	sy
 800dbce:	f3bf 8f4f 	dsb	sy
 800dbd2:	607b      	str	r3, [r7, #4]
}
 800dbd4:	bf00      	nop
 800dbd6:	e7fe      	b.n	800dbd6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dbd8:	4b0a      	ldr	r3, [pc, #40]	; (800dc04 <vPortExitCritical+0x50>)
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	3b01      	subs	r3, #1
 800dbde:	4a09      	ldr	r2, [pc, #36]	; (800dc04 <vPortExitCritical+0x50>)
 800dbe0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dbe2:	4b08      	ldr	r3, [pc, #32]	; (800dc04 <vPortExitCritical+0x50>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d105      	bne.n	800dbf6 <vPortExitCritical+0x42>
 800dbea:	2300      	movs	r3, #0
 800dbec:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dbee:	683b      	ldr	r3, [r7, #0]
 800dbf0:	f383 8811 	msr	BASEPRI, r3
}
 800dbf4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dbf6:	bf00      	nop
 800dbf8:	370c      	adds	r7, #12
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc00:	4770      	bx	lr
 800dc02:	bf00      	nop
 800dc04:	2000002c 	.word	0x2000002c
	...

0800dc10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dc10:	f3ef 8009 	mrs	r0, PSP
 800dc14:	f3bf 8f6f 	isb	sy
 800dc18:	4b15      	ldr	r3, [pc, #84]	; (800dc70 <pxCurrentTCBConst>)
 800dc1a:	681a      	ldr	r2, [r3, #0]
 800dc1c:	f01e 0f10 	tst.w	lr, #16
 800dc20:	bf08      	it	eq
 800dc22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dc26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc2a:	6010      	str	r0, [r2, #0]
 800dc2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dc30:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dc34:	f380 8811 	msr	BASEPRI, r0
 800dc38:	f3bf 8f4f 	dsb	sy
 800dc3c:	f3bf 8f6f 	isb	sy
 800dc40:	f7fe ffc0 	bl	800cbc4 <vTaskSwitchContext>
 800dc44:	f04f 0000 	mov.w	r0, #0
 800dc48:	f380 8811 	msr	BASEPRI, r0
 800dc4c:	bc09      	pop	{r0, r3}
 800dc4e:	6819      	ldr	r1, [r3, #0]
 800dc50:	6808      	ldr	r0, [r1, #0]
 800dc52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc56:	f01e 0f10 	tst.w	lr, #16
 800dc5a:	bf08      	it	eq
 800dc5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dc60:	f380 8809 	msr	PSP, r0
 800dc64:	f3bf 8f6f 	isb	sy
 800dc68:	4770      	bx	lr
 800dc6a:	bf00      	nop
 800dc6c:	f3af 8000 	nop.w

0800dc70 <pxCurrentTCBConst>:
 800dc70:	20000b7c 	.word	0x20000b7c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dc74:	bf00      	nop
 800dc76:	bf00      	nop

0800dc78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b082      	sub	sp, #8
 800dc7c:	af00      	add	r7, sp, #0
	__asm volatile
 800dc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc82:	f383 8811 	msr	BASEPRI, r3
 800dc86:	f3bf 8f6f 	isb	sy
 800dc8a:	f3bf 8f4f 	dsb	sy
 800dc8e:	607b      	str	r3, [r7, #4]
}
 800dc90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dc92:	f7fe fedd 	bl	800ca50 <xTaskIncrementTick>
 800dc96:	4603      	mov	r3, r0
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d003      	beq.n	800dca4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dc9c:	4b06      	ldr	r3, [pc, #24]	; (800dcb8 <xPortSysTickHandler+0x40>)
 800dc9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dca2:	601a      	str	r2, [r3, #0]
 800dca4:	2300      	movs	r3, #0
 800dca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	f383 8811 	msr	BASEPRI, r3
}
 800dcae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dcb0:	bf00      	nop
 800dcb2:	3708      	adds	r7, #8
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}
 800dcb8:	e000ed04 	.word	0xe000ed04

0800dcbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dcbc:	b480      	push	{r7}
 800dcbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dcc0:	4b0b      	ldr	r3, [pc, #44]	; (800dcf0 <vPortSetupTimerInterrupt+0x34>)
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dcc6:	4b0b      	ldr	r3, [pc, #44]	; (800dcf4 <vPortSetupTimerInterrupt+0x38>)
 800dcc8:	2200      	movs	r2, #0
 800dcca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dccc:	4b0a      	ldr	r3, [pc, #40]	; (800dcf8 <vPortSetupTimerInterrupt+0x3c>)
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	4a0a      	ldr	r2, [pc, #40]	; (800dcfc <vPortSetupTimerInterrupt+0x40>)
 800dcd2:	fba2 2303 	umull	r2, r3, r2, r3
 800dcd6:	099b      	lsrs	r3, r3, #6
 800dcd8:	4a09      	ldr	r2, [pc, #36]	; (800dd00 <vPortSetupTimerInterrupt+0x44>)
 800dcda:	3b01      	subs	r3, #1
 800dcdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dcde:	4b04      	ldr	r3, [pc, #16]	; (800dcf0 <vPortSetupTimerInterrupt+0x34>)
 800dce0:	2207      	movs	r2, #7
 800dce2:	601a      	str	r2, [r3, #0]
}
 800dce4:	bf00      	nop
 800dce6:	46bd      	mov	sp, r7
 800dce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcec:	4770      	bx	lr
 800dcee:	bf00      	nop
 800dcf0:	e000e010 	.word	0xe000e010
 800dcf4:	e000e018 	.word	0xe000e018
 800dcf8:	20000000 	.word	0x20000000
 800dcfc:	10624dd3 	.word	0x10624dd3
 800dd00:	e000e014 	.word	0xe000e014

0800dd04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dd04:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dd14 <vPortEnableVFP+0x10>
 800dd08:	6801      	ldr	r1, [r0, #0]
 800dd0a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dd0e:	6001      	str	r1, [r0, #0]
 800dd10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dd12:	bf00      	nop
 800dd14:	e000ed88 	.word	0xe000ed88

0800dd18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dd18:	b480      	push	{r7}
 800dd1a:	b085      	sub	sp, #20
 800dd1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dd1e:	f3ef 8305 	mrs	r3, IPSR
 800dd22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	2b0f      	cmp	r3, #15
 800dd28:	d914      	bls.n	800dd54 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dd2a:	4a17      	ldr	r2, [pc, #92]	; (800dd88 <vPortValidateInterruptPriority+0x70>)
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	4413      	add	r3, r2
 800dd30:	781b      	ldrb	r3, [r3, #0]
 800dd32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dd34:	4b15      	ldr	r3, [pc, #84]	; (800dd8c <vPortValidateInterruptPriority+0x74>)
 800dd36:	781b      	ldrb	r3, [r3, #0]
 800dd38:	7afa      	ldrb	r2, [r7, #11]
 800dd3a:	429a      	cmp	r2, r3
 800dd3c:	d20a      	bcs.n	800dd54 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800dd3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd42:	f383 8811 	msr	BASEPRI, r3
 800dd46:	f3bf 8f6f 	isb	sy
 800dd4a:	f3bf 8f4f 	dsb	sy
 800dd4e:	607b      	str	r3, [r7, #4]
}
 800dd50:	bf00      	nop
 800dd52:	e7fe      	b.n	800dd52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dd54:	4b0e      	ldr	r3, [pc, #56]	; (800dd90 <vPortValidateInterruptPriority+0x78>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dd5c:	4b0d      	ldr	r3, [pc, #52]	; (800dd94 <vPortValidateInterruptPriority+0x7c>)
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d90a      	bls.n	800dd7a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800dd64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd68:	f383 8811 	msr	BASEPRI, r3
 800dd6c:	f3bf 8f6f 	isb	sy
 800dd70:	f3bf 8f4f 	dsb	sy
 800dd74:	603b      	str	r3, [r7, #0]
}
 800dd76:	bf00      	nop
 800dd78:	e7fe      	b.n	800dd78 <vPortValidateInterruptPriority+0x60>
	}
 800dd7a:	bf00      	nop
 800dd7c:	3714      	adds	r7, #20
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd84:	4770      	bx	lr
 800dd86:	bf00      	nop
 800dd88:	e000e3f0 	.word	0xe000e3f0
 800dd8c:	200011a8 	.word	0x200011a8
 800dd90:	e000ed0c 	.word	0xe000ed0c
 800dd94:	200011ac 	.word	0x200011ac

0800dd98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b08a      	sub	sp, #40	; 0x28
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dda0:	2300      	movs	r3, #0
 800dda2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dda4:	f7fe fd98 	bl	800c8d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dda8:	4b5b      	ldr	r3, [pc, #364]	; (800df18 <pvPortMalloc+0x180>)
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d101      	bne.n	800ddb4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ddb0:	f000 f920 	bl	800dff4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ddb4:	4b59      	ldr	r3, [pc, #356]	; (800df1c <pvPortMalloc+0x184>)
 800ddb6:	681a      	ldr	r2, [r3, #0]
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	4013      	ands	r3, r2
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	f040 8093 	bne.w	800dee8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d01d      	beq.n	800de04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ddc8:	2208      	movs	r2, #8
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	4413      	add	r3, r2
 800ddce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	f003 0307 	and.w	r3, r3, #7
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d014      	beq.n	800de04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	f023 0307 	bic.w	r3, r3, #7
 800dde0:	3308      	adds	r3, #8
 800dde2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f003 0307 	and.w	r3, r3, #7
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d00a      	beq.n	800de04 <pvPortMalloc+0x6c>
	__asm volatile
 800ddee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddf2:	f383 8811 	msr	BASEPRI, r3
 800ddf6:	f3bf 8f6f 	isb	sy
 800ddfa:	f3bf 8f4f 	dsb	sy
 800ddfe:	617b      	str	r3, [r7, #20]
}
 800de00:	bf00      	nop
 800de02:	e7fe      	b.n	800de02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d06e      	beq.n	800dee8 <pvPortMalloc+0x150>
 800de0a:	4b45      	ldr	r3, [pc, #276]	; (800df20 <pvPortMalloc+0x188>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	429a      	cmp	r2, r3
 800de12:	d869      	bhi.n	800dee8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800de14:	4b43      	ldr	r3, [pc, #268]	; (800df24 <pvPortMalloc+0x18c>)
 800de16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800de18:	4b42      	ldr	r3, [pc, #264]	; (800df24 <pvPortMalloc+0x18c>)
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de1e:	e004      	b.n	800de2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800de20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800de24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de2c:	685b      	ldr	r3, [r3, #4]
 800de2e:	687a      	ldr	r2, [r7, #4]
 800de30:	429a      	cmp	r2, r3
 800de32:	d903      	bls.n	800de3c <pvPortMalloc+0xa4>
 800de34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d1f1      	bne.n	800de20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800de3c:	4b36      	ldr	r3, [pc, #216]	; (800df18 <pvPortMalloc+0x180>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de42:	429a      	cmp	r2, r3
 800de44:	d050      	beq.n	800dee8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800de46:	6a3b      	ldr	r3, [r7, #32]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	2208      	movs	r2, #8
 800de4c:	4413      	add	r3, r2
 800de4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800de50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de52:	681a      	ldr	r2, [r3, #0]
 800de54:	6a3b      	ldr	r3, [r7, #32]
 800de56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800de58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de5a:	685a      	ldr	r2, [r3, #4]
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	1ad2      	subs	r2, r2, r3
 800de60:	2308      	movs	r3, #8
 800de62:	005b      	lsls	r3, r3, #1
 800de64:	429a      	cmp	r2, r3
 800de66:	d91f      	bls.n	800dea8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800de68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	4413      	add	r3, r2
 800de6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800de70:	69bb      	ldr	r3, [r7, #24]
 800de72:	f003 0307 	and.w	r3, r3, #7
 800de76:	2b00      	cmp	r3, #0
 800de78:	d00a      	beq.n	800de90 <pvPortMalloc+0xf8>
	__asm volatile
 800de7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de7e:	f383 8811 	msr	BASEPRI, r3
 800de82:	f3bf 8f6f 	isb	sy
 800de86:	f3bf 8f4f 	dsb	sy
 800de8a:	613b      	str	r3, [r7, #16]
}
 800de8c:	bf00      	nop
 800de8e:	e7fe      	b.n	800de8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800de90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de92:	685a      	ldr	r2, [r3, #4]
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	1ad2      	subs	r2, r2, r3
 800de98:	69bb      	ldr	r3, [r7, #24]
 800de9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800de9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de9e:	687a      	ldr	r2, [r7, #4]
 800dea0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dea2:	69b8      	ldr	r0, [r7, #24]
 800dea4:	f000 f908 	bl	800e0b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dea8:	4b1d      	ldr	r3, [pc, #116]	; (800df20 <pvPortMalloc+0x188>)
 800deaa:	681a      	ldr	r2, [r3, #0]
 800deac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deae:	685b      	ldr	r3, [r3, #4]
 800deb0:	1ad3      	subs	r3, r2, r3
 800deb2:	4a1b      	ldr	r2, [pc, #108]	; (800df20 <pvPortMalloc+0x188>)
 800deb4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800deb6:	4b1a      	ldr	r3, [pc, #104]	; (800df20 <pvPortMalloc+0x188>)
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	4b1b      	ldr	r3, [pc, #108]	; (800df28 <pvPortMalloc+0x190>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	429a      	cmp	r2, r3
 800dec0:	d203      	bcs.n	800deca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dec2:	4b17      	ldr	r3, [pc, #92]	; (800df20 <pvPortMalloc+0x188>)
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	4a18      	ldr	r2, [pc, #96]	; (800df28 <pvPortMalloc+0x190>)
 800dec8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800deca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800decc:	685a      	ldr	r2, [r3, #4]
 800dece:	4b13      	ldr	r3, [pc, #76]	; (800df1c <pvPortMalloc+0x184>)
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	431a      	orrs	r2, r3
 800ded4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ded8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deda:	2200      	movs	r2, #0
 800dedc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dede:	4b13      	ldr	r3, [pc, #76]	; (800df2c <pvPortMalloc+0x194>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	3301      	adds	r3, #1
 800dee4:	4a11      	ldr	r2, [pc, #68]	; (800df2c <pvPortMalloc+0x194>)
 800dee6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dee8:	f7fe fd04 	bl	800c8f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800deec:	69fb      	ldr	r3, [r7, #28]
 800deee:	f003 0307 	and.w	r3, r3, #7
 800def2:	2b00      	cmp	r3, #0
 800def4:	d00a      	beq.n	800df0c <pvPortMalloc+0x174>
	__asm volatile
 800def6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800defa:	f383 8811 	msr	BASEPRI, r3
 800defe:	f3bf 8f6f 	isb	sy
 800df02:	f3bf 8f4f 	dsb	sy
 800df06:	60fb      	str	r3, [r7, #12]
}
 800df08:	bf00      	nop
 800df0a:	e7fe      	b.n	800df0a <pvPortMalloc+0x172>
	return pvReturn;
 800df0c:	69fb      	ldr	r3, [r7, #28]
}
 800df0e:	4618      	mov	r0, r3
 800df10:	3728      	adds	r7, #40	; 0x28
 800df12:	46bd      	mov	sp, r7
 800df14:	bd80      	pop	{r7, pc}
 800df16:	bf00      	nop
 800df18:	20004db8 	.word	0x20004db8
 800df1c:	20004dcc 	.word	0x20004dcc
 800df20:	20004dbc 	.word	0x20004dbc
 800df24:	20004db0 	.word	0x20004db0
 800df28:	20004dc0 	.word	0x20004dc0
 800df2c:	20004dc4 	.word	0x20004dc4

0800df30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b086      	sub	sp, #24
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d04d      	beq.n	800dfde <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800df42:	2308      	movs	r3, #8
 800df44:	425b      	negs	r3, r3
 800df46:	697a      	ldr	r2, [r7, #20]
 800df48:	4413      	add	r3, r2
 800df4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800df4c:	697b      	ldr	r3, [r7, #20]
 800df4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800df50:	693b      	ldr	r3, [r7, #16]
 800df52:	685a      	ldr	r2, [r3, #4]
 800df54:	4b24      	ldr	r3, [pc, #144]	; (800dfe8 <vPortFree+0xb8>)
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	4013      	ands	r3, r2
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d10a      	bne.n	800df74 <vPortFree+0x44>
	__asm volatile
 800df5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df62:	f383 8811 	msr	BASEPRI, r3
 800df66:	f3bf 8f6f 	isb	sy
 800df6a:	f3bf 8f4f 	dsb	sy
 800df6e:	60fb      	str	r3, [r7, #12]
}
 800df70:	bf00      	nop
 800df72:	e7fe      	b.n	800df72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800df74:	693b      	ldr	r3, [r7, #16]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d00a      	beq.n	800df92 <vPortFree+0x62>
	__asm volatile
 800df7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df80:	f383 8811 	msr	BASEPRI, r3
 800df84:	f3bf 8f6f 	isb	sy
 800df88:	f3bf 8f4f 	dsb	sy
 800df8c:	60bb      	str	r3, [r7, #8]
}
 800df8e:	bf00      	nop
 800df90:	e7fe      	b.n	800df90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800df92:	693b      	ldr	r3, [r7, #16]
 800df94:	685a      	ldr	r2, [r3, #4]
 800df96:	4b14      	ldr	r3, [pc, #80]	; (800dfe8 <vPortFree+0xb8>)
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	4013      	ands	r3, r2
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d01e      	beq.n	800dfde <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dfa0:	693b      	ldr	r3, [r7, #16]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d11a      	bne.n	800dfde <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dfa8:	693b      	ldr	r3, [r7, #16]
 800dfaa:	685a      	ldr	r2, [r3, #4]
 800dfac:	4b0e      	ldr	r3, [pc, #56]	; (800dfe8 <vPortFree+0xb8>)
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	43db      	mvns	r3, r3
 800dfb2:	401a      	ands	r2, r3
 800dfb4:	693b      	ldr	r3, [r7, #16]
 800dfb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dfb8:	f7fe fc8e 	bl	800c8d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dfbc:	693b      	ldr	r3, [r7, #16]
 800dfbe:	685a      	ldr	r2, [r3, #4]
 800dfc0:	4b0a      	ldr	r3, [pc, #40]	; (800dfec <vPortFree+0xbc>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	4413      	add	r3, r2
 800dfc6:	4a09      	ldr	r2, [pc, #36]	; (800dfec <vPortFree+0xbc>)
 800dfc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dfca:	6938      	ldr	r0, [r7, #16]
 800dfcc:	f000 f874 	bl	800e0b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dfd0:	4b07      	ldr	r3, [pc, #28]	; (800dff0 <vPortFree+0xc0>)
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	3301      	adds	r3, #1
 800dfd6:	4a06      	ldr	r2, [pc, #24]	; (800dff0 <vPortFree+0xc0>)
 800dfd8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dfda:	f7fe fc8b 	bl	800c8f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dfde:	bf00      	nop
 800dfe0:	3718      	adds	r7, #24
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	bd80      	pop	{r7, pc}
 800dfe6:	bf00      	nop
 800dfe8:	20004dcc 	.word	0x20004dcc
 800dfec:	20004dbc 	.word	0x20004dbc
 800dff0:	20004dc8 	.word	0x20004dc8

0800dff4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dff4:	b480      	push	{r7}
 800dff6:	b085      	sub	sp, #20
 800dff8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dffa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800dffe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e000:	4b27      	ldr	r3, [pc, #156]	; (800e0a0 <prvHeapInit+0xac>)
 800e002:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	f003 0307 	and.w	r3, r3, #7
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d00c      	beq.n	800e028 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	3307      	adds	r3, #7
 800e012:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	f023 0307 	bic.w	r3, r3, #7
 800e01a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e01c:	68ba      	ldr	r2, [r7, #8]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	1ad3      	subs	r3, r2, r3
 800e022:	4a1f      	ldr	r2, [pc, #124]	; (800e0a0 <prvHeapInit+0xac>)
 800e024:	4413      	add	r3, r2
 800e026:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e02c:	4a1d      	ldr	r2, [pc, #116]	; (800e0a4 <prvHeapInit+0xb0>)
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e032:	4b1c      	ldr	r3, [pc, #112]	; (800e0a4 <prvHeapInit+0xb0>)
 800e034:	2200      	movs	r2, #0
 800e036:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	68ba      	ldr	r2, [r7, #8]
 800e03c:	4413      	add	r3, r2
 800e03e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e040:	2208      	movs	r2, #8
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	1a9b      	subs	r3, r3, r2
 800e046:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	f023 0307 	bic.w	r3, r3, #7
 800e04e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	4a15      	ldr	r2, [pc, #84]	; (800e0a8 <prvHeapInit+0xb4>)
 800e054:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e056:	4b14      	ldr	r3, [pc, #80]	; (800e0a8 <prvHeapInit+0xb4>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2200      	movs	r2, #0
 800e05c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e05e:	4b12      	ldr	r3, [pc, #72]	; (800e0a8 <prvHeapInit+0xb4>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	2200      	movs	r2, #0
 800e064:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	68fa      	ldr	r2, [r7, #12]
 800e06e:	1ad2      	subs	r2, r2, r3
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e074:	4b0c      	ldr	r3, [pc, #48]	; (800e0a8 <prvHeapInit+0xb4>)
 800e076:	681a      	ldr	r2, [r3, #0]
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	685b      	ldr	r3, [r3, #4]
 800e080:	4a0a      	ldr	r2, [pc, #40]	; (800e0ac <prvHeapInit+0xb8>)
 800e082:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	685b      	ldr	r3, [r3, #4]
 800e088:	4a09      	ldr	r2, [pc, #36]	; (800e0b0 <prvHeapInit+0xbc>)
 800e08a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e08c:	4b09      	ldr	r3, [pc, #36]	; (800e0b4 <prvHeapInit+0xc0>)
 800e08e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e092:	601a      	str	r2, [r3, #0]
}
 800e094:	bf00      	nop
 800e096:	3714      	adds	r7, #20
 800e098:	46bd      	mov	sp, r7
 800e09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09e:	4770      	bx	lr
 800e0a0:	200011b0 	.word	0x200011b0
 800e0a4:	20004db0 	.word	0x20004db0
 800e0a8:	20004db8 	.word	0x20004db8
 800e0ac:	20004dc0 	.word	0x20004dc0
 800e0b0:	20004dbc 	.word	0x20004dbc
 800e0b4:	20004dcc 	.word	0x20004dcc

0800e0b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b085      	sub	sp, #20
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e0c0:	4b28      	ldr	r3, [pc, #160]	; (800e164 <prvInsertBlockIntoFreeList+0xac>)
 800e0c2:	60fb      	str	r3, [r7, #12]
 800e0c4:	e002      	b.n	800e0cc <prvInsertBlockIntoFreeList+0x14>
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	60fb      	str	r3, [r7, #12]
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	687a      	ldr	r2, [r7, #4]
 800e0d2:	429a      	cmp	r2, r3
 800e0d4:	d8f7      	bhi.n	800e0c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	685b      	ldr	r3, [r3, #4]
 800e0de:	68ba      	ldr	r2, [r7, #8]
 800e0e0:	4413      	add	r3, r2
 800e0e2:	687a      	ldr	r2, [r7, #4]
 800e0e4:	429a      	cmp	r2, r3
 800e0e6:	d108      	bne.n	800e0fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	685a      	ldr	r2, [r3, #4]
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	685b      	ldr	r3, [r3, #4]
 800e0f0:	441a      	add	r2, r3
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	685b      	ldr	r3, [r3, #4]
 800e102:	68ba      	ldr	r2, [r7, #8]
 800e104:	441a      	add	r2, r3
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	429a      	cmp	r2, r3
 800e10c:	d118      	bne.n	800e140 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	681a      	ldr	r2, [r3, #0]
 800e112:	4b15      	ldr	r3, [pc, #84]	; (800e168 <prvInsertBlockIntoFreeList+0xb0>)
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	429a      	cmp	r2, r3
 800e118:	d00d      	beq.n	800e136 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	685a      	ldr	r2, [r3, #4]
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	685b      	ldr	r3, [r3, #4]
 800e124:	441a      	add	r2, r3
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	681a      	ldr	r2, [r3, #0]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	601a      	str	r2, [r3, #0]
 800e134:	e008      	b.n	800e148 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e136:	4b0c      	ldr	r3, [pc, #48]	; (800e168 <prvInsertBlockIntoFreeList+0xb0>)
 800e138:	681a      	ldr	r2, [r3, #0]
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	601a      	str	r2, [r3, #0]
 800e13e:	e003      	b.n	800e148 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	681a      	ldr	r2, [r3, #0]
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e148:	68fa      	ldr	r2, [r7, #12]
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	429a      	cmp	r2, r3
 800e14e:	d002      	beq.n	800e156 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	687a      	ldr	r2, [r7, #4]
 800e154:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e156:	bf00      	nop
 800e158:	3714      	adds	r7, #20
 800e15a:	46bd      	mov	sp, r7
 800e15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e160:	4770      	bx	lr
 800e162:	bf00      	nop
 800e164:	20004db0 	.word	0x20004db0
 800e168:	20004db8 	.word	0x20004db8

0800e16c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800e170:	2201      	movs	r2, #1
 800e172:	490e      	ldr	r1, [pc, #56]	; (800e1ac <MX_USB_HOST_Init+0x40>)
 800e174:	480e      	ldr	r0, [pc, #56]	; (800e1b0 <MX_USB_HOST_Init+0x44>)
 800e176:	f7fb faf1 	bl	800975c <USBH_Init>
 800e17a:	4603      	mov	r3, r0
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d001      	beq.n	800e184 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800e180:	f7f3 fa0c 	bl	800159c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800e184:	490b      	ldr	r1, [pc, #44]	; (800e1b4 <MX_USB_HOST_Init+0x48>)
 800e186:	480a      	ldr	r0, [pc, #40]	; (800e1b0 <MX_USB_HOST_Init+0x44>)
 800e188:	f7fb fb98 	bl	80098bc <USBH_RegisterClass>
 800e18c:	4603      	mov	r3, r0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d001      	beq.n	800e196 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800e192:	f7f3 fa03 	bl	800159c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800e196:	4806      	ldr	r0, [pc, #24]	; (800e1b0 <MX_USB_HOST_Init+0x44>)
 800e198:	f7fb fc1c 	bl	80099d4 <USBH_Start>
 800e19c:	4603      	mov	r3, r0
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d001      	beq.n	800e1a6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800e1a2:	f7f3 f9fb 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800e1a6:	bf00      	nop
 800e1a8:	bd80      	pop	{r7, pc}
 800e1aa:	bf00      	nop
 800e1ac:	0800e1b9 	.word	0x0800e1b9
 800e1b0:	20005020 	.word	0x20005020
 800e1b4:	2000000c 	.word	0x2000000c

0800e1b8 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800e1b8:	b480      	push	{r7}
 800e1ba:	b083      	sub	sp, #12
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
 800e1c0:	460b      	mov	r3, r1
 800e1c2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800e1c4:	78fb      	ldrb	r3, [r7, #3]
 800e1c6:	3b01      	subs	r3, #1
 800e1c8:	2b04      	cmp	r3, #4
 800e1ca:	d819      	bhi.n	800e200 <USBH_UserProcess+0x48>
 800e1cc:	a201      	add	r2, pc, #4	; (adr r2, 800e1d4 <USBH_UserProcess+0x1c>)
 800e1ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1d2:	bf00      	nop
 800e1d4:	0800e201 	.word	0x0800e201
 800e1d8:	0800e1f1 	.word	0x0800e1f1
 800e1dc:	0800e201 	.word	0x0800e201
 800e1e0:	0800e1f9 	.word	0x0800e1f9
 800e1e4:	0800e1e9 	.word	0x0800e1e9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800e1e8:	4b09      	ldr	r3, [pc, #36]	; (800e210 <USBH_UserProcess+0x58>)
 800e1ea:	2203      	movs	r2, #3
 800e1ec:	701a      	strb	r2, [r3, #0]
  break;
 800e1ee:	e008      	b.n	800e202 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800e1f0:	4b07      	ldr	r3, [pc, #28]	; (800e210 <USBH_UserProcess+0x58>)
 800e1f2:	2202      	movs	r2, #2
 800e1f4:	701a      	strb	r2, [r3, #0]
  break;
 800e1f6:	e004      	b.n	800e202 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800e1f8:	4b05      	ldr	r3, [pc, #20]	; (800e210 <USBH_UserProcess+0x58>)
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	701a      	strb	r2, [r3, #0]
  break;
 800e1fe:	e000      	b.n	800e202 <USBH_UserProcess+0x4a>

  default:
  break;
 800e200:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800e202:	bf00      	nop
 800e204:	370c      	adds	r7, #12
 800e206:	46bd      	mov	sp, r7
 800e208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20c:	4770      	bx	lr
 800e20e:	bf00      	nop
 800e210:	20004dd0 	.word	0x20004dd0

0800e214 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b08a      	sub	sp, #40	; 0x28
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e21c:	f107 0314 	add.w	r3, r7, #20
 800e220:	2200      	movs	r2, #0
 800e222:	601a      	str	r2, [r3, #0]
 800e224:	605a      	str	r2, [r3, #4]
 800e226:	609a      	str	r2, [r3, #8]
 800e228:	60da      	str	r2, [r3, #12]
 800e22a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e234:	d147      	bne.n	800e2c6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e236:	2300      	movs	r3, #0
 800e238:	613b      	str	r3, [r7, #16]
 800e23a:	4b25      	ldr	r3, [pc, #148]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e23c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e23e:	4a24      	ldr	r2, [pc, #144]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e240:	f043 0301 	orr.w	r3, r3, #1
 800e244:	6313      	str	r3, [r2, #48]	; 0x30
 800e246:	4b22      	ldr	r3, [pc, #136]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e24a:	f003 0301 	and.w	r3, r3, #1
 800e24e:	613b      	str	r3, [r7, #16]
 800e250:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800e252:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e258:	2300      	movs	r3, #0
 800e25a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e25c:	2300      	movs	r3, #0
 800e25e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800e260:	f107 0314 	add.w	r3, r7, #20
 800e264:	4619      	mov	r1, r3
 800e266:	481b      	ldr	r0, [pc, #108]	; (800e2d4 <HAL_HCD_MspInit+0xc0>)
 800e268:	f7f4 fad6 	bl	8002818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800e26c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e272:	2302      	movs	r3, #2
 800e274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e276:	2300      	movs	r3, #0
 800e278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e27a:	2300      	movs	r3, #0
 800e27c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e27e:	230a      	movs	r3, #10
 800e280:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e282:	f107 0314 	add.w	r3, r7, #20
 800e286:	4619      	mov	r1, r3
 800e288:	4812      	ldr	r0, [pc, #72]	; (800e2d4 <HAL_HCD_MspInit+0xc0>)
 800e28a:	f7f4 fac5 	bl	8002818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e28e:	4b10      	ldr	r3, [pc, #64]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e292:	4a0f      	ldr	r2, [pc, #60]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e298:	6353      	str	r3, [r2, #52]	; 0x34
 800e29a:	2300      	movs	r3, #0
 800e29c:	60fb      	str	r3, [r7, #12]
 800e29e:	4b0c      	ldr	r3, [pc, #48]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e2a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2a2:	4a0b      	ldr	r2, [pc, #44]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e2a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e2a8:	6453      	str	r3, [r2, #68]	; 0x44
 800e2aa:	4b09      	ldr	r3, [pc, #36]	; (800e2d0 <HAL_HCD_MspInit+0xbc>)
 800e2ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e2b2:	60fb      	str	r3, [r7, #12]
 800e2b4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	2105      	movs	r1, #5
 800e2ba:	2043      	movs	r0, #67	; 0x43
 800e2bc:	f7f4 f9f0 	bl	80026a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e2c0:	2043      	movs	r0, #67	; 0x43
 800e2c2:	f7f4 fa09 	bl	80026d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e2c6:	bf00      	nop
 800e2c8:	3728      	adds	r7, #40	; 0x28
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}
 800e2ce:	bf00      	nop
 800e2d0:	40023800 	.word	0x40023800
 800e2d4:	40020000 	.word	0x40020000

0800e2d8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	f7fc f821 	bl	800a32e <USBH_LL_IncTimer>
}
 800e2ec:	bf00      	nop
 800e2ee:	3708      	adds	r7, #8
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e302:	4618      	mov	r0, r3
 800e304:	f7fc f865 	bl	800a3d2 <USBH_LL_Connect>
}
 800e308:	bf00      	nop
 800e30a:	3708      	adds	r7, #8
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}

0800e310 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b082      	sub	sp, #8
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e31e:	4618      	mov	r0, r3
 800e320:	f7fc f87a 	bl	800a418 <USBH_LL_Disconnect>
}
 800e324:	bf00      	nop
 800e326:	3708      	adds	r7, #8
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}

0800e32c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b082      	sub	sp, #8
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
 800e334:	460b      	mov	r3, r1
 800e336:	70fb      	strb	r3, [r7, #3]
 800e338:	4613      	mov	r3, r2
 800e33a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e342:	4618      	mov	r0, r3
 800e344:	f7fc f8b1 	bl	800a4aa <USBH_LL_NotifyURBChange>
#endif
}
 800e348:	bf00      	nop
 800e34a:	3708      	adds	r7, #8
 800e34c:	46bd      	mov	sp, r7
 800e34e:	bd80      	pop	{r7, pc}

0800e350 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b082      	sub	sp, #8
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e35e:	4618      	mov	r0, r3
 800e360:	f7fc f80f 	bl	800a382 <USBH_LL_PortEnabled>
}
 800e364:	bf00      	nop
 800e366:	3708      	adds	r7, #8
 800e368:	46bd      	mov	sp, r7
 800e36a:	bd80      	pop	{r7, pc}

0800e36c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b082      	sub	sp, #8
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800e37a:	4618      	mov	r0, r3
 800e37c:	f7fc f81b 	bl	800a3b6 <USBH_LL_PortDisabled>
}
 800e380:	bf00      	nop
 800e382:	3708      	adds	r7, #8
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b082      	sub	sp, #8
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e396:	2b01      	cmp	r3, #1
 800e398:	d12a      	bne.n	800e3f0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800e39a:	4a18      	ldr	r2, [pc, #96]	; (800e3fc <USBH_LL_Init+0x74>)
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	4a15      	ldr	r2, [pc, #84]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3a6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e3aa:	4b14      	ldr	r3, [pc, #80]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3ac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e3b0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800e3b2:	4b12      	ldr	r3, [pc, #72]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3b4:	2208      	movs	r2, #8
 800e3b6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800e3b8:	4b10      	ldr	r3, [pc, #64]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3ba:	2201      	movs	r2, #1
 800e3bc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e3be:	4b0f      	ldr	r3, [pc, #60]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800e3c4:	4b0d      	ldr	r3, [pc, #52]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3c6:	2202      	movs	r2, #2
 800e3c8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e3ca:	4b0c      	ldr	r3, [pc, #48]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800e3d0:	480a      	ldr	r0, [pc, #40]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3d2:	f7f4 fbd6 	bl	8002b82 <HAL_HCD_Init>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d001      	beq.n	800e3e0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800e3dc:	f7f3 f8de 	bl	800159c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800e3e0:	4806      	ldr	r0, [pc, #24]	; (800e3fc <USBH_LL_Init+0x74>)
 800e3e2:	f7f4 ffb3 	bl	800334c <HAL_HCD_GetCurrentFrame>
 800e3e6:	4603      	mov	r3, r0
 800e3e8:	4619      	mov	r1, r3
 800e3ea:	6878      	ldr	r0, [r7, #4]
 800e3ec:	f7fb ff90 	bl	800a310 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800e3f0:	2300      	movs	r3, #0
}
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	3708      	adds	r7, #8
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bd80      	pop	{r7, pc}
 800e3fa:	bf00      	nop
 800e3fc:	20005404 	.word	0x20005404

0800e400 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b084      	sub	sp, #16
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e408:	2300      	movs	r3, #0
 800e40a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e40c:	2300      	movs	r3, #0
 800e40e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e416:	4618      	mov	r0, r3
 800e418:	f7f4 ff22 	bl	8003260 <HAL_HCD_Start>
 800e41c:	4603      	mov	r3, r0
 800e41e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e420:	7bfb      	ldrb	r3, [r7, #15]
 800e422:	4618      	mov	r0, r3
 800e424:	f000 f95c 	bl	800e6e0 <USBH_Get_USB_Status>
 800e428:	4603      	mov	r3, r0
 800e42a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e42c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e42e:	4618      	mov	r0, r3
 800e430:	3710      	adds	r7, #16
 800e432:	46bd      	mov	sp, r7
 800e434:	bd80      	pop	{r7, pc}

0800e436 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800e436:	b580      	push	{r7, lr}
 800e438:	b084      	sub	sp, #16
 800e43a:	af00      	add	r7, sp, #0
 800e43c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e43e:	2300      	movs	r3, #0
 800e440:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e442:	2300      	movs	r3, #0
 800e444:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e44c:	4618      	mov	r0, r3
 800e44e:	f7f4 ff2a 	bl	80032a6 <HAL_HCD_Stop>
 800e452:	4603      	mov	r3, r0
 800e454:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e456:	7bfb      	ldrb	r3, [r7, #15]
 800e458:	4618      	mov	r0, r3
 800e45a:	f000 f941 	bl	800e6e0 <USBH_Get_USB_Status>
 800e45e:	4603      	mov	r3, r0
 800e460:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e462:	7bbb      	ldrb	r3, [r7, #14]
}
 800e464:	4618      	mov	r0, r3
 800e466:	3710      	adds	r7, #16
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}

0800e46c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b084      	sub	sp, #16
 800e470:	af00      	add	r7, sp, #0
 800e472:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800e474:	2301      	movs	r3, #1
 800e476:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e47e:	4618      	mov	r0, r3
 800e480:	f7f4 ff72 	bl	8003368 <HAL_HCD_GetCurrentSpeed>
 800e484:	4603      	mov	r3, r0
 800e486:	2b02      	cmp	r3, #2
 800e488:	d00c      	beq.n	800e4a4 <USBH_LL_GetSpeed+0x38>
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d80d      	bhi.n	800e4aa <USBH_LL_GetSpeed+0x3e>
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d002      	beq.n	800e498 <USBH_LL_GetSpeed+0x2c>
 800e492:	2b01      	cmp	r3, #1
 800e494:	d003      	beq.n	800e49e <USBH_LL_GetSpeed+0x32>
 800e496:	e008      	b.n	800e4aa <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800e498:	2300      	movs	r3, #0
 800e49a:	73fb      	strb	r3, [r7, #15]
    break;
 800e49c:	e008      	b.n	800e4b0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800e49e:	2301      	movs	r3, #1
 800e4a0:	73fb      	strb	r3, [r7, #15]
    break;
 800e4a2:	e005      	b.n	800e4b0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800e4a4:	2302      	movs	r3, #2
 800e4a6:	73fb      	strb	r3, [r7, #15]
    break;
 800e4a8:	e002      	b.n	800e4b0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800e4aa:	2301      	movs	r3, #1
 800e4ac:	73fb      	strb	r3, [r7, #15]
    break;
 800e4ae:	bf00      	nop
  }
  return  speed;
 800e4b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	3710      	adds	r7, #16
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	bd80      	pop	{r7, pc}

0800e4ba <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800e4ba:	b580      	push	{r7, lr}
 800e4bc:	b084      	sub	sp, #16
 800e4be:	af00      	add	r7, sp, #0
 800e4c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	f7f4 ff05 	bl	80032e0 <HAL_HCD_ResetPort>
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e4da:	7bfb      	ldrb	r3, [r7, #15]
 800e4dc:	4618      	mov	r0, r3
 800e4de:	f000 f8ff 	bl	800e6e0 <USBH_Get_USB_Status>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e4e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	3710      	adds	r7, #16
 800e4ec:	46bd      	mov	sp, r7
 800e4ee:	bd80      	pop	{r7, pc}

0800e4f0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	b082      	sub	sp, #8
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
 800e4f8:	460b      	mov	r3, r1
 800e4fa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e502:	78fa      	ldrb	r2, [r7, #3]
 800e504:	4611      	mov	r1, r2
 800e506:	4618      	mov	r0, r3
 800e508:	f7f4 ff0c 	bl	8003324 <HAL_HCD_HC_GetXferCount>
 800e50c:	4603      	mov	r3, r0
}
 800e50e:	4618      	mov	r0, r3
 800e510:	3708      	adds	r7, #8
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}

0800e516 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800e516:	b590      	push	{r4, r7, lr}
 800e518:	b089      	sub	sp, #36	; 0x24
 800e51a:	af04      	add	r7, sp, #16
 800e51c:	6078      	str	r0, [r7, #4]
 800e51e:	4608      	mov	r0, r1
 800e520:	4611      	mov	r1, r2
 800e522:	461a      	mov	r2, r3
 800e524:	4603      	mov	r3, r0
 800e526:	70fb      	strb	r3, [r7, #3]
 800e528:	460b      	mov	r3, r1
 800e52a:	70bb      	strb	r3, [r7, #2]
 800e52c:	4613      	mov	r3, r2
 800e52e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e530:	2300      	movs	r3, #0
 800e532:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e534:	2300      	movs	r3, #0
 800e536:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e53e:	787c      	ldrb	r4, [r7, #1]
 800e540:	78ba      	ldrb	r2, [r7, #2]
 800e542:	78f9      	ldrb	r1, [r7, #3]
 800e544:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e546:	9302      	str	r3, [sp, #8]
 800e548:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e54c:	9301      	str	r3, [sp, #4]
 800e54e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e552:	9300      	str	r3, [sp, #0]
 800e554:	4623      	mov	r3, r4
 800e556:	f7f4 fb76 	bl	8002c46 <HAL_HCD_HC_Init>
 800e55a:	4603      	mov	r3, r0
 800e55c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800e55e:	7bfb      	ldrb	r3, [r7, #15]
 800e560:	4618      	mov	r0, r3
 800e562:	f000 f8bd 	bl	800e6e0 <USBH_Get_USB_Status>
 800e566:	4603      	mov	r3, r0
 800e568:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e56a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3714      	adds	r7, #20
 800e570:	46bd      	mov	sp, r7
 800e572:	bd90      	pop	{r4, r7, pc}

0800e574 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b084      	sub	sp, #16
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
 800e57c:	460b      	mov	r3, r1
 800e57e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e580:	2300      	movs	r3, #0
 800e582:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e584:	2300      	movs	r3, #0
 800e586:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e58e:	78fa      	ldrb	r2, [r7, #3]
 800e590:	4611      	mov	r1, r2
 800e592:	4618      	mov	r0, r3
 800e594:	f7f4 fbe6 	bl	8002d64 <HAL_HCD_HC_Halt>
 800e598:	4603      	mov	r3, r0
 800e59a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800e59c:	7bfb      	ldrb	r3, [r7, #15]
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f000 f89e 	bl	800e6e0 <USBH_Get_USB_Status>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5a8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	3710      	adds	r7, #16
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd80      	pop	{r7, pc}

0800e5b2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800e5b2:	b590      	push	{r4, r7, lr}
 800e5b4:	b089      	sub	sp, #36	; 0x24
 800e5b6:	af04      	add	r7, sp, #16
 800e5b8:	6078      	str	r0, [r7, #4]
 800e5ba:	4608      	mov	r0, r1
 800e5bc:	4611      	mov	r1, r2
 800e5be:	461a      	mov	r2, r3
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	70fb      	strb	r3, [r7, #3]
 800e5c4:	460b      	mov	r3, r1
 800e5c6:	70bb      	strb	r3, [r7, #2]
 800e5c8:	4613      	mov	r3, r2
 800e5ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800e5da:	787c      	ldrb	r4, [r7, #1]
 800e5dc:	78ba      	ldrb	r2, [r7, #2]
 800e5de:	78f9      	ldrb	r1, [r7, #3]
 800e5e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e5e4:	9303      	str	r3, [sp, #12]
 800e5e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e5e8:	9302      	str	r3, [sp, #8]
 800e5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5ec:	9301      	str	r3, [sp, #4]
 800e5ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e5f2:	9300      	str	r3, [sp, #0]
 800e5f4:	4623      	mov	r3, r4
 800e5f6:	f7f4 fbd9 	bl	8002dac <HAL_HCD_HC_SubmitRequest>
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800e5fe:	7bfb      	ldrb	r3, [r7, #15]
 800e600:	4618      	mov	r0, r3
 800e602:	f000 f86d 	bl	800e6e0 <USBH_Get_USB_Status>
 800e606:	4603      	mov	r3, r0
 800e608:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e60a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3714      	adds	r7, #20
 800e610:	46bd      	mov	sp, r7
 800e612:	bd90      	pop	{r4, r7, pc}

0800e614 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b082      	sub	sp, #8
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
 800e61c:	460b      	mov	r3, r1
 800e61e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e626:	78fa      	ldrb	r2, [r7, #3]
 800e628:	4611      	mov	r1, r2
 800e62a:	4618      	mov	r0, r3
 800e62c:	f7f4 fe66 	bl	80032fc <HAL_HCD_HC_GetURBState>
 800e630:	4603      	mov	r3, r0
}
 800e632:	4618      	mov	r0, r3
 800e634:	3708      	adds	r7, #8
 800e636:	46bd      	mov	sp, r7
 800e638:	bd80      	pop	{r7, pc}

0800e63a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800e63a:	b580      	push	{r7, lr}
 800e63c:	b082      	sub	sp, #8
 800e63e:	af00      	add	r7, sp, #0
 800e640:	6078      	str	r0, [r7, #4]
 800e642:	460b      	mov	r3, r1
 800e644:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800e64c:	2b01      	cmp	r3, #1
 800e64e:	d103      	bne.n	800e658 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800e650:	78fb      	ldrb	r3, [r7, #3]
 800e652:	4618      	mov	r0, r3
 800e654:	f000 f870 	bl	800e738 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800e658:	20c8      	movs	r0, #200	; 0xc8
 800e65a:	f7f3 ff45 	bl	80024e8 <HAL_Delay>
  return USBH_OK;
 800e65e:	2300      	movs	r3, #0
}
 800e660:	4618      	mov	r0, r3
 800e662:	3708      	adds	r7, #8
 800e664:	46bd      	mov	sp, r7
 800e666:	bd80      	pop	{r7, pc}

0800e668 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800e668:	b480      	push	{r7}
 800e66a:	b085      	sub	sp, #20
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
 800e670:	460b      	mov	r3, r1
 800e672:	70fb      	strb	r3, [r7, #3]
 800e674:	4613      	mov	r3, r2
 800e676:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800e67e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800e680:	78fb      	ldrb	r3, [r7, #3]
 800e682:	68fa      	ldr	r2, [r7, #12]
 800e684:	212c      	movs	r1, #44	; 0x2c
 800e686:	fb01 f303 	mul.w	r3, r1, r3
 800e68a:	4413      	add	r3, r2
 800e68c:	333b      	adds	r3, #59	; 0x3b
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d009      	beq.n	800e6a8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800e694:	78fb      	ldrb	r3, [r7, #3]
 800e696:	68fa      	ldr	r2, [r7, #12]
 800e698:	212c      	movs	r1, #44	; 0x2c
 800e69a:	fb01 f303 	mul.w	r3, r1, r3
 800e69e:	4413      	add	r3, r2
 800e6a0:	3354      	adds	r3, #84	; 0x54
 800e6a2:	78ba      	ldrb	r2, [r7, #2]
 800e6a4:	701a      	strb	r2, [r3, #0]
 800e6a6:	e008      	b.n	800e6ba <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800e6a8:	78fb      	ldrb	r3, [r7, #3]
 800e6aa:	68fa      	ldr	r2, [r7, #12]
 800e6ac:	212c      	movs	r1, #44	; 0x2c
 800e6ae:	fb01 f303 	mul.w	r3, r1, r3
 800e6b2:	4413      	add	r3, r2
 800e6b4:	3355      	adds	r3, #85	; 0x55
 800e6b6:	78ba      	ldrb	r2, [r7, #2]
 800e6b8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800e6ba:	2300      	movs	r3, #0
}
 800e6bc:	4618      	mov	r0, r3
 800e6be:	3714      	adds	r7, #20
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c6:	4770      	bx	lr

0800e6c8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b082      	sub	sp, #8
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800e6d0:	6878      	ldr	r0, [r7, #4]
 800e6d2:	f7f3 ff09 	bl	80024e8 <HAL_Delay>
}
 800e6d6:	bf00      	nop
 800e6d8:	3708      	adds	r7, #8
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd80      	pop	{r7, pc}
	...

0800e6e0 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	b085      	sub	sp, #20
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e6ee:	79fb      	ldrb	r3, [r7, #7]
 800e6f0:	2b03      	cmp	r3, #3
 800e6f2:	d817      	bhi.n	800e724 <USBH_Get_USB_Status+0x44>
 800e6f4:	a201      	add	r2, pc, #4	; (adr r2, 800e6fc <USBH_Get_USB_Status+0x1c>)
 800e6f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6fa:	bf00      	nop
 800e6fc:	0800e70d 	.word	0x0800e70d
 800e700:	0800e713 	.word	0x0800e713
 800e704:	0800e719 	.word	0x0800e719
 800e708:	0800e71f 	.word	0x0800e71f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800e70c:	2300      	movs	r3, #0
 800e70e:	73fb      	strb	r3, [r7, #15]
    break;
 800e710:	e00b      	b.n	800e72a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800e712:	2302      	movs	r3, #2
 800e714:	73fb      	strb	r3, [r7, #15]
    break;
 800e716:	e008      	b.n	800e72a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800e718:	2301      	movs	r3, #1
 800e71a:	73fb      	strb	r3, [r7, #15]
    break;
 800e71c:	e005      	b.n	800e72a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800e71e:	2302      	movs	r3, #2
 800e720:	73fb      	strb	r3, [r7, #15]
    break;
 800e722:	e002      	b.n	800e72a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800e724:	2302      	movs	r3, #2
 800e726:	73fb      	strb	r3, [r7, #15]
    break;
 800e728:	bf00      	nop
  }
  return usb_status;
 800e72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e72c:	4618      	mov	r0, r3
 800e72e:	3714      	adds	r7, #20
 800e730:	46bd      	mov	sp, r7
 800e732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e736:	4770      	bx	lr

0800e738 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b084      	sub	sp, #16
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	4603      	mov	r3, r0
 800e740:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800e742:	79fb      	ldrb	r3, [r7, #7]
 800e744:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800e746:	79fb      	ldrb	r3, [r7, #7]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d102      	bne.n	800e752 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800e74c:	2301      	movs	r3, #1
 800e74e:	73fb      	strb	r3, [r7, #15]
 800e750:	e001      	b.n	800e756 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800e752:	2300      	movs	r3, #0
 800e754:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800e756:	7bfb      	ldrb	r3, [r7, #15]
 800e758:	461a      	mov	r2, r3
 800e75a:	2101      	movs	r1, #1
 800e75c:	4803      	ldr	r0, [pc, #12]	; (800e76c <MX_DriverVbusFS+0x34>)
 800e75e:	f7f4 f9f7 	bl	8002b50 <HAL_GPIO_WritePin>
}
 800e762:	bf00      	nop
 800e764:	3710      	adds	r7, #16
 800e766:	46bd      	mov	sp, r7
 800e768:	bd80      	pop	{r7, pc}
 800e76a:	bf00      	nop
 800e76c:	40020800 	.word	0x40020800

0800e770 <__errno>:
 800e770:	4b01      	ldr	r3, [pc, #4]	; (800e778 <__errno+0x8>)
 800e772:	6818      	ldr	r0, [r3, #0]
 800e774:	4770      	bx	lr
 800e776:	bf00      	nop
 800e778:	20000030 	.word	0x20000030

0800e77c <__libc_init_array>:
 800e77c:	b570      	push	{r4, r5, r6, lr}
 800e77e:	4d0d      	ldr	r5, [pc, #52]	; (800e7b4 <__libc_init_array+0x38>)
 800e780:	4c0d      	ldr	r4, [pc, #52]	; (800e7b8 <__libc_init_array+0x3c>)
 800e782:	1b64      	subs	r4, r4, r5
 800e784:	10a4      	asrs	r4, r4, #2
 800e786:	2600      	movs	r6, #0
 800e788:	42a6      	cmp	r6, r4
 800e78a:	d109      	bne.n	800e7a0 <__libc_init_array+0x24>
 800e78c:	4d0b      	ldr	r5, [pc, #44]	; (800e7bc <__libc_init_array+0x40>)
 800e78e:	4c0c      	ldr	r4, [pc, #48]	; (800e7c0 <__libc_init_array+0x44>)
 800e790:	f000 f986 	bl	800eaa0 <_init>
 800e794:	1b64      	subs	r4, r4, r5
 800e796:	10a4      	asrs	r4, r4, #2
 800e798:	2600      	movs	r6, #0
 800e79a:	42a6      	cmp	r6, r4
 800e79c:	d105      	bne.n	800e7aa <__libc_init_array+0x2e>
 800e79e:	bd70      	pop	{r4, r5, r6, pc}
 800e7a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7a4:	4798      	blx	r3
 800e7a6:	3601      	adds	r6, #1
 800e7a8:	e7ee      	b.n	800e788 <__libc_init_array+0xc>
 800e7aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7ae:	4798      	blx	r3
 800e7b0:	3601      	adds	r6, #1
 800e7b2:	e7f2      	b.n	800e79a <__libc_init_array+0x1e>
 800e7b4:	08010350 	.word	0x08010350
 800e7b8:	08010350 	.word	0x08010350
 800e7bc:	08010350 	.word	0x08010350
 800e7c0:	08010354 	.word	0x08010354

0800e7c4 <malloc>:
 800e7c4:	4b02      	ldr	r3, [pc, #8]	; (800e7d0 <malloc+0xc>)
 800e7c6:	4601      	mov	r1, r0
 800e7c8:	6818      	ldr	r0, [r3, #0]
 800e7ca:	f000 b871 	b.w	800e8b0 <_malloc_r>
 800e7ce:	bf00      	nop
 800e7d0:	20000030 	.word	0x20000030

0800e7d4 <free>:
 800e7d4:	4b02      	ldr	r3, [pc, #8]	; (800e7e0 <free+0xc>)
 800e7d6:	4601      	mov	r1, r0
 800e7d8:	6818      	ldr	r0, [r3, #0]
 800e7da:	f000 b819 	b.w	800e810 <_free_r>
 800e7de:	bf00      	nop
 800e7e0:	20000030 	.word	0x20000030

0800e7e4 <memcpy>:
 800e7e4:	440a      	add	r2, r1
 800e7e6:	4291      	cmp	r1, r2
 800e7e8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e7ec:	d100      	bne.n	800e7f0 <memcpy+0xc>
 800e7ee:	4770      	bx	lr
 800e7f0:	b510      	push	{r4, lr}
 800e7f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e7f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e7fa:	4291      	cmp	r1, r2
 800e7fc:	d1f9      	bne.n	800e7f2 <memcpy+0xe>
 800e7fe:	bd10      	pop	{r4, pc}

0800e800 <memset>:
 800e800:	4402      	add	r2, r0
 800e802:	4603      	mov	r3, r0
 800e804:	4293      	cmp	r3, r2
 800e806:	d100      	bne.n	800e80a <memset+0xa>
 800e808:	4770      	bx	lr
 800e80a:	f803 1b01 	strb.w	r1, [r3], #1
 800e80e:	e7f9      	b.n	800e804 <memset+0x4>

0800e810 <_free_r>:
 800e810:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e812:	2900      	cmp	r1, #0
 800e814:	d048      	beq.n	800e8a8 <_free_r+0x98>
 800e816:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e81a:	9001      	str	r0, [sp, #4]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	f1a1 0404 	sub.w	r4, r1, #4
 800e822:	bfb8      	it	lt
 800e824:	18e4      	addlt	r4, r4, r3
 800e826:	f000 f8ad 	bl	800e984 <__malloc_lock>
 800e82a:	4a20      	ldr	r2, [pc, #128]	; (800e8ac <_free_r+0x9c>)
 800e82c:	9801      	ldr	r0, [sp, #4]
 800e82e:	6813      	ldr	r3, [r2, #0]
 800e830:	4615      	mov	r5, r2
 800e832:	b933      	cbnz	r3, 800e842 <_free_r+0x32>
 800e834:	6063      	str	r3, [r4, #4]
 800e836:	6014      	str	r4, [r2, #0]
 800e838:	b003      	add	sp, #12
 800e83a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e83e:	f000 b8a7 	b.w	800e990 <__malloc_unlock>
 800e842:	42a3      	cmp	r3, r4
 800e844:	d90b      	bls.n	800e85e <_free_r+0x4e>
 800e846:	6821      	ldr	r1, [r4, #0]
 800e848:	1862      	adds	r2, r4, r1
 800e84a:	4293      	cmp	r3, r2
 800e84c:	bf04      	itt	eq
 800e84e:	681a      	ldreq	r2, [r3, #0]
 800e850:	685b      	ldreq	r3, [r3, #4]
 800e852:	6063      	str	r3, [r4, #4]
 800e854:	bf04      	itt	eq
 800e856:	1852      	addeq	r2, r2, r1
 800e858:	6022      	streq	r2, [r4, #0]
 800e85a:	602c      	str	r4, [r5, #0]
 800e85c:	e7ec      	b.n	800e838 <_free_r+0x28>
 800e85e:	461a      	mov	r2, r3
 800e860:	685b      	ldr	r3, [r3, #4]
 800e862:	b10b      	cbz	r3, 800e868 <_free_r+0x58>
 800e864:	42a3      	cmp	r3, r4
 800e866:	d9fa      	bls.n	800e85e <_free_r+0x4e>
 800e868:	6811      	ldr	r1, [r2, #0]
 800e86a:	1855      	adds	r5, r2, r1
 800e86c:	42a5      	cmp	r5, r4
 800e86e:	d10b      	bne.n	800e888 <_free_r+0x78>
 800e870:	6824      	ldr	r4, [r4, #0]
 800e872:	4421      	add	r1, r4
 800e874:	1854      	adds	r4, r2, r1
 800e876:	42a3      	cmp	r3, r4
 800e878:	6011      	str	r1, [r2, #0]
 800e87a:	d1dd      	bne.n	800e838 <_free_r+0x28>
 800e87c:	681c      	ldr	r4, [r3, #0]
 800e87e:	685b      	ldr	r3, [r3, #4]
 800e880:	6053      	str	r3, [r2, #4]
 800e882:	4421      	add	r1, r4
 800e884:	6011      	str	r1, [r2, #0]
 800e886:	e7d7      	b.n	800e838 <_free_r+0x28>
 800e888:	d902      	bls.n	800e890 <_free_r+0x80>
 800e88a:	230c      	movs	r3, #12
 800e88c:	6003      	str	r3, [r0, #0]
 800e88e:	e7d3      	b.n	800e838 <_free_r+0x28>
 800e890:	6825      	ldr	r5, [r4, #0]
 800e892:	1961      	adds	r1, r4, r5
 800e894:	428b      	cmp	r3, r1
 800e896:	bf04      	itt	eq
 800e898:	6819      	ldreq	r1, [r3, #0]
 800e89a:	685b      	ldreq	r3, [r3, #4]
 800e89c:	6063      	str	r3, [r4, #4]
 800e89e:	bf04      	itt	eq
 800e8a0:	1949      	addeq	r1, r1, r5
 800e8a2:	6021      	streq	r1, [r4, #0]
 800e8a4:	6054      	str	r4, [r2, #4]
 800e8a6:	e7c7      	b.n	800e838 <_free_r+0x28>
 800e8a8:	b003      	add	sp, #12
 800e8aa:	bd30      	pop	{r4, r5, pc}
 800e8ac:	20004dd4 	.word	0x20004dd4

0800e8b0 <_malloc_r>:
 800e8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8b2:	1ccd      	adds	r5, r1, #3
 800e8b4:	f025 0503 	bic.w	r5, r5, #3
 800e8b8:	3508      	adds	r5, #8
 800e8ba:	2d0c      	cmp	r5, #12
 800e8bc:	bf38      	it	cc
 800e8be:	250c      	movcc	r5, #12
 800e8c0:	2d00      	cmp	r5, #0
 800e8c2:	4606      	mov	r6, r0
 800e8c4:	db01      	blt.n	800e8ca <_malloc_r+0x1a>
 800e8c6:	42a9      	cmp	r1, r5
 800e8c8:	d903      	bls.n	800e8d2 <_malloc_r+0x22>
 800e8ca:	230c      	movs	r3, #12
 800e8cc:	6033      	str	r3, [r6, #0]
 800e8ce:	2000      	movs	r0, #0
 800e8d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8d2:	f000 f857 	bl	800e984 <__malloc_lock>
 800e8d6:	4921      	ldr	r1, [pc, #132]	; (800e95c <_malloc_r+0xac>)
 800e8d8:	680a      	ldr	r2, [r1, #0]
 800e8da:	4614      	mov	r4, r2
 800e8dc:	b99c      	cbnz	r4, 800e906 <_malloc_r+0x56>
 800e8de:	4f20      	ldr	r7, [pc, #128]	; (800e960 <_malloc_r+0xb0>)
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	b923      	cbnz	r3, 800e8ee <_malloc_r+0x3e>
 800e8e4:	4621      	mov	r1, r4
 800e8e6:	4630      	mov	r0, r6
 800e8e8:	f000 f83c 	bl	800e964 <_sbrk_r>
 800e8ec:	6038      	str	r0, [r7, #0]
 800e8ee:	4629      	mov	r1, r5
 800e8f0:	4630      	mov	r0, r6
 800e8f2:	f000 f837 	bl	800e964 <_sbrk_r>
 800e8f6:	1c43      	adds	r3, r0, #1
 800e8f8:	d123      	bne.n	800e942 <_malloc_r+0x92>
 800e8fa:	230c      	movs	r3, #12
 800e8fc:	6033      	str	r3, [r6, #0]
 800e8fe:	4630      	mov	r0, r6
 800e900:	f000 f846 	bl	800e990 <__malloc_unlock>
 800e904:	e7e3      	b.n	800e8ce <_malloc_r+0x1e>
 800e906:	6823      	ldr	r3, [r4, #0]
 800e908:	1b5b      	subs	r3, r3, r5
 800e90a:	d417      	bmi.n	800e93c <_malloc_r+0x8c>
 800e90c:	2b0b      	cmp	r3, #11
 800e90e:	d903      	bls.n	800e918 <_malloc_r+0x68>
 800e910:	6023      	str	r3, [r4, #0]
 800e912:	441c      	add	r4, r3
 800e914:	6025      	str	r5, [r4, #0]
 800e916:	e004      	b.n	800e922 <_malloc_r+0x72>
 800e918:	6863      	ldr	r3, [r4, #4]
 800e91a:	42a2      	cmp	r2, r4
 800e91c:	bf0c      	ite	eq
 800e91e:	600b      	streq	r3, [r1, #0]
 800e920:	6053      	strne	r3, [r2, #4]
 800e922:	4630      	mov	r0, r6
 800e924:	f000 f834 	bl	800e990 <__malloc_unlock>
 800e928:	f104 000b 	add.w	r0, r4, #11
 800e92c:	1d23      	adds	r3, r4, #4
 800e92e:	f020 0007 	bic.w	r0, r0, #7
 800e932:	1ac2      	subs	r2, r0, r3
 800e934:	d0cc      	beq.n	800e8d0 <_malloc_r+0x20>
 800e936:	1a1b      	subs	r3, r3, r0
 800e938:	50a3      	str	r3, [r4, r2]
 800e93a:	e7c9      	b.n	800e8d0 <_malloc_r+0x20>
 800e93c:	4622      	mov	r2, r4
 800e93e:	6864      	ldr	r4, [r4, #4]
 800e940:	e7cc      	b.n	800e8dc <_malloc_r+0x2c>
 800e942:	1cc4      	adds	r4, r0, #3
 800e944:	f024 0403 	bic.w	r4, r4, #3
 800e948:	42a0      	cmp	r0, r4
 800e94a:	d0e3      	beq.n	800e914 <_malloc_r+0x64>
 800e94c:	1a21      	subs	r1, r4, r0
 800e94e:	4630      	mov	r0, r6
 800e950:	f000 f808 	bl	800e964 <_sbrk_r>
 800e954:	3001      	adds	r0, #1
 800e956:	d1dd      	bne.n	800e914 <_malloc_r+0x64>
 800e958:	e7cf      	b.n	800e8fa <_malloc_r+0x4a>
 800e95a:	bf00      	nop
 800e95c:	20004dd4 	.word	0x20004dd4
 800e960:	20004dd8 	.word	0x20004dd8

0800e964 <_sbrk_r>:
 800e964:	b538      	push	{r3, r4, r5, lr}
 800e966:	4d06      	ldr	r5, [pc, #24]	; (800e980 <_sbrk_r+0x1c>)
 800e968:	2300      	movs	r3, #0
 800e96a:	4604      	mov	r4, r0
 800e96c:	4608      	mov	r0, r1
 800e96e:	602b      	str	r3, [r5, #0]
 800e970:	f7f3 fd06 	bl	8002380 <_sbrk>
 800e974:	1c43      	adds	r3, r0, #1
 800e976:	d102      	bne.n	800e97e <_sbrk_r+0x1a>
 800e978:	682b      	ldr	r3, [r5, #0]
 800e97a:	b103      	cbz	r3, 800e97e <_sbrk_r+0x1a>
 800e97c:	6023      	str	r3, [r4, #0]
 800e97e:	bd38      	pop	{r3, r4, r5, pc}
 800e980:	20005708 	.word	0x20005708

0800e984 <__malloc_lock>:
 800e984:	4801      	ldr	r0, [pc, #4]	; (800e98c <__malloc_lock+0x8>)
 800e986:	f000 b809 	b.w	800e99c <__retarget_lock_acquire_recursive>
 800e98a:	bf00      	nop
 800e98c:	20005710 	.word	0x20005710

0800e990 <__malloc_unlock>:
 800e990:	4801      	ldr	r0, [pc, #4]	; (800e998 <__malloc_unlock+0x8>)
 800e992:	f000 b804 	b.w	800e99e <__retarget_lock_release_recursive>
 800e996:	bf00      	nop
 800e998:	20005710 	.word	0x20005710

0800e99c <__retarget_lock_acquire_recursive>:
 800e99c:	4770      	bx	lr

0800e99e <__retarget_lock_release_recursive>:
 800e99e:	4770      	bx	lr

0800e9a0 <floor>:
 800e9a0:	ec51 0b10 	vmov	r0, r1, d0
 800e9a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e9ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e9b0:	2e13      	cmp	r6, #19
 800e9b2:	ee10 5a10 	vmov	r5, s0
 800e9b6:	ee10 8a10 	vmov	r8, s0
 800e9ba:	460c      	mov	r4, r1
 800e9bc:	dc32      	bgt.n	800ea24 <floor+0x84>
 800e9be:	2e00      	cmp	r6, #0
 800e9c0:	da14      	bge.n	800e9ec <floor+0x4c>
 800e9c2:	a333      	add	r3, pc, #204	; (adr r3, 800ea90 <floor+0xf0>)
 800e9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9c8:	f7f1 fc08 	bl	80001dc <__adddf3>
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	f7f2 f84a 	bl	8000a68 <__aeabi_dcmpgt>
 800e9d4:	b138      	cbz	r0, 800e9e6 <floor+0x46>
 800e9d6:	2c00      	cmp	r4, #0
 800e9d8:	da57      	bge.n	800ea8a <floor+0xea>
 800e9da:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e9de:	431d      	orrs	r5, r3
 800e9e0:	d001      	beq.n	800e9e6 <floor+0x46>
 800e9e2:	4c2d      	ldr	r4, [pc, #180]	; (800ea98 <floor+0xf8>)
 800e9e4:	2500      	movs	r5, #0
 800e9e6:	4621      	mov	r1, r4
 800e9e8:	4628      	mov	r0, r5
 800e9ea:	e025      	b.n	800ea38 <floor+0x98>
 800e9ec:	4f2b      	ldr	r7, [pc, #172]	; (800ea9c <floor+0xfc>)
 800e9ee:	4137      	asrs	r7, r6
 800e9f0:	ea01 0307 	and.w	r3, r1, r7
 800e9f4:	4303      	orrs	r3, r0
 800e9f6:	d01f      	beq.n	800ea38 <floor+0x98>
 800e9f8:	a325      	add	r3, pc, #148	; (adr r3, 800ea90 <floor+0xf0>)
 800e9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9fe:	f7f1 fbed 	bl	80001dc <__adddf3>
 800ea02:	2200      	movs	r2, #0
 800ea04:	2300      	movs	r3, #0
 800ea06:	f7f2 f82f 	bl	8000a68 <__aeabi_dcmpgt>
 800ea0a:	2800      	cmp	r0, #0
 800ea0c:	d0eb      	beq.n	800e9e6 <floor+0x46>
 800ea0e:	2c00      	cmp	r4, #0
 800ea10:	bfbe      	ittt	lt
 800ea12:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ea16:	fa43 f606 	asrlt.w	r6, r3, r6
 800ea1a:	19a4      	addlt	r4, r4, r6
 800ea1c:	ea24 0407 	bic.w	r4, r4, r7
 800ea20:	2500      	movs	r5, #0
 800ea22:	e7e0      	b.n	800e9e6 <floor+0x46>
 800ea24:	2e33      	cmp	r6, #51	; 0x33
 800ea26:	dd0b      	ble.n	800ea40 <floor+0xa0>
 800ea28:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ea2c:	d104      	bne.n	800ea38 <floor+0x98>
 800ea2e:	ee10 2a10 	vmov	r2, s0
 800ea32:	460b      	mov	r3, r1
 800ea34:	f7f1 fbd2 	bl	80001dc <__adddf3>
 800ea38:	ec41 0b10 	vmov	d0, r0, r1
 800ea3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea40:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ea44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ea48:	fa23 f707 	lsr.w	r7, r3, r7
 800ea4c:	4207      	tst	r7, r0
 800ea4e:	d0f3      	beq.n	800ea38 <floor+0x98>
 800ea50:	a30f      	add	r3, pc, #60	; (adr r3, 800ea90 <floor+0xf0>)
 800ea52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea56:	f7f1 fbc1 	bl	80001dc <__adddf3>
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	f7f2 f803 	bl	8000a68 <__aeabi_dcmpgt>
 800ea62:	2800      	cmp	r0, #0
 800ea64:	d0bf      	beq.n	800e9e6 <floor+0x46>
 800ea66:	2c00      	cmp	r4, #0
 800ea68:	da02      	bge.n	800ea70 <floor+0xd0>
 800ea6a:	2e14      	cmp	r6, #20
 800ea6c:	d103      	bne.n	800ea76 <floor+0xd6>
 800ea6e:	3401      	adds	r4, #1
 800ea70:	ea25 0507 	bic.w	r5, r5, r7
 800ea74:	e7b7      	b.n	800e9e6 <floor+0x46>
 800ea76:	2301      	movs	r3, #1
 800ea78:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ea7c:	fa03 f606 	lsl.w	r6, r3, r6
 800ea80:	4435      	add	r5, r6
 800ea82:	4545      	cmp	r5, r8
 800ea84:	bf38      	it	cc
 800ea86:	18e4      	addcc	r4, r4, r3
 800ea88:	e7f2      	b.n	800ea70 <floor+0xd0>
 800ea8a:	2500      	movs	r5, #0
 800ea8c:	462c      	mov	r4, r5
 800ea8e:	e7aa      	b.n	800e9e6 <floor+0x46>
 800ea90:	8800759c 	.word	0x8800759c
 800ea94:	7e37e43c 	.word	0x7e37e43c
 800ea98:	bff00000 	.word	0xbff00000
 800ea9c:	000fffff 	.word	0x000fffff

0800eaa0 <_init>:
 800eaa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaa2:	bf00      	nop
 800eaa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaa6:	bc08      	pop	{r3}
 800eaa8:	469e      	mov	lr, r3
 800eaaa:	4770      	bx	lr

0800eaac <_fini>:
 800eaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaae:	bf00      	nop
 800eab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eab2:	bc08      	pop	{r3}
 800eab4:	469e      	mov	lr, r3
 800eab6:	4770      	bx	lr
