Dec 13 07:55:51.525 disk0: C/H/S settings = 1024/4/32
Dec 13 07:55:51.560 CONSOLE: console managed by I/O board
Dec 13 07:55:51.911 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 13 07:55:51.911 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 13 07:55:52.076 ROM: Microcode has started.
Dec 13 07:55:59.664 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:55:59.734 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 13 07:55:59.734 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 13 07:55:59.834 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:55:59.851 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 13 07:55:59.851 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 13 07:55:59.851 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 13 07:55:59.852 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 13 07:55:59.852 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 13 07:55:59.852 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 13 07:55:59.853 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 13 07:55:59.853 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:59.853 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 13 07:55:59.853 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 13 07:55:59.853 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 13 07:55:59.853 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 13 07:55:59.853 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 13 07:55:59.853 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:55:59.853 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 13 07:55:59.853 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 13 07:55:59.854 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 13 07:55:59.854 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 13 07:55:59.854 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 13 07:55:59.854 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 13 07:55:59.858 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 13 07:55:59.858 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 13 07:55:59.858 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 13 07:56:00.195 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:00.230 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 13 07:56:00.269 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:00.283 ROM: trying to read bootvar 'BOOT'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'RSHELF'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'DSHELF'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'DSHELFINFO'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'CHRG_ID'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'SLOTCACHE'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'OVERTEMP'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'DIAG'
Dec 13 07:56:00.283 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:56:00.316 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 07:56:00.332 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 13 07:56:00.332 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 13 07:56:00.332 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 13 07:56:00.332 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:56:00.332 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:56:00.334 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:56:00.334 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:56:00.334 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:56:00.334 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.347 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:56:00.347 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 13 07:56:00.347 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:56:00.347 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:56:00.406 Calendar: reset
Dec 13 07:56:00.414 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:56:00.436 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:00.471 CPU0: JIT: partial JIT flush (count=196)
Dec 13 07:56:00.488 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:56:00.488 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:56:00.567 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 13 07:56:00.647 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.647 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.647 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:56:00.647 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.647 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.647 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.647 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.647 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 13 07:56:00.647 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.647 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.647 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.647 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.647 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:56:00.647 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.647 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.647 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.647 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:56:00.648 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.648 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.708 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 13 07:56:00.708 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 13 07:56:00.708 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 13 07:56:00.708 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 13 07:56:00.708 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 13 07:56:00.713 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:56:00.722 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 13 07:56:00.731 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 13 07:56:00.731 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.731 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.734 C7200-IO-FE(0): unicast MAC address: ca:00:32:c8:00:00
Dec 13 07:56:00.737 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.737 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.737 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:00.738 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.738 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 13 07:56:00.739 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 13 07:56:00.739 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 13 07:56:00.739 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 13 07:56:00.739 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 13 07:56:00.739 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.739 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.739 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 13 07:56:00.739 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 13 07:56:00.739 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.740 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 13 07:56:00.740 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 13 07:56:00.740 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.740 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.748 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:00.749 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.749 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.749 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:00.749 C7200-IO-FE(0): unicast MAC address: ca:00:32:c8:00:00
Dec 13 07:56:00.749 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.749 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.757 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:56:00.765 PA-FE-TX(1): unicast MAC address: ca:00:32:c8:00:1c
Dec 13 07:56:00.791 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 07:56:00.837 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:56:00.872 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:00.875 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.875 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.875 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:00.875 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.875 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.877 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:00.888 PA-FE-TX(1): unicast MAC address: ca:00:32:c8:00:1c
Dec 13 07:56:00.888 C7200-IO-FE(0): unicast MAC address: ca:00:32:c8:00:00
Dec 13 07:56:00.921 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:00.928 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:00.932 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.932 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.932 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:00.932 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.932 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.936 PA-FE-TX(1): unicast MAC address: ca:00:32:c8:00:1c
Dec 13 07:56:00.936 C7200-IO-FE(0): unicast MAC address: ca:00:32:c8:00:00
Dec 13 07:56:00.940 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:00.941 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.941 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:00.941 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:00.941 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:00.941 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:00.952 PA-FE-TX(1): unicast MAC address: ca:00:32:c8:00:1c
Dec 13 07:56:00.952 C7200-IO-FE(0): unicast MAC address: ca:00:32:c8:00:00
Dec 13 07:56:01.061 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:56:01.080 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:01.085 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:01.085 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:01.085 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:01.085 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:01.085 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:01.085 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:01.086 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:01.086 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:01.086 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:01.086 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:01.086 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:01.093 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:56:01.094 PA-FE-TX(1): unicast MAC address: ca:00:32:c8:00:1c
Dec 13 07:56:01.094 C7200-IO-FE(0): unicast MAC address: ca:00:32:c8:00:00
Dec 13 07:56:01.121 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 07:56:01.154 CPU0: JIT: partial JIT flush (count=188)
Dec 13 07:56:01.181 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 13 07:56:01.213 CPU0: JIT: partial JIT flush (count=193)
Dec 13 07:56:01.264 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:01.308 CPU0: JIT: partial JIT flush (count=204)
Dec 13 07:56:01.355 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:56:01.387 CPU0: JIT: partial JIT flush (count=201)
Dec 13 07:56:01.419 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:56:01.463 CPU0: JIT: partial JIT flush (count=191)
Dec 13 07:56:01.495 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:56:01.540 CPU0: JIT: partial JIT flush (count=148)
Dec 13 07:56:01.607 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:01.657 CPU0: JIT: partial JIT flush (count=188)
Dec 13 07:56:01.797 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:56:01.837 CPU0: JIT: partial JIT flush (count=184)
Dec 13 07:56:01.915 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:56:02.008 CPU0: JIT: partial JIT flush (count=192)
Dec 13 07:56:02.057 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:56:02.085 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:56:02.086 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:56:02.108 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:56:02.147 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 13 07:56:02.178 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:56:02.201 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:02.229 CPU0: JIT: partial JIT flush (count=212)
Dec 13 07:56:02.258 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:56:02.331 CPU0: JIT: partial JIT flush (count=197)
Dec 13 07:56:02.366 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:56:02.397 CPU0: JIT: partial JIT flush (count=194)
Dec 13 07:56:02.420 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:02.469 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:56:02.493 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:02.521 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:56:02.522 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:56:02.543 C7200-IO-FE(0): unicast MAC address: ca:00:32:c8:00:00
Dec 13 07:56:02.546 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:02.574 CPU0: JIT: partial JIT flush (count=199)
Dec 13 07:56:02.599 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 07:56:02.627 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:56:02.654 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:56:02.669 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:02.669 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:56:02.669 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:56:02.669 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:56:02.669 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:56:02.681 CPU0: JIT: partial JIT flush (count=211)
Dec 13 07:56:02.684 PA-FE-TX(1): unicast MAC address: ca:00:32:c8:00:1c
Dec 13 07:56:02.707 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 07:56:02.734 CPU0: JIT: partial JIT flush (count=210)
Dec 13 07:56:02.766 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:02.810 CPU0: JIT: partial JIT flush (count=174)
Dec 13 07:56:02.839 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:56:02.893 CPU0: JIT: partial JIT flush (count=181)
Dec 13 07:56:02.919 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:02.950 CPU0: JIT: partial JIT flush (count=197)
Dec 13 07:56:02.979 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:56:03.038 CPU0: JIT: partial JIT flush (count=187)
Dec 13 07:56:03.050 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:56:03.151 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:56:03.193 CPU0: JIT: partial JIT flush (count=174)
Dec 13 07:56:03.220 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 13 07:56:03.251 CPU0: JIT: partial JIT flush (count=192)
Dec 13 07:56:03.459 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:56:03.472 ROM: trying to set bootvar 'BSI=0'
Dec 13 07:56:03.473 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 13 07:56:03.473 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 13 07:56:04.180 CPU0: JIT: partial JIT flush (count=175)
Dec 13 07:56:06.169 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:21.658 CPU0: JIT: partial JIT flush (count=161)
Dec 13 07:56:25.177 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:33.071 ROM: trying to set bootvar 'RANDOM_NUM=1570514492'
Dec 13 07:56:58.405 CPU0: JIT: partial JIT flush (count=152)
Dec 13 07:57:02.263 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 13 07:57:58.407 CPU0: JIT: partial JIT flush (count=136)
Dec 13 07:57:59.255 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:58:08.464 CPU0: JIT: partial JIT flush (count=165)
Dec 13 07:58:11.471 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:58:58.400 CPU0: JIT: partial JIT flush (count=141)
Dec 13 07:59:00.680 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:59:02.828 CPU0: JIT: partial JIT flush (count=170)
Dec 13 07:59:07.285 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 13 07:59:07.313 CPU0: JIT: partial JIT flush (count=211)
Dec 13 07:59:07.340 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:59:08.303 CPU0: JIT: partial JIT flush (count=189)
Dec 13 07:59:12.908 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:59:12.939 CPU0: JIT: partial JIT flush (count=199)
Dec 13 07:59:12.963 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:59:13.174 CPU0: JIT: partial JIT flush (count=202)
Dec 13 07:59:19.305 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:59:19.333 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:59:23.413 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:59:24.226 CPU0: JIT: partial JIT flush (count=177)
Dec 13 07:59:58.389 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 13 08:00:28.815 CPU0: JIT: partial JIT flush (count=146)
Dec 13 08:00:30.313 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 13 08:00:30.328 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 13 08:00:30.329 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 08:00:30.329 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 13 08:00:30.351 CPU0: JIT: partial JIT flush (count=188)
Dec 13 08:00:30.380 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 08:00:30.414 CPU0: JIT: partial JIT flush (count=190)
Dec 13 08:00:30.426 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 08:00:30.441 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 13 08:00:30.471 CPU0: JIT: partial JIT flush (count=193)
Dec 13 08:00:30.497 CPU0: JIT: flushing data structures (compiled pages=258)
Dec 13 08:00:30.529 CPU0: JIT: partial JIT flush (count=202)
Dec 13 08:00:30.556 CPU0: JIT: flushing data structures (compiled pages=260)
Dec 13 08:00:30.584 CPU0: JIT: partial JIT flush (count=198)
Dec 13 08:00:30.612 CPU0: JIT: flushing data structures (compiled pages=267)
Dec 13 08:00:30.642 CPU0: JIT: partial JIT flush (count=198)
Dec 13 08:00:30.669 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 13 08:00:30.698 CPU0: JIT: partial JIT flush (count=201)
Dec 13 08:00:30.725 CPU0: JIT: flushing data structures (compiled pages=270)
Dec 13 08:00:30.755 CPU0: JIT: partial JIT flush (count=187)
Dec 13 08:00:30.784 CPU0: JIT: flushing data structures (compiled pages=268)
Dec 13 08:00:31.178 CPU0: JIT: partial JIT flush (count=179)
Dec 13 08:00:58.407 CPU0: JIT: flushing data structures (compiled pages=267)
Dec 13 08:01:58.427 CPU0: JIT: partial JIT flush (count=130)
Dec 13 08:02:03.186 CPU0: JIT: flushing data structures (compiled pages=269)
Dec 13 08:02:58.419 CPU0: JIT: partial JIT flush (count=135)
Dec 13 08:03:58.414 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 13 08:04:03.185 CPU0: JIT: partial JIT flush (count=180)
Dec 13 08:04:58.382 CPU0: JIT: flushing data structures (compiled pages=278)
Dec 13 08:05:58.413 CPU0: JIT: partial JIT flush (count=130)
Dec 13 08:06:02.250 CPU0: JIT: flushing data structures (compiled pages=278)
Dec 13 08:06:58.387 CPU0: JIT: partial JIT flush (count=133)
Dec 13 08:07:20.166 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 13 08:07:58.407 CPU0: JIT: partial JIT flush (count=148)
Dec 13 08:08:58.376 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 13 08:09:04.313 CPU0: JIT: partial JIT flush (count=174)
Dec 13 08:09:59.136 CPU0: JIT: flushing data structures (compiled pages=286)
Dec 13 08:10:30.339 CPU0: JIT: partial JIT flush (count=146)
Dec 13 08:10:35.147 CPU0: JIT: flushing data structures (compiled pages=286)
Dec 13 08:11:02.077 CPU0: JIT: partial JIT flush (count=154)
Dec 13 08:11:58.373 CPU0: JIT: flushing data structures (compiled pages=290)
Dec 13 08:12:27.759 CPU0: JIT: partial JIT flush (count=152)
Dec 13 08:13:02.067 CPU0: JIT: flushing data structures (compiled pages=292)
Dec 13 08:13:58.376 CPU0: JIT: partial JIT flush (count=132)
Dec 13 08:14:19.410 CPU0: JIT: flushing data structures (compiled pages=294)
Dec 13 08:15:02.076 CPU0: JIT: partial JIT flush (count=147)
Dec 13 08:15:58.395 CPU0: JIT: flushing data structures (compiled pages=296)
Dec 13 08:16:14.050 CPU0: JIT: partial JIT flush (count=167)
Dec 13 08:16:59.129 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 08:17:58.365 CPU0: JIT: partial JIT flush (count=131)
Dec 13 08:18:04.942 CPU0: JIT: flushing data structures (compiled pages=301)
Dec 13 08:18:58.394 CPU0: JIT: partial JIT flush (count=136)
Dec 13 08:19:58.382 CPU0: JIT: flushing data structures (compiled pages=302)
Dec 13 08:20:05.194 CPU0: JIT: partial JIT flush (count=178)
Dec 13 08:20:59.111 CPU0: JIT: flushing data structures (compiled pages=306)
Dec 13 08:21:58.356 CPU0: JIT: partial JIT flush (count=130)
Dec 13 08:22:03.446 CPU0: JIT: flushing data structures (compiled pages=309)
