[
  {
    "text": "Now that we have some sense about how MOSFETs\nfunction, let's use them to build circuits",
    "start": "1069",
    "end": "5819"
  },
  {
    "text": "to process our digitally encoded information.",
    "start": "5819",
    "end": "9269"
  },
  {
    "text": "We have two simple rules we'll use when building\nthe circuits, which, if they're followed,",
    "start": "9270",
    "end": "14249"
  },
  {
    "text": "will allow us to abstract the behavior of\nthe MOSFET as a simple voltage-controlled",
    "start": "14249",
    "end": "19310"
  },
  {
    "text": "switch.",
    "start": "19310",
    "end": "20900"
  },
  {
    "text": "The first rule is that we'll only use n-channel\nMOSFETs, which we'll call NFETs for short,",
    "start": "20900",
    "end": "27020"
  },
  {
    "text": "when building pulldown circuits that connect\na signaling node to the GROUND rail of the",
    "start": "27020",
    "end": "31259"
  },
  {
    "text": "power supply.",
    "start": "31259",
    "end": "33140"
  },
  {
    "text": "When the pulldown circuit is conducting, the\nsignaling node will be at 0V and qualify as",
    "start": "33140",
    "end": "38540"
  },
  {
    "text": "the digital value \"0\".",
    "start": "38540",
    "end": "41600"
  },
  {
    "text": "If we obey this rule, NFETs will act switches\ncontrolled by V_GS, the difference between",
    "start": "41600",
    "end": "47059"
  },
  {
    "text": "the voltage of the gate terminal and the voltage\nof the source terminal.",
    "start": "47059",
    "end": "50620"
  },
  {
    "text": "When V_GS is lower than the MOSFET's threshold\nvoltage, the switch is \"open\" or not conducting",
    "start": "50620",
    "end": "56670"
  },
  {
    "text": "and there is no connection between the MOSFET's\nsource and drain terminals.",
    "start": "56670",
    "end": "61850"
  },
  {
    "text": "If V_GS is greater than the threshold voltage,\nthe switch is \"on\" or conducting and there",
    "start": "61850",
    "end": "67009"
  },
  {
    "text": "is a connection between the source and drain\nterminals.",
    "start": "67010",
    "end": "70280"
  },
  {
    "text": "That path has a resistance determined by the\nmagnitude of V_GS.",
    "start": "70280",
    "end": "74510"
  },
  {
    "text": "The larger V_GS, the lower the effective resistance\nof the switch and the more current that will",
    "start": "74510",
    "end": "78950"
  },
  {
    "text": "flow from drain to source.",
    "start": "78950",
    "end": "81659"
  },
  {
    "text": "When designing pulldown circuits of NFET switches,\nwe can use the following simple mental model",
    "start": "81659",
    "end": "86729"
  },
  {
    "text": "for each NFET switch:\nif the gate voltage is a digital 0, the switch",
    "start": "86729",
    "end": "91590"
  },
  {
    "text": "will be off; if the gate voltage is a digital\n1, the switch will be on.",
    "start": "91590",
    "end": "97659"
  },
  {
    "text": "The situation with PFET switches is analogous,\nexcept that the potentials are reversed.",
    "start": "97659",
    "end": "103618"
  },
  {
    "text": "Our rule is that PFETs can only be used in\npullup circuits, used to connect a signaling",
    "start": "103619",
    "end": "109420"
  },
  {
    "text": "node to the power supply voltage, which we'll\ncall V_DD.",
    "start": "109420",
    "end": "113688"
  },
  {
    "text": "When the pullup circuit is conducting, the\nsignaling node will be at V_DD volts and qualify",
    "start": "113689",
    "end": "118189"
  },
  {
    "text": "as the digital value \"1\".",
    "start": "118189",
    "end": "122409"
  },
  {
    "text": "PFETs have a negative threshold voltage and\nV_GS has to be less than the threshold voltage",
    "start": "122409",
    "end": "127100"
  },
  {
    "text": "in order for the PFET switch to be conducting.",
    "start": "127100",
    "end": "130000"
  },
  {
    "text": "All these negatives can be a bit confusing,\nbut, happily there's a simple mental model",
    "start": "130000",
    "end": "134550"
  },
  {
    "text": "we can use for each PFET switch in the pullup\ncircuit:",
    "start": "134550",
    "end": "138110"
  },
  {
    "text": "if the gate voltage is a digital 0, the switch\nwill be on; if the gate voltage is a digital",
    "start": "138110",
    "end": "143480"
  },
  {
    "text": "1, the switch will be off - basically the\nopposite behavior of the NFET switch.",
    "start": "143480",
    "end": "150269"
  },
  {
    "text": "You may be wondering why we can't use NFETs\nin pullup circuits or PFETs in pulldown circuits.",
    "start": "150270",
    "end": "156660"
  },
  {
    "text": "You'll get to explore the answer to this question\nin the first lab of Assignment 2.",
    "start": "156660",
    "end": "161620"
  },
  {
    "text": "Meanwhile, the short answer is that the signaling\nnode will experience degraded signaling levels",
    "start": "161620",
    "end": "167670"
  },
  {
    "text": "and we'll loose the noise margins we've worked\nso hard to create!",
    "start": "167670",
    "end": "172370"
  },
  {
    "text": "Now consider the CMOS implementation of a\ncombinational inverter.",
    "start": "172370",
    "end": "177040"
  },
  {
    "text": "If the inverter's input is a digital 0, its\noutput is a digital 1, and vice versa.",
    "start": "177040",
    "end": "183360"
  },
  {
    "text": "The inverter circuit consists of a single\nNFET switch for the pulldown circuit, connecting",
    "start": "183360",
    "end": "188370"
  },
  {
    "text": "the output node to GROUND and a single PFET\nswitch for the pullup circuit, connecting",
    "start": "188370",
    "end": "193890"
  },
  {
    "text": "the output to V_DD.",
    "start": "193890",
    "end": "196280"
  },
  {
    "text": "The gate terminals of both switches are connected\nto the inverter's input node.",
    "start": "196280",
    "end": "201209"
  },
  {
    "text": "The inverter's voltage transfer characteristic\nis shown in the figure.",
    "start": "201210",
    "end": "204850"
  },
  {
    "text": "When V_IN is a digital 0 input, we see that\nV_OUT is greater than or equal to V_OH, representing",
    "start": "204850",
    "end": "211890"
  },
  {
    "text": "a digital 1 output.",
    "start": "211890",
    "end": "214310"
  },
  {
    "text": "Let's look at the state of the pullup and\npulldown switches when the input is a digital",
    "start": "214310",
    "end": "218770"
  },
  {
    "text": "0.",
    "start": "218770",
    "end": "219770"
  },
  {
    "text": "Recalling the simple mental model for the\nNFET and PFET switches, a 0-input means the",
    "start": "219770",
    "end": "225650"
  },
  {
    "text": "NFET switch is off, so there's no connection\nbetween the output node and ground, and the",
    "start": "225650",
    "end": "230720"
  },
  {
    "text": "PFET switch is on, making a connection between\nthe output node and V_DD.",
    "start": "230720",
    "end": "236510"
  },
  {
    "text": "Current will flow through the pullup switch,\ncharging the output node until its voltage",
    "start": "236510",
    "end": "240269"
  },
  {
    "text": "reaches V_DD.",
    "start": "240270",
    "end": "242470"
  },
  {
    "text": "Once both the source and drain terminals are\nat V_DD, there's no voltage difference across",
    "start": "242470",
    "end": "247120"
  },
  {
    "text": "the switch and hence no more current will\nflow through the switch.",
    "start": "247120",
    "end": "251440"
  },
  {
    "text": "Similarly, when V_IN is a digital 1, the NFET\nswitch is on and PFET switch is off, so the",
    "start": "251440",
    "end": "258260"
  },
  {
    "text": "output is connected to ground and eventually\nreaches a voltage of 0V.",
    "start": "258260",
    "end": "262800"
  },
  {
    "text": "Again, current flow through pulldown switch\nwill cease once the output node reaches 0V.",
    "start": "262800",
    "end": "269400"
  },
  {
    "text": "When the input voltage is in the middle of\nits range, it's possible, depending on the",
    "start": "269400",
    "end": "273810"
  },
  {
    "text": "particular power supply voltage used and the\nthreshold voltage of the MOSFETs, that both",
    "start": "273810",
    "end": "278840"
  },
  {
    "text": "the pullup and pulldown circuits will be conducting\nfor a short period of time.",
    "start": "278840",
    "end": "283139"
  },
  {
    "text": "That's okay.",
    "start": "283140",
    "end": "284140"
  },
  {
    "text": "In fact, with both MOSFET switches on, small\nchanges in the input voltage will produce",
    "start": "284140",
    "end": "289310"
  },
  {
    "text": "large changes in the output voltage, leading\nto the very high gain exhibited by CMOS devices.",
    "start": "289310",
    "end": "296710"
  },
  {
    "text": "This in turn will mean we can pick signaling\nthresholds that incorporate generous noise",
    "start": "296710",
    "end": "300750"
  },
  {
    "text": "margins, allowing CMOS devices to work reliably\nin many different operating environments.",
    "start": "300750",
    "end": "307560"
  },
  {
    "text": "This is our first CMOS combinational logic\ngate.",
    "start": "307560",
    "end": "310950"
  },
  {
    "text": "In the next video, we'll explore how to build\nother, more interesting logic functions.",
    "start": "310950",
    "end": "315120"
  }
]