<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="250" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/Processors and Peripherals/Peripherals,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Interface Protocols,Library,Library/Interface Protocols/PCI Express,Library/Processors and Peripherals" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation
   synthesis="VHDL"
   block_symbol_file="0"
   simulation="NONE"
   testbench_simulation="VHDL"
   testbench_system="STANDARD" />
</preferences>
