#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2008bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2008d80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2016bb0 .functor NOT 1, L_0x2043070, C4<0>, C4<0>, C4<0>;
L_0x2042e00 .functor XOR 1, L_0x2042ca0, L_0x2042d60, C4<0>, C4<0>;
L_0x2042f60 .functor XOR 1, L_0x2042e00, L_0x2042ec0, C4<0>, C4<0>;
v0x203e560_0 .net *"_ivl_10", 0 0, L_0x2042ec0;  1 drivers
v0x203e660_0 .net *"_ivl_12", 0 0, L_0x2042f60;  1 drivers
v0x203e740_0 .net *"_ivl_2", 0 0, L_0x2040fd0;  1 drivers
v0x203e800_0 .net *"_ivl_4", 0 0, L_0x2042ca0;  1 drivers
v0x203e8e0_0 .net *"_ivl_6", 0 0, L_0x2042d60;  1 drivers
v0x203ea10_0 .net *"_ivl_8", 0 0, L_0x2042e00;  1 drivers
v0x203eaf0_0 .net "a", 0 0, v0x203b120_0;  1 drivers
v0x203eb90_0 .net "b", 0 0, v0x203b1c0_0;  1 drivers
v0x203ec30_0 .net "c", 0 0, v0x203b260_0;  1 drivers
v0x203ecd0_0 .var "clk", 0 0;
v0x203ed70_0 .net "d", 0 0, v0x203b3d0_0;  1 drivers
v0x203ee10_0 .net "out_dut", 0 0, L_0x2042b40;  1 drivers
v0x203eeb0_0 .net "out_ref", 0 0, L_0x203fd70;  1 drivers
v0x203ef50_0 .var/2u "stats1", 159 0;
v0x203eff0_0 .var/2u "strobe", 0 0;
v0x203f090_0 .net "tb_match", 0 0, L_0x2043070;  1 drivers
v0x203f150_0 .net "tb_mismatch", 0 0, L_0x2016bb0;  1 drivers
v0x203f210_0 .net "wavedrom_enable", 0 0, v0x203b4c0_0;  1 drivers
v0x203f2b0_0 .net "wavedrom_title", 511 0, v0x203b560_0;  1 drivers
L_0x2040fd0 .concat [ 1 0 0 0], L_0x203fd70;
L_0x2042ca0 .concat [ 1 0 0 0], L_0x203fd70;
L_0x2042d60 .concat [ 1 0 0 0], L_0x2042b40;
L_0x2042ec0 .concat [ 1 0 0 0], L_0x203fd70;
L_0x2043070 .cmp/eeq 1, L_0x2040fd0, L_0x2042f60;
S_0x2008f10 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2008d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2009690 .functor NOT 1, v0x203b260_0, C4<0>, C4<0>, C4<0>;
L_0x2017470 .functor NOT 1, v0x203b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x203f4c0 .functor AND 1, L_0x2009690, L_0x2017470, C4<1>, C4<1>;
L_0x203f560 .functor NOT 1, v0x203b3d0_0, C4<0>, C4<0>, C4<0>;
L_0x203f690 .functor NOT 1, v0x203b120_0, C4<0>, C4<0>, C4<0>;
L_0x203f790 .functor AND 1, L_0x203f560, L_0x203f690, C4<1>, C4<1>;
L_0x203f870 .functor OR 1, L_0x203f4c0, L_0x203f790, C4<0>, C4<0>;
L_0x203f930 .functor AND 1, v0x203b120_0, v0x203b260_0, C4<1>, C4<1>;
L_0x203f9f0 .functor AND 1, L_0x203f930, v0x203b3d0_0, C4<1>, C4<1>;
L_0x203fab0 .functor OR 1, L_0x203f870, L_0x203f9f0, C4<0>, C4<0>;
L_0x203fc20 .functor AND 1, v0x203b1c0_0, v0x203b260_0, C4<1>, C4<1>;
L_0x203fc90 .functor AND 1, L_0x203fc20, v0x203b3d0_0, C4<1>, C4<1>;
L_0x203fd70 .functor OR 1, L_0x203fab0, L_0x203fc90, C4<0>, C4<0>;
v0x2016e20_0 .net *"_ivl_0", 0 0, L_0x2009690;  1 drivers
v0x2016ec0_0 .net *"_ivl_10", 0 0, L_0x203f790;  1 drivers
v0x2039910_0 .net *"_ivl_12", 0 0, L_0x203f870;  1 drivers
v0x20399d0_0 .net *"_ivl_14", 0 0, L_0x203f930;  1 drivers
v0x2039ab0_0 .net *"_ivl_16", 0 0, L_0x203f9f0;  1 drivers
v0x2039be0_0 .net *"_ivl_18", 0 0, L_0x203fab0;  1 drivers
v0x2039cc0_0 .net *"_ivl_2", 0 0, L_0x2017470;  1 drivers
v0x2039da0_0 .net *"_ivl_20", 0 0, L_0x203fc20;  1 drivers
v0x2039e80_0 .net *"_ivl_22", 0 0, L_0x203fc90;  1 drivers
v0x2039f60_0 .net *"_ivl_4", 0 0, L_0x203f4c0;  1 drivers
v0x203a040_0 .net *"_ivl_6", 0 0, L_0x203f560;  1 drivers
v0x203a120_0 .net *"_ivl_8", 0 0, L_0x203f690;  1 drivers
v0x203a200_0 .net "a", 0 0, v0x203b120_0;  alias, 1 drivers
v0x203a2c0_0 .net "b", 0 0, v0x203b1c0_0;  alias, 1 drivers
v0x203a380_0 .net "c", 0 0, v0x203b260_0;  alias, 1 drivers
v0x203a440_0 .net "d", 0 0, v0x203b3d0_0;  alias, 1 drivers
v0x203a500_0 .net "out", 0 0, L_0x203fd70;  alias, 1 drivers
S_0x203a660 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2008d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x203b120_0 .var "a", 0 0;
v0x203b1c0_0 .var "b", 0 0;
v0x203b260_0 .var "c", 0 0;
v0x203b330_0 .net "clk", 0 0, v0x203ecd0_0;  1 drivers
v0x203b3d0_0 .var "d", 0 0;
v0x203b4c0_0 .var "wavedrom_enable", 0 0;
v0x203b560_0 .var "wavedrom_title", 511 0;
S_0x203a900 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x203a660;
 .timescale -12 -12;
v0x203ab60_0 .var/2s "count", 31 0;
E_0x2003b40/0 .event negedge, v0x203b330_0;
E_0x2003b40/1 .event posedge, v0x203b330_0;
E_0x2003b40 .event/or E_0x2003b40/0, E_0x2003b40/1;
E_0x2003d90 .event negedge, v0x203b330_0;
E_0x1fed9f0 .event posedge, v0x203b330_0;
S_0x203ac60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x203a660;
 .timescale -12 -12;
v0x203ae60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x203af40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x203a660;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x203b6c0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2008d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x203fed0 .functor NOT 1, v0x203b260_0, C4<0>, C4<0>, C4<0>;
L_0x203ff40 .functor NOT 1, v0x203b3d0_0, C4<0>, C4<0>, C4<0>;
L_0x203ffd0 .functor AND 1, L_0x203fed0, L_0x203ff40, C4<1>, C4<1>;
L_0x20400e0 .functor NOT 1, v0x203b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2040180 .functor AND 1, L_0x203ffd0, L_0x20400e0, C4<1>, C4<1>;
L_0x2040290 .functor NOT 1, v0x203b260_0, C4<0>, C4<0>, C4<0>;
L_0x2040450 .functor AND 1, L_0x2040290, v0x203b120_0, C4<1>, C4<1>;
L_0x2040510 .functor NOT 1, v0x203b3d0_0, C4<0>, C4<0>, C4<0>;
L_0x20406e0 .functor AND 1, L_0x2040450, L_0x2040510, C4<1>, C4<1>;
L_0x20407f0 .functor OR 1, L_0x2040180, L_0x20406e0, C4<0>, C4<0>;
L_0x2040960 .functor NOT 1, v0x203b260_0, C4<0>, C4<0>, C4<0>;
L_0x20409d0 .functor AND 1, L_0x2040960, v0x203b1c0_0, C4<1>, C4<1>;
L_0x2040ab0 .functor NOT 1, v0x203b120_0, C4<0>, C4<0>, C4<0>;
L_0x2040b20 .functor AND 1, L_0x20409d0, L_0x2040ab0, C4<1>, C4<1>;
L_0x2040a40 .functor NOT 1, v0x203b3d0_0, C4<0>, C4<0>, C4<0>;
L_0x2040cb0 .functor AND 1, L_0x2040b20, L_0x2040a40, C4<1>, C4<1>;
L_0x2040e50 .functor OR 1, L_0x20407f0, L_0x2040cb0, C4<0>, C4<0>;
L_0x2040f60 .functor NOT 1, v0x203b260_0, C4<0>, C4<0>, C4<0>;
L_0x2041070 .functor AND 1, L_0x2040f60, v0x203b3d0_0, C4<1>, C4<1>;
L_0x2041130 .functor NOT 1, v0x203b120_0, C4<0>, C4<0>, C4<0>;
L_0x2041360 .functor AND 1, L_0x2041070, L_0x2041130, C4<1>, C4<1>;
L_0x2041470 .functor NOT 1, v0x203b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x20416b0 .functor AND 1, L_0x2041360, L_0x2041470, C4<1>, C4<1>;
L_0x20417c0 .functor OR 1, L_0x2040e50, L_0x20416b0, C4<0>, C4<0>;
L_0x20419a0 .functor NOT 1, v0x203b260_0, C4<0>, C4<0>, C4<0>;
L_0x2041a10 .functor AND 1, L_0x20419a0, v0x203b1c0_0, C4<1>, C4<1>;
L_0x2041bb0 .functor AND 1, L_0x2041a10, v0x203b3d0_0, C4<1>, C4<1>;
L_0x2041c70 .functor OR 1, L_0x20417c0, L_0x2041bb0, C4<0>, C4<0>;
L_0x2041e70 .functor NOT 1, v0x203b120_0, C4<0>, C4<0>, C4<0>;
L_0x2041ee0 .functor AND 1, v0x203b260_0, L_0x2041e70, C4<1>, C4<1>;
L_0x20420a0 .functor AND 1, L_0x2041ee0, v0x203b3d0_0, C4<1>, C4<1>;
L_0x2042160 .functor OR 1, L_0x2041c70, L_0x20420a0, C4<0>, C4<0>;
L_0x2042380 .functor AND 1, v0x203b260_0, v0x203b1c0_0, C4<1>, C4<1>;
L_0x20423f0 .functor NOT 1, v0x203b3d0_0, C4<0>, C4<0>, C4<0>;
L_0x2042580 .functor AND 1, L_0x2042380, L_0x20423f0, C4<1>, C4<1>;
L_0x2042690 .functor OR 1, L_0x2042160, L_0x2042580, C4<0>, C4<0>;
L_0x20428d0 .functor AND 1, v0x203b260_0, v0x203b1c0_0, C4<1>, C4<1>;
L_0x2042940 .functor AND 1, L_0x20428d0, v0x203b120_0, C4<1>, C4<1>;
L_0x2042b40 .functor OR 1, L_0x2042690, L_0x2042940, C4<0>, C4<0>;
v0x203b9b0_0 .net *"_ivl_0", 0 0, L_0x203fed0;  1 drivers
v0x203ba90_0 .net *"_ivl_10", 0 0, L_0x2040290;  1 drivers
v0x203bb70_0 .net *"_ivl_12", 0 0, L_0x2040450;  1 drivers
v0x203bc60_0 .net *"_ivl_14", 0 0, L_0x2040510;  1 drivers
v0x203bd40_0 .net *"_ivl_16", 0 0, L_0x20406e0;  1 drivers
v0x203be70_0 .net *"_ivl_18", 0 0, L_0x20407f0;  1 drivers
v0x203bf50_0 .net *"_ivl_2", 0 0, L_0x203ff40;  1 drivers
v0x203c030_0 .net *"_ivl_20", 0 0, L_0x2040960;  1 drivers
v0x203c110_0 .net *"_ivl_22", 0 0, L_0x20409d0;  1 drivers
v0x203c1f0_0 .net *"_ivl_24", 0 0, L_0x2040ab0;  1 drivers
v0x203c2d0_0 .net *"_ivl_26", 0 0, L_0x2040b20;  1 drivers
v0x203c3b0_0 .net *"_ivl_28", 0 0, L_0x2040a40;  1 drivers
v0x203c490_0 .net *"_ivl_30", 0 0, L_0x2040cb0;  1 drivers
v0x203c570_0 .net *"_ivl_32", 0 0, L_0x2040e50;  1 drivers
v0x203c650_0 .net *"_ivl_34", 0 0, L_0x2040f60;  1 drivers
v0x203c730_0 .net *"_ivl_36", 0 0, L_0x2041070;  1 drivers
v0x203c810_0 .net *"_ivl_38", 0 0, L_0x2041130;  1 drivers
v0x203ca00_0 .net *"_ivl_4", 0 0, L_0x203ffd0;  1 drivers
v0x203cae0_0 .net *"_ivl_40", 0 0, L_0x2041360;  1 drivers
v0x203cbc0_0 .net *"_ivl_42", 0 0, L_0x2041470;  1 drivers
v0x203cca0_0 .net *"_ivl_44", 0 0, L_0x20416b0;  1 drivers
v0x203cd80_0 .net *"_ivl_46", 0 0, L_0x20417c0;  1 drivers
v0x203ce60_0 .net *"_ivl_48", 0 0, L_0x20419a0;  1 drivers
v0x203cf40_0 .net *"_ivl_50", 0 0, L_0x2041a10;  1 drivers
v0x203d020_0 .net *"_ivl_52", 0 0, L_0x2041bb0;  1 drivers
v0x203d100_0 .net *"_ivl_54", 0 0, L_0x2041c70;  1 drivers
v0x203d1e0_0 .net *"_ivl_56", 0 0, L_0x2041e70;  1 drivers
v0x203d2c0_0 .net *"_ivl_58", 0 0, L_0x2041ee0;  1 drivers
v0x203d3a0_0 .net *"_ivl_6", 0 0, L_0x20400e0;  1 drivers
v0x203d480_0 .net *"_ivl_60", 0 0, L_0x20420a0;  1 drivers
v0x203d560_0 .net *"_ivl_62", 0 0, L_0x2042160;  1 drivers
v0x203d640_0 .net *"_ivl_64", 0 0, L_0x2042380;  1 drivers
v0x203d720_0 .net *"_ivl_66", 0 0, L_0x20423f0;  1 drivers
v0x203da10_0 .net *"_ivl_68", 0 0, L_0x2042580;  1 drivers
v0x203daf0_0 .net *"_ivl_70", 0 0, L_0x2042690;  1 drivers
v0x203dbd0_0 .net *"_ivl_72", 0 0, L_0x20428d0;  1 drivers
v0x203dcb0_0 .net *"_ivl_74", 0 0, L_0x2042940;  1 drivers
v0x203dd90_0 .net *"_ivl_8", 0 0, L_0x2040180;  1 drivers
v0x203de70_0 .net "a", 0 0, v0x203b120_0;  alias, 1 drivers
v0x203df10_0 .net "b", 0 0, v0x203b1c0_0;  alias, 1 drivers
v0x203e000_0 .net "c", 0 0, v0x203b260_0;  alias, 1 drivers
v0x203e0f0_0 .net "d", 0 0, v0x203b3d0_0;  alias, 1 drivers
v0x203e1e0_0 .net "out", 0 0, L_0x2042b40;  alias, 1 drivers
S_0x203e340 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2008d80;
 .timescale -12 -12;
E_0x20038e0 .event anyedge, v0x203eff0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x203eff0_0;
    %nor/r;
    %assign/vec4 v0x203eff0_0, 0;
    %wait E_0x20038e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x203a660;
T_3 ;
    %fork t_1, S_0x203a900;
    %jmp t_0;
    .scope S_0x203a900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x203ab60_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x203b3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203b260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203b1c0_0, 0;
    %assign/vec4 v0x203b120_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fed9f0;
    %load/vec4 v0x203ab60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x203ab60_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x203b3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203b260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203b1c0_0, 0;
    %assign/vec4 v0x203b120_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2003d90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x203af40;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2003b40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x203b120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x203b260_0, 0;
    %assign/vec4 v0x203b3d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x203a660;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2008d80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203ecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x203eff0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2008d80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x203ecd0_0;
    %inv;
    %store/vec4 v0x203ecd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2008d80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x203b330_0, v0x203f150_0, v0x203eaf0_0, v0x203eb90_0, v0x203ec30_0, v0x203ed70_0, v0x203eeb0_0, v0x203ee10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2008d80;
T_7 ;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2008d80;
T_8 ;
    %wait E_0x2003b40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203ef50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ef50_0, 4, 32;
    %load/vec4 v0x203f090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ef50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x203ef50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ef50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x203eeb0_0;
    %load/vec4 v0x203eeb0_0;
    %load/vec4 v0x203ee10_0;
    %xor;
    %load/vec4 v0x203eeb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ef50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x203ef50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x203ef50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter0/response2/top_module.sv";
