//Copyright (C)2014-2025 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.11.02
//Created Time: Sun Sep 14 11:26:50 2025

`timescale 100 ps/100 ps
module Triple_Speed_Ethernet_MAC_Top(
	rgmii_rxc,
	rgmii_rx_ctl,
	rgmii_rxd,
	gtx_clk,
	speedis1000,
	speedis10,
	duplex_status,
	rstn,
	tx_mac_valid,
	tx_mac_data,
	tx_mac_last,
	tx_mac_error,
	rx_fcs_fwd_ena,
	rx_jumbo_ena,
	tx_fcs_fwd_ena,
	tx_ifg_delay_ena,
	tx_ifg_delay,
	tx_pause_req,
	tx_pause_val,
	tx_pause_source_addr,
	clk,
	miim_phyad,
	miim_regad,
	miim_wrdata,
	miim_wren,
	miim_rden,
	mdio_in,
	rgmii_txc,
	rgmii_tx_ctl,
	rgmii_txd,
	rx_mac_clk,
	rx_mac_valid,
	rx_mac_data,
	rx_mac_last,
	rx_mac_error,
	rx_statistics_valid,
	rx_statistics_vector,
	tx_mac_clk,
	tx_mac_ready,
	tx_collision,
	tx_retransmit,
	tx_statistics_valid,
	tx_statistics_vector,
	rx_pause_req,
	rx_pause_val,
	miim_rddata,
	miim_rddata_valid,
	miim_busy,
	mdc,
	mdio_out,
	mdio_oen
);
input rgmii_rxc;
input rgmii_rx_ctl;
input [3:0] rgmii_rxd;
input gtx_clk;
input speedis1000;
input speedis10;
input duplex_status;
input rstn;
input tx_mac_valid;
input [7:0] tx_mac_data;
input tx_mac_last;
input tx_mac_error;
input rx_fcs_fwd_ena;
input rx_jumbo_ena;
input tx_fcs_fwd_ena;
input tx_ifg_delay_ena;
input [7:0] tx_ifg_delay;
input tx_pause_req;
input [15:0] tx_pause_val;
input [47:0] tx_pause_source_addr;
input clk;
input [4:0] miim_phyad;
input [4:0] miim_regad;
input [15:0] miim_wrdata;
input miim_wren;
input miim_rden;
input mdio_in;
output rgmii_txc;
output rgmii_tx_ctl;
output [3:0] rgmii_txd;
output rx_mac_clk;
output rx_mac_valid;
output [7:0] rx_mac_data;
output rx_mac_last;
output rx_mac_error;
output rx_statistics_valid;
output [26:0] rx_statistics_vector;
output tx_mac_clk;
output tx_mac_ready;
output tx_collision;
output tx_retransmit;
output tx_statistics_valid;
output [28:0] tx_statistics_vector;
output rx_pause_req;
output [15:0] rx_pause_val;
output [15:0] miim_rddata;
output miim_rddata_valid;
output miim_busy;
output mdc;
output mdio_out;
output mdio_oen;
wire GND;
wire VCC;
wire clk;
wire duplex_status;
wire gtx_clk;
wire mdc;
wire mdio_in;
wire mdio_oen;
wire mdio_out;
wire miim_busy;
wire [4:0] miim_phyad;
wire [15:0] miim_rddata;
wire miim_rddata_valid;
wire miim_rden;
wire [4:0] miim_regad;
wire [15:0] miim_wrdata;
wire miim_wren;
wire rgmii_rx_ctl;
wire rgmii_rxc;
wire [3:0] rgmii_rxd;
wire rgmii_tx_ctl;
wire rgmii_txc;
wire [3:0] rgmii_txd;
wire rstn;
wire rx_fcs_fwd_ena;
wire rx_jumbo_ena;
wire rx_mac_clk;
wire [7:0] rx_mac_data;
wire rx_mac_error;
wire rx_mac_last;
wire rx_mac_valid;
wire rx_pause_req;
wire [15:0] rx_pause_val;
wire rx_statistics_valid;
wire [26:0] rx_statistics_vector;
wire speedis10;
wire speedis1000;
wire tx_collision;
wire tx_fcs_fwd_ena;
wire [7:0] tx_ifg_delay;
wire tx_ifg_delay_ena;
wire tx_mac_clk;
wire [7:0] tx_mac_data;
wire tx_mac_error;
wire tx_mac_last;
wire tx_mac_ready;
wire tx_mac_valid;
wire tx_pause_req;
wire [47:0] tx_pause_source_addr;
wire [15:0] tx_pause_val;
wire tx_retransmit;
wire tx_statistics_valid;
wire [28:0] tx_statistics_vector;
wire \u_triple_speed_mac/speedis1000_reg2 ;
wire \u_triple_speed_mac/gmii_crs_int ;
wire \u_triple_speed_mac/gmii_col_int ;
wire \u_triple_speed_mac/n26_6 ;
wire \u_triple_speed_mac/gmii_rx_er_int_Z ;
wire \u_triple_speed_mac/clk_rx_ena_int ;
wire \u_triple_speed_mac/gmii_rx_align_int ;
wire \u_triple_speed_mac/gmii_rx_dv_int_Z ;
wire \u_triple_speed_mac/speedis1000_reg2_8 ;
wire \u_triple_speed_mac/speedis10_reg2 ;
wire \u_triple_speed_mac/clk_tx_ena_int ;
wire \u_triple_speed_mac/tx_en_from_mac ;
wire \u_triple_speed_mac/tx_er_from_mac ;
wire [7:0] \u_triple_speed_mac/gmii_rxd_int_Z ;
wire [7:0] \u_triple_speed_mac/gmii_txd_int ;
wire \u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_dv_o ;
wire \u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_er_o ;
wire \u_triple_speed_mac/u_mac_rx_if_block/rgmii_clk_ena_o ;
wire \u_triple_speed_mac/u_mac_rx_if_block/rgmii_align_o ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n50_4 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n51_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n52_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n53_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n55_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n127_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n128_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n129_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n130_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n131_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n132_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n133_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n134_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n136_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n176_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n46_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n47_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n48_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n49_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n171_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n189_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n135_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_4 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_5 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_6 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_7 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_8 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_9 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_10 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n138_5 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/speedis1000_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg_tmp ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_reg ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].IODELAY_inst_rxd_1_DF ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].IODELAY_inst_rxd_1_DF ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].IODELAY_inst_rxd_1_DF ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].IODELAY_inst_rxd_1_DF ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/IODELAY_inst_ctl_1_DF ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rx_ctl_delay ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int_iddr ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int_iddr ;
wire \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay ;
wire [3:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/rgmii_tx_ctl_err ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1_8 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_10 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_10 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n139_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n138_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n137_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n135_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n134_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n133_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n43_8 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n42_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n41_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n39_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n37_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_6 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_10 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_11 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_11 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_11 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_12 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_13 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_8 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_10 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_8 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_7 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_12 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_13 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_14 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_15 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_12 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_14 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_16 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_17 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_18 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_8 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_11 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_12 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_19 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_20 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_13 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_21 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_10 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_25 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_15 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis10_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_er_int ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d0 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis1000_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[0].U_ODDR_txd_1_Q1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[1].U_ODDR_txd_1_Q1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[2].U_ODDR_txd_1_Q1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[3].U_ODDR_txd_1_Q1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_ctl_1_Q1 ;
wire \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_clk_1_Q1 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 ;
wire [6:0] \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n28_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n146_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n147_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n148_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n149_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n150_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n151_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n152_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n153_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n158_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n163_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n168_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n173_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n178_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n359_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n360_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n464_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n495_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n562_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1590_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1634_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n531_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n530_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n529_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n528_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n527_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n526_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n525_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n524_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1509_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1508_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1507_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1506_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1505_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1504_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1503_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1502_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1455_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1454_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1453_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1452_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1451_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1450_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1449_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1448_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1344_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1343_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1342_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1341_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1340_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1339_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1338_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1337_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n881_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n880_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n879_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n878_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n877_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n876_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n875_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n874_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n873_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n872_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n871_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n870_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n869_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n868_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n867_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n866_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n865_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n864_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n863_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n862_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n861_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n860_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n859_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n858_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n857_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n856_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n855_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n854_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n853_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n852_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n851_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n850_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n849_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n848_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n847_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n846_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n845_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n844_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n843_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n842_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n616_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n613_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n612_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n611_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n609_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n608_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n607_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n605_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n604_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n62_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n707_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n358_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n357_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n356_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n355_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n354_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n353_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n352_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n351_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n177_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n176_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n175_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n172_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n171_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n170_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n167_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n166_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n165_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n162_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n161_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n160_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n157_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n156_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n155_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n145_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n144_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n143_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n142_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n141_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n140_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n139_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n138_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n137_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n136_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n135_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n134_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n133_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n132_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n131_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n130_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n129_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n128_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n127_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n126_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n125_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n124_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n123_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n122_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n469_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n495_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n495_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n495_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n562_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n617_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n614_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n612_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n608_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n604_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n62_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1395_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1271_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n707_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_21 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n495_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n62_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n62_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_14 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_16 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_17 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1395_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1395_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1395_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1395_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1271_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1271_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1271_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1271_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n707_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_14 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_18 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_19 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_20 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_21 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_22 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_23 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_24 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_25 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_26 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_27 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1581_28 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_14 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_16 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_17 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_18 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_19 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_20 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_21 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_22 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n707_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1174_24 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n469_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n606_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n607_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n610_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n611_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n707_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_16 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n562_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n615_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n617_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n453_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n454_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n606_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n610_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n614_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n114_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n115_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n116_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n117_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n118_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n119_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n120_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n121_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n154_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n159_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n164_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n169_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n174_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n638_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n639_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n640_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n641_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n642_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n643_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n644_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n645_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n646_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n647_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n648_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n649_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n650_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n651_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n652_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n653_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n723_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n739_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n754_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1173_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1175_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1271_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1395_13 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1591_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1592_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1593_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1594_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1595_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1596_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1597_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1598_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1599_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1600_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1601_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1602_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1603_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1604_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1605_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1606_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n606_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n610_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n615_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n618_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n619_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n2333_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n2335_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n882_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n882_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n883_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n883_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n884_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n884_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n885_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n885_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n886_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n886_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n887_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n887_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n888_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n888_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n889_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n889_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1317_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_15 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_24 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_0 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1335_33_SUM ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1335_36 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1335_34_SUM ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1335_38 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1335_35_SUM ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1335_40 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1446_33_SUM ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1446_36 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1446_34_SUM ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1446_38 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1446_35_SUM ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1446_40 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/n1335_91 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/crc_err_Z ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int ;
wire [1:0] \u_triple_speed_mac/u_mac_rx_ctrl/c_state ;
wire [63:0] \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int ;
wire [1:0] \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg ;
wire [47:0] \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg ;
wire [4:2] \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/type_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/op_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_3 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_4 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_5 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_6 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_7 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_9 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_8 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_10 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_12 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_11 ;
wire \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_9 ;
wire [31:0] \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n249_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n769_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1116_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1117_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1118_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1119_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1120_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1121_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1122_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1123_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1124_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1125_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1260_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1307_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1330_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1552_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1672_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1691_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1938_3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1554_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2123_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2121_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1911_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1819_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1814_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1638_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1637_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1636_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1635_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1517_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1518_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1286_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1284_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n978_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n977_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n976_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n958_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n957_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n913_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n911_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n910_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n908_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n906_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n905_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n903_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1130_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1128_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1127_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1126_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n68_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n66_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n65_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n64_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1526_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1525_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1524_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1523_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1522_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1521_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1520_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1519_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1347_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1346_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1345_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n810_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n625_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n624_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n623_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n622_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n621_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n620_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n619_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n618_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n559_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n558_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n528_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n527_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n70_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n556_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n775_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n780_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1026_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1116_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1116_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1117_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1117_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1118_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1118_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1119_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1119_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1120_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1122_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1123_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1123_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1124_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1307_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1672_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1956_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1938_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1938_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_43 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_45 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_44 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_45 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_42 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1820_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1816_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1518_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1508_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1129_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1127_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n69_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n67_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n63_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1526_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1526_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1525_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1525_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1524_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1523_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1523_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1522_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1522_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1521_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1521_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1520_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1519_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1519_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n810_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n625_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n622_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n619_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n555_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n70_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_41 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_42 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1026_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1026_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1116_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1118_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1118_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1123_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1938_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1938_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1938_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_46 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_47 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_46 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_48 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_49 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_43 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_44 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_45 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_16 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_17 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_18 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_19 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_20 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2119_21 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1813_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1812_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1810_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1809_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1807_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1518_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1518_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n69_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n69_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1526_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1526_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1525_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1524_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1524_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1522_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1522_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1521_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1520_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1519_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1519_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1519_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n810_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_16 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n625_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n70_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n70_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n70_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n557_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_43 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_44 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_45 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_46 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1026_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_48 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_50 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_47 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_48 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_49 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n305_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n303_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n300_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n69_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n69_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1520_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_18 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_19 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_20 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_21 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n306_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_47 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_48 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_16 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n304_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n302_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n301_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n299_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_22 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_23 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_24 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_25 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_49 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_26 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_28 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1122_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1129_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n899_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1807_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n900_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1808_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n901_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n902_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n909_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1817_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1906_16 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n557_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n618_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n621_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1124_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1120_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1125_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_51 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_52 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1811_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1812_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1814_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_50 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n780_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2123_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1121_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n626_30 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n65_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n67_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1121_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n912_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1820_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n559_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n552_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n553_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n554_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n555_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n63_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n69_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1523_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1810_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1809_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1811_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1812_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1813_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1816_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1818_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1821_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1822_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1169_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1508_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1609_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1624_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1651_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1652_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1653_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1654_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1681_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1700_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1765_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1859_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1860_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1861_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1862_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1863_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1864_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1865_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1866_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1867_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1868_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1869_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1870_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1871_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1872_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1873_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1874_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1948_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2132_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2133_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n2134_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n329_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n330_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n331_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n332_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n333_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n334_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n335_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n336_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n337_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n338_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n339_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n340_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n341_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n342_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n343_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n344_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n345_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n346_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n347_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n348_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n349_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n350_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n351_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n352_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n353_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n354_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n355_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n356_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n357_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n358_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n359_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n360_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n361_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n362_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n363_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n364_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n365_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n366_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n367_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n368_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n369_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n370_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n371_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n372_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n373_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n374_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n375_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n376_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n377_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n378_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n379_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n380_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n381_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n382_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n383_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n384_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n385_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n386_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n387_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n388_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n389_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n390_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n391_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n392_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n393_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n914_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1131_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1285_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1287_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1288_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1560_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1561_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1562_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1563_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1564_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1565_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1566_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1567_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1587_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1912_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1913_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n904_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n1815_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/n907_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/crc_init ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/late_col ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_ctrl/n_state ;
wire [6:0] \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt ;
wire [47:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 ;
wire [47:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_ctrl/c_state ;
wire [1:0] \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt ;
wire [4:0] \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random ;
wire [2:0] \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg ;
wire [47:16] \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg ;
wire [7:0] \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt ;
wire [2:0] \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt ;
wire [4:0] \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt ;
wire [3:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch ;
wire [4:2] \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch ;
wire [47:0] \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch ;
wire [31:24] \u_triple_speed_mac/u_mac_tx_ctrl/crc_reg ;
wire [1:0] \u_triple_speed_mac/u_mac_tx_ctrl/cnt ;
wire [9:0] \u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_6 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_7 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_8 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_9 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_12 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_11 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_15 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_14 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_13 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_10 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_13 ;
wire [23:0] \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_5 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_4 ;
wire \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_4 ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z ;
wire [15:0] \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o ;
wire [15:10] \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg ;
wire \u_triple_speed_mac/u_miim_block/mdio_oe ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n8_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n18_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n118_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n149_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n148_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n147_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n146_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n145_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_9 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/StartOp ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/n150_13 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_10 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_14 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_16 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/ShiftedBit ;
wire [1:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte ;
wire [6:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_8 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_9 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_7 ;
wire [7:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_4 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_6 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_5 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_7 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ;
wire [6:0] \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_3 ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d ;
wire \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(rgmii_rxc),
	.O(rx_mac_clk)
);
OBUF gowin_buf_1 (
	.I(gtx_clk),
	.O(tx_mac_clk)
);
OBUF gowin_buf_2 (
	.I(rx_statistics_vector[5]),
	.O(rx_pause_req)
);
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n50_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [15]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n50_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n50_s0 .INIT=8'hAC;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n51_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [14]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n51_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n51_s0 .INIT=8'hAC;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n52_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [13]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n52_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n52_s0 .INIT=8'hAC;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n53_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [12]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n53_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n53_s0 .INIT=8'hAC;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_4 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int_iddr ),
	.I3(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s0 .INIT=16'hF044;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n55_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int_iddr ),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n55_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n55_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n127_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [7]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n127_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n127_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n128_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [6]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n128_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n128_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n129_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [5]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n129_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n129_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n130_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [4]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n130_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n130_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n131_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [3]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n131_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n131_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n132_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [2]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n132_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n132_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n133_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [1]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n133_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n133_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n134_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [0]),
	.I2(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n134_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n134_s0 .INIT=8'hCA;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n136_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n136_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n136_s0 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n176_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_tmp ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n176_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n176_s0 .INIT=4'hE;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_tmp ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_s0 .INIT=4'hE;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_crs_int_s  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_dv_o ),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_er_o ),
	.F(\u_triple_speed_mac/gmii_crs_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_crs_int_s .INIT=16'hFFFE;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_col_int_s  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_dv_o ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_er_o ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [3]),
	.F(\u_triple_speed_mac/gmii_col_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_col_int_s .INIT=16'hEEE0;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n46_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [7]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n46_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n46_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n47_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [6]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n47_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n47_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n48_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [5]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n48_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n48_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n49_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [4]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n49_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n49_s1 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n171_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n171_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n171_s1 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n189_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n189_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n189_s1 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n135_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ),
	.I3(\u_triple_speed_mac/speedis1000_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n135_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n135_s1 .INIT=16'hFF40;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_5 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s1 .INIT=16'h007F;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [12]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s2 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s3 .INIT=16'h1000;
LUT2 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [15]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s5 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s6 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_s7 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n138_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg_tmp ),
	.I1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ),
	.I2(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int ),
	.F(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n138_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n138_s1 .INIT=8'hBE;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n55_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n46_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n47_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n48_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n49_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n50_4 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n51_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n52_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n53_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [11]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [10]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [9]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [8]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [7]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [6]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [5]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [4]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [3]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [2]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [1]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [0]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [3]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [2]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [1]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [0]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [2]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [1]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [0]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int_iddr ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_10100m_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [2]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [1]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [0]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int_iddr ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_10100m_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/speedis1000_reg1_s0  (
	.D(speedis1000),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/speedis1000_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/speedis1000_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/speedis1000_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/speedis1000_reg1 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/speedis1000_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/speedis1000_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n127_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n128_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n129_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n130_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n131_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n132_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n133_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n134_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n138_5 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n135_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n136_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n171_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n176_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_dv_o )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [7]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [6]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [5]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [4]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [3]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [2]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [1]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_reg [0]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_reg ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_er_o )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n177_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_clk_ena_o )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/clk_ena_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n189_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_align_o )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_align_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_0_s0  (
	.D(\u_triple_speed_mac/tx_en_from_mac ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_en_from_mac_delay_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_0_s0  (
	.D(\u_triple_speed_mac/tx_er_from_mac ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/tx_er_from_mac_delay_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n54_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int_s0 .INIT=1'b0;
IODELAY \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].IODELAY_inst_rxd  (
	.DI(rgmii_rxd[0]),
	.SDTAP(GND),
	.VALUE(GND),
	.DLYSTEP({GND, GND, GND, GND, GND, GND, GND, GND}),
	.DO(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [0]),
	.DF(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].IODELAY_inst_rxd_1_DF )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].IODELAY_inst_rxd .C_STATIC_DLY=240;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].IODELAY_inst_rxd .DYN_DLY_EN="FALSE";
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].IODELAY_inst_rxd .ADAPT_EN="FALSE";
IODELAY \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].IODELAY_inst_rxd  (
	.DI(rgmii_rxd[1]),
	.SDTAP(GND),
	.VALUE(GND),
	.DLYSTEP({GND, GND, GND, GND, GND, GND, GND, GND}),
	.DO(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [1]),
	.DF(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].IODELAY_inst_rxd_1_DF )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].IODELAY_inst_rxd .C_STATIC_DLY=240;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].IODELAY_inst_rxd .DYN_DLY_EN="FALSE";
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].IODELAY_inst_rxd .ADAPT_EN="FALSE";
IODELAY \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].IODELAY_inst_rxd  (
	.DI(rgmii_rxd[2]),
	.SDTAP(GND),
	.VALUE(GND),
	.DLYSTEP({GND, GND, GND, GND, GND, GND, GND, GND}),
	.DO(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [2]),
	.DF(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].IODELAY_inst_rxd_1_DF )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].IODELAY_inst_rxd .C_STATIC_DLY=240;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].IODELAY_inst_rxd .DYN_DLY_EN="FALSE";
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].IODELAY_inst_rxd .ADAPT_EN="FALSE";
IODELAY \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].IODELAY_inst_rxd  (
	.DI(rgmii_rxd[3]),
	.SDTAP(GND),
	.VALUE(GND),
	.DLYSTEP({GND, GND, GND, GND, GND, GND, GND, GND}),
	.DO(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [3]),
	.DF(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].IODELAY_inst_rxd_1_DF )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].IODELAY_inst_rxd .C_STATIC_DLY=240;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].IODELAY_inst_rxd .DYN_DLY_EN="FALSE";
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].IODELAY_inst_rxd .ADAPT_EN="FALSE";
IODELAY \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/IODELAY_inst_ctl  (
	.DI(rgmii_rx_ctl),
	.SDTAP(GND),
	.VALUE(GND),
	.DLYSTEP({GND, GND, GND, GND, GND, GND, GND, GND}),
	.DO(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rx_ctl_delay ),
	.DF(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/IODELAY_inst_ctl_1_DF )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/IODELAY_inst_ctl .C_STATIC_DLY=240;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/IODELAY_inst_ctl .DYN_DLY_EN="FALSE";
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/IODELAY_inst_ctl .ADAPT_EN="FALSE";
IDDR \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].U_IDDR_rxd  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [0]),
	.CLK(rgmii_rxc),
	.Q0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [0]),
	.Q1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].U_IDDR_rxd .Q0_INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[0].U_IDDR_rxd .Q1_INIT=1'b0;
IDDR \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].U_IDDR_rxd  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [1]),
	.CLK(rgmii_rxc),
	.Q0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [1]),
	.Q1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].U_IDDR_rxd .Q0_INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[1].U_IDDR_rxd .Q1_INIT=1'b0;
IDDR \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].U_IDDR_rxd  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [2]),
	.CLK(rgmii_rxc),
	.Q0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [2]),
	.Q1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].U_IDDR_rxd .Q0_INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[2].U_IDDR_rxd .Q1_INIT=1'b0;
IDDR \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].U_IDDR_rxd  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rxd_delay [3]),
	.CLK(rgmii_rxc),
	.Q0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [3]),
	.Q1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_int_iddr [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].U_IDDR_rxd .Q0_INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/[3].U_IDDR_rxd .Q1_INIT=1'b0;
IDDR \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/U_IDDR_ctl_err  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/rgmii_rx_ctl_delay ),
	.CLK(rgmii_rxc),
	.Q0(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_dv_int_iddr ),
	.Q1(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rx_er_int_iddr )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/U_IDDR_ctl_err .Q0_INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/U_IDDR_ctl_err .Q1_INIT=1'b0;
INV \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/n26_s2  (
	.I(rstn),
	.O(\u_triple_speed_mac/n26_6 )
);
INV \u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_s3  (
	.I(\u_triple_speed_mac/speedis1000_reg2 ),
	.O(\u_triple_speed_mac/u_mac_rx_if_block/u_rgmii_rx_if/gmii_rxd_10100m_reg_15_7 )
);
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [7])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [6])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [5])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [4])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [3])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [2])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [1])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rxd_o [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rxd_int_Z [0])
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rxd_int_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_er_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_er_o ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rx_er_int_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_er_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/clk_ena_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_clk_ena_o ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/clk_rx_ena_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/clk_ena_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_align_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_align_o ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rx_align_int )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_align_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_dv_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_if_block/rgmii_rx_dv_o ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_rx_dv_int_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_if_block/u_mac_rx_if_mux/gmii_rx_dv_int_s0 .INIT=1'b0;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/rgmii_tx_ctl_err_s0  (
	.I0(\u_triple_speed_mac/tx_en_from_mac ),
	.I1(\u_triple_speed_mac/tx_er_from_mac ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/rgmii_tx_ctl_err )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/rgmii_tx_ctl_err_s0 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s4  (
	.I0(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s4 .INIT=16'hFEFF;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_s5  (
	.I0(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_er_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_s5 .INIT=16'hF100;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s5 .INIT=16'hBF00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_s1 .INIT=16'hAC00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n139_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n139_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n139_s1 .INIT=16'hAC00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n138_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n138_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n138_s1 .INIT=16'hAC00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n137_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n137_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n137_s1 .INIT=16'hAC00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_s1 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n135_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n135_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n135_s1 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n134_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n134_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n134_s1 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n133_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n133_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n133_s1 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_15 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_10 ),
	.I3(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s2 .INIT=16'h00F4;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n43_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n43_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n43_s3 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n42_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n42_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n42_s2 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n41_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n41_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n41_s2 .INIT=16'h0708;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_s2 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n39_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n39_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n39_s2 .INIT=16'h0708;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_s2 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n37_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n37_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n37_s2 .INIT=16'h0708;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_15 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_10 ),
	.I3(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_s1 .INIT=16'hFFF4;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s5 .INIT=16'h0B00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_14 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_15 ),
	.I3(\u_triple_speed_mac/speedis10_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s6 .INIT=16'h4F00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_s6  (
	.I0(\u_triple_speed_mac/speedis10_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_s6 .INIT=16'hF400;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_14 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_13 ),
	.I3(\u_triple_speed_mac/speedis10_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s6 .INIT=16'hD000;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_25 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_16 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_17 ),
	.I3(\u_triple_speed_mac/speedis10_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s7 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_18 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_25 ),
	.I2(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_er_int ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s8 .INIT=16'h0007;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_s2  (
	.I0(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_s2 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_s2  (
	.I0(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_s2 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s3 .INIT=16'hFE45;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_12 ),
	.I3(\u_triple_speed_mac/speedis10_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s5 .INIT=16'h0D00;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_s2 .INIT=16'hFE4F;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s7 .INIT=8'h01;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s8 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s9 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s10 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_25 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_s7 .INIT=16'h00EF;
LUT2 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s9 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s11  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_16 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s11 .INIT=8'hE0;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s12  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_19 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_20 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_17 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s12 .INIT=8'h0B;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s13  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_18 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s13 .INIT=8'h07;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_16 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_25 ),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_20 ),
	.I3(\u_triple_speed_mac/speedis10_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_s3 .INIT=16'h0FBB;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_14 ),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s6 .INIT=16'h8F00;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_16 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s7 .INIT=16'h07F0;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s14  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_18 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_19 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s14 .INIT=16'h000B;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s15  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_21 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_20 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s15 .INIT=16'h00BF;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s8 .INIT=16'h004F;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s16  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_21 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s16 .INIT=8'h01;
LUT3 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_s4 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s18  (
	.I0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_25 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_s18 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s9  (
	.I0(\u_triple_speed_mac/speedis10_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_s9 .INIT=16'h0001;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis1000_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis1000_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/speedis1000_reg2_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis1000_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis10_reg1_s0  (
	.D(speedis10),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis10_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis10_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis10_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis10_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/speedis10_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis10_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int_s0  (
	.D(\u_triple_speed_mac/tx_en_from_mac ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_en_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_7_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [7]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [6]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_5_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [5]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_4_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [4]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_3_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_2_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_1_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0_s0  (
	.D(\u_triple_speed_mac/gmii_txd_int [0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_er_int_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/rgmii_tx_ctl_err ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_er_int )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_tx_er_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int_s0  (
	.D(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_ena_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n37_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n38_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n39_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n40_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n41_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n42_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n43_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_cnt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n91_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d0 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n92_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n133_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n134_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n135_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n136_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n137_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n138_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n139_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n140_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis1000_reg1_s0  (
	.D(speedis1000),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis1000_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/speedis1000_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n185_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/n186_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1_s1 .INIT=1'b0;
ODDR \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[0].U_ODDR_txd  (
	.D0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [0]),
	.D1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [0]),
	.CLK(gtx_clk),
	.TX(VCC),
	.Q0(rgmii_txd[0]),
	.Q1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[0].U_ODDR_txd_1_Q1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[0].U_ODDR_txd .INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[0].U_ODDR_txd .TXCLK_POL=1'b0;
ODDR \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[1].U_ODDR_txd  (
	.D0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [1]),
	.D1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [1]),
	.CLK(gtx_clk),
	.TX(VCC),
	.Q0(rgmii_txd[1]),
	.Q1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[1].U_ODDR_txd_1_Q1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[1].U_ODDR_txd .INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[1].U_ODDR_txd .TXCLK_POL=1'b0;
ODDR \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[2].U_ODDR_txd  (
	.D0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [2]),
	.D1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [2]),
	.CLK(gtx_clk),
	.TX(VCC),
	.Q0(rgmii_txd[2]),
	.Q1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[2].U_ODDR_txd_1_Q1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[2].U_ODDR_txd .INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[2].U_ODDR_txd .TXCLK_POL=1'b0;
ODDR \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[3].U_ODDR_txd  (
	.D0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d0 [3]),
	.D1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/data_d1 [3]),
	.CLK(gtx_clk),
	.TX(VCC),
	.Q0(rgmii_txd[3]),
	.Q1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[3].U_ODDR_txd_1_Q1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[3].U_ODDR_txd .INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/[3].U_ODDR_txd .TXCLK_POL=1'b0;
ODDR \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_ctl  (
	.D0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d0 ),
	.D1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/ctl_d1 ),
	.CLK(gtx_clk),
	.TX(VCC),
	.Q0(rgmii_tx_ctl),
	.Q1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_ctl_1_Q1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_ctl .INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_ctl .TXCLK_POL=1'b0;
ODDR \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_clk  (
	.D0(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d0 ),
	.D1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/clk_d1 ),
	.CLK(gtx_clk),
	.TX(VCC),
	.Q0(rgmii_txc),
	.Q1(\u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_clk_1_Q1 )
);
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_clk .INIT=1'b0;
defparam \u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/U_ODDR_clk .TXCLK_POL=1'b0;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n28_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n28_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n28_s1 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n146_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [39]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n146_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n146_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n147_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [38]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n147_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n147_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n148_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [37]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n148_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n148_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n149_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [36]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n149_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n149_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n150_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [35]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n150_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n150_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n151_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [34]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n151_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n151_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n152_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [33]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n152_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n152_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n153_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [32]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n153_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n153_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n158_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n158_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n158_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n163_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n163_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n163_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n168_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n168_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n168_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n173_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_5 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n173_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n173_s0 .INIT=16'h88F0;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n178_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_0 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n178_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n178_s0 .INIT=16'h88F0;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n359_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n359_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n359_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n360_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n360_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n360_s0 .INIT=8'hCA;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n464_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n464_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n464_s0 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n495_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_4 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n495_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n495_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n495_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n495_s0 .INIT=16'hC0CD;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n562_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n562_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n562_6 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n562_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n562_s1 .INIT=16'h4000;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1590_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1590_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1590_s1 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_s0 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1634_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_3 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1634_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1634_s0 .INIT=4'hE;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s2 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s3  (
	.I0(\u_triple_speed_mac/gmii_col_int ),
	.I1(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s3 .INIT=4'hB;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s3 .INIT=8'h4F;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_10 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s3 .INIT=8'h8F;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_16 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s3 .INIT=16'h40FF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_16 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s3 .INIT=16'h80FF;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_40 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s3 .INIT=8'h8F;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_40 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s3 .INIT=8'h8F;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s3 .INIT=16'hB0FF;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n531_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n531_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n531_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n530_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n530_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n530_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n529_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n529_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n529_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n528_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n528_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n528_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n527_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n527_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n527_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n526_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n526_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n526_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n525_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n525_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n525_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n524_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n524_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n524_s3 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1509_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1509_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1509_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1508_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1508_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1508_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1507_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1507_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1507_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1506_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1506_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1506_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1505_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1505_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1505_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1504_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1504_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1504_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1503_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1503_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1503_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1502_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1502_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1502_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1455_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1455_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1455_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1454_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1454_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1454_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1453_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1453_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1453_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1452_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1452_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1452_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1451_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1451_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1451_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1450_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1449_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1449_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1449_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1448_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1448_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1448_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1344_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1344_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1344_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1343_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1343_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1343_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1342_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1342_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1342_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1341_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1341_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1341_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1340_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1340_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1340_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1339_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1338_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1338_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1338_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n1337_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1337_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1337_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n881_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n881_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n881_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n880_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n880_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n880_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n879_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n879_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n879_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n878_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n878_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n878_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n877_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n877_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n877_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n876_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n876_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n876_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n875_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n875_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n875_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n874_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n874_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n874_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n873_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n873_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n873_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n872_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n872_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n872_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n871_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n871_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n871_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n870_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n870_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n870_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n869_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n869_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n869_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n868_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n868_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n868_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n867_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n867_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n867_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n866_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n866_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n866_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n865_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n865_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n865_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n864_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n864_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n864_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n863_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n863_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n863_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n862_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n862_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n862_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n861_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n861_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n861_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n860_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n860_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n860_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n859_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n859_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n859_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n858_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n858_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n858_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n857_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n857_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n857_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n856_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [25]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n856_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n856_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n855_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n855_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n855_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n854_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n854_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n854_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n853_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n853_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n853_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n852_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n852_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n852_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n851_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n851_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n851_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n850_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [31]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n850_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n850_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n849_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n849_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n849_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n848_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n848_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n848_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n847_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n847_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n847_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n846_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n846_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n846_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n845_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n845_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n845_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n844_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n844_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n844_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n843_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n843_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n843_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n842_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n842_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n842_s1 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n616_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n617_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n616_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n616_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n613_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n614_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n613_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n613_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n612_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n614_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n612_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n612_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n612_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n611_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n614_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n611_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n611_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n611_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n609_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n610_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n609_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n609_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n608_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n610_12 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n608_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n608_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n608_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n607_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n610_12 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n607_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n607_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n607_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n605_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n606_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n605_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n605_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n604_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n606_12 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n604_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n604_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n604_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n62_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n62_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n62_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n62_s1 .INIT=16'h2C00;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n469_4 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s1 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n707_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n707_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n707_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1590_4 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n707_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n707_s1 .INIT=16'hF100;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n358_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n358_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n358_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n357_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n357_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n357_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n356_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n356_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n356_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n355_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [13]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n355_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n355_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n354_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n354_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n354_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n353_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n353_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n353_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n352_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n352_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n352_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n351_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n351_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n351_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n177_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n177_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n177_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n176_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n176_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n176_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n175_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n175_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n175_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n172_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n172_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n172_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n171_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n171_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n171_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n170_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n170_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n170_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n167_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n167_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n167_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n166_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n166_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n166_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n165_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n165_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n165_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n162_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n162_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n162_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n161_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n161_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n161_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n160_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n160_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n160_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n157_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n157_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n157_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n156_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n156_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n156_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n155_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n155_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n155_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n145_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [40]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n145_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n145_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n144_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [41]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n144_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n144_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n143_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [42]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n143_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n143_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n142_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [43]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n142_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n142_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n141_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [44]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n141_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n141_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n140_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [45]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n140_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n140_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n139_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [46]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n139_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n139_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n138_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [47]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n138_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n138_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n137_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [48]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n137_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n137_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n136_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [49]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n136_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n136_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n135_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [50]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n135_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n135_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n134_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [51]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n134_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n134_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n133_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [52]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n133_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n133_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n132_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [53]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n132_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n132_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n131_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [54]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n131_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n131_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n130_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [55]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n130_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n130_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n129_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [56]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n129_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n129_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n128_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [57]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n128_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n128_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n127_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [58]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n127_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n127_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n126_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [59]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n126_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n126_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n125_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [60]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n125_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n125_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n124_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [61]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n124_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n124_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n123_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [62]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n123_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n123_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n122_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [63]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n122_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n122_s2 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n146_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n146_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n146_s1 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n469_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/crc_err_Z ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n469_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n469_s1 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n495_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ),
	.I3(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n495_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n495_s1 .INIT=16'h007F;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n495_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n495_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n495_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n495_s2 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n495_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n495_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n495_s4 .INIT=8'h70;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n562_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n562_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n562_s3 .INIT=16'h0001;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s4 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s4 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n707_12 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s4 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s5 .INIT=16'h0007;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_11 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_13 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s4 .INIT=16'h0071;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n617_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n617_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n617_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n614_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n615_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n614_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n614_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n612_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n612_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n612_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n608_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n608_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n608_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n604_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n604_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n604_s2 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n62_s2  (
	.I0(\u_triple_speed_mac/gmii_rxd_int_Z [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n62_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n62_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n62_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n62_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_10 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_11 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_13 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1590_4 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_14 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_15 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_16 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_17 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_8 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_11 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_8 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_11 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s2 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_8 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n707_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n707_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n707_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n707_s2 .INIT=16'h1F00;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_s10  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n62_7 ),
	.I2(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_21 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_s10 .INIT=16'h305F;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n495_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n495_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n495_s5 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_13 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s5 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s6 .INIT=16'h0001;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_14 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s7 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s5 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s6 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s7 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s8 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n62_s3  (
	.I0(\u_triple_speed_mac/gmii_rxd_int_Z [5]),
	.I1(\u_triple_speed_mac/gmii_rxd_int_Z [6]),
	.I2(\u_triple_speed_mac/gmii_rxd_int_Z [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n62_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n62_s3 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n62_s4  (
	.I0(\u_triple_speed_mac/gmii_rxd_int_Z [1]),
	.I1(\u_triple_speed_mac/gmii_rxd_int_Z [3]),
	.I2(\u_triple_speed_mac/gmii_rxd_int_Z [2]),
	.I3(\u_triple_speed_mac/gmii_rxd_int_Z [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n62_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n62_s4 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s5 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s6 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s7 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s8 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_14 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s9 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s10  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_18 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_19 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_20 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s10 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s11  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_21 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_22 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_23 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_24 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_16 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s11 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s12  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_25 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_26 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_27 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_28 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_17 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s12 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s3 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s4 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s5 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s6 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s4 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s5 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s6 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_11 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_13 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_14 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_15 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_16 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_17 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_18 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_19 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_20 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_21 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_22 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s5 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n707_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n707_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n610_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n707_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n707_s4 .INIT=16'hC500;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s8 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_14 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s9 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s13  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_18 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s13 .INIT=16'h0001;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s14  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_19 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s14 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s15  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_20 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s15 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s16  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_21 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s16 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s17  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [45]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [46]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [47]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_22 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s17 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s18  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_23 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s18 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s19  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [41]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [42]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [43]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [44]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_24 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s19 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s20  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_25 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s20 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s21  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_26 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s21 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s22  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [31]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_27 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s22 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s23  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [25]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_28 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1581_s23 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s6 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [41]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [42]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [43]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s7 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [44]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [45]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [46]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [47]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s8 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_14 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s9 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s10  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s10 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s11  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [25]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_16 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s11 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s12  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_17 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s12 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s13  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_18 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s13 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s14  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_19 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s14 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s15  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_20 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s15 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s16  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_21 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s16 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s17  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_22 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s17 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n707_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n617_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n707_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n707_s5 .INIT=16'hFE7F;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s18  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1590_4 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_8 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_24 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1174_s18 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n469_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n469_4 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n469_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n469_s2 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n606_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n606_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n606_s4 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n607_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n607_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n607_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n610_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n610_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n610_s4 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n611_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n611_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n611_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n707_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_13 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_11 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n707_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n707_s6 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s10  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_13 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_11 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_12 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_16 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s10 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n562_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n562_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n562_s4 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n495_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n495_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n495_s6 .INIT=16'h00BF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s5 .INIT=16'hFF40;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n615_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n615_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n615_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n617_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n617_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n617_s3 .INIT=16'h6A00;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s5 .INIT=16'hEEEF;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n453_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n453_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n453_s2 .INIT=16'h0BB0;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n454_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n454_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n454_s3 .INIT=8'h45;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n606_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n615_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n610_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/n606_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n606_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n606_s5 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n610_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n615_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n610_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n610_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n610_s5 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n614_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n615_9 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n614_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n614_s3 .INIT=16'h6A00;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n114_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n114_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n114_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n115_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n115_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n115_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n116_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n116_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n116_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n117_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n117_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n117_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n118_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n118_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n118_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n119_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n119_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n119_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n120_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n120_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n120_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n121_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n121_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n121_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n154_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n154_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n154_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n159_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n159_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n159_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n164_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n164_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n164_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n169_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_5 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n169_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n169_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n174_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_0 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n174_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n174_s2 .INIT=16'h0400;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n638_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n638_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n638_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n639_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n639_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n639_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n640_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n640_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n640_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n641_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n641_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n641_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n642_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n642_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n642_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n643_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n643_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n643_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n644_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n644_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n644_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n645_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n645_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n645_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n646_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n646_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n646_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n647_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n647_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n647_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n648_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n648_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n648_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n649_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n649_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n649_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n650_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n650_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n650_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n651_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n651_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n651_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n652_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n652_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n652_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n653_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n653_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n653_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n723_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n723_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n723_s2 .INIT=8'h20;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n739_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n739_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n739_s2 .INIT=16'h0400;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n754_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n754_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n754_s2 .INIT=16'h0800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1173_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1173_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1173_s4 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1175_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1175_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1175_s3 .INIT=16'h1000;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1271_s7 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_13 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1395_s7 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1591_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [15]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1591_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1591_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1592_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [14]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1592_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1592_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1593_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1593_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1593_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1594_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1594_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1594_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1595_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1595_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1595_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1596_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1596_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1596_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1597_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1597_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1597_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1598_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1598_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1598_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1599_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1599_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1599_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1600_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1600_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1600_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1601_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1601_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1601_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1602_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1602_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1602_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1603_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1603_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1603_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1604_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1604_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1604_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1605_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1605_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1605_s2 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n1606_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1606_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1606_s2 .INIT=8'h20;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n606_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n606_12 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n606_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n606_s7 .INIT=16'h7800;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s4 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n610_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n610_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n610_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n610_s7 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n615_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/n615_9 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n615_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n615_s5 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n618_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n618_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n618_s3 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n619_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n619_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n619_s4 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n2333_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n2333_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n2333_s3 .INIT=16'h0E00;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n2335_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n2335_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n2335_s2 .INIT=16'hE000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n882_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n882_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n882_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n882_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n882_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n882_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n883_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n883_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n883_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n883_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n883_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n883_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n884_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n884_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n884_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n884_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n884_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n884_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n885_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n885_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n885_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n885_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n885_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n885_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n886_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n886_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n886_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n886_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n886_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n886_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n887_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n887_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n887_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n887_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n887_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n887_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n888_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n888_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n888_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n888_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n888_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n888_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n889_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n889_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n889_s3 .INIT=16'hCA00;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/n889_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n889_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n889_s4 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/n1317_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n1317_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1317_s4 .INIT=16'h7F30;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_15 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s9 .INIT=8'hB0;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_s12  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_21 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_24 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_s12 .INIT=8'h41;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1_s0  (
	.D(duplex_status),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg1 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1_s0  (
	.D(rx_jumbo_ena),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg1 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1_s0  (
	.D(VCC),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg1 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg2 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_7 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg2 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3_s0  (
	.D(\u_triple_speed_mac/speedis1000_reg2 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/speedis1000_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n28_4 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/hd_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg2 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg3_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_jumbo_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int_s0  (
	.D(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_dv_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_7_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_6_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_5_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_4_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_3_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_2_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_1_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_0_s0  (
	.D(\u_triple_speed_mac/gmii_rxd_int_Z [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rxd_int_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int_s0  (
	.D(\u_triple_speed_mac/gmii_rx_er_int_Z ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_er_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int_s0  (
	.D(\u_triple_speed_mac/clk_rx_ena_int ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_s0  (
	.D(\u_triple_speed_mac/gmii_rx_align_int ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_0 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_rx_align_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n62_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_63_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n114_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [63])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_63_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_62_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n115_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [62])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_62_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_61_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n116_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [61])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_61_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_60_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n117_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [60])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_60_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_59_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n118_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [59])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_59_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_58_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n119_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [58])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_58_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_57_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n120_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [57])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_57_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_56_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n121_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [56])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_56_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_55_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n122_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [55])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_55_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_54_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n123_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [54])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_54_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_53_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n124_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [53])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_53_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_52_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n125_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [52])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_52_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_51_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n126_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [51])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_51_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_50_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n127_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [50])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_50_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_49_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n128_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [49])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_49_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_48_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n129_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [48])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_48_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_47_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n130_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [47])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_47_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_46_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n131_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [46])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_46_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_45_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n132_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [45])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_45_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_44_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n133_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [44])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_44_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_43_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n134_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [43])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_43_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_42_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n135_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [42])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_42_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_41_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n136_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [41])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_41_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_40_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n137_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [40])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_40_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_39_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n138_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [39])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_39_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_38_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n139_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [38])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_38_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_37_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n140_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [37])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_37_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_36_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n141_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [36])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_36_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_35_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n142_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [35])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_35_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_34_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n143_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [34])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_34_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_33_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n144_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [33])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_33_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_32_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n145_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [32])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_32_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_31_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n146_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [31])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_31_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_30_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n147_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [30])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_30_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_29_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n148_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [29])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_29_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_28_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n149_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [28])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_28_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_27_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n150_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [27])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_27_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_26_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n151_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [26])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_26_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_25_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n152_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [25])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_25_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_24_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n153_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [24])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_24_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_23_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [31]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [23])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_23_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_22_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [30]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [22])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_22_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_21_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [29]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [21])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_21_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_20_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [28]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [20])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_20_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_19_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [27]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [19])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_19_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_18_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [26]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [18])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_18_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_17_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [25]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [17])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_17_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_16_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [24]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [16])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_16_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [23]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [22]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [21]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [20]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [19]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [18]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [17]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [16]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [15]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [14]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [13]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [12]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [11]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [10]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [9]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [8]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n154_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n155_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n156_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n157_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n158_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n159_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n160_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n161_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n162_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n163_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n164_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n165_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n166_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n167_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n168_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n169_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n170_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n171_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n172_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n173_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n174_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n175_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n176_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n177_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n178_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n351_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n352_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n353_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n354_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n355_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n356_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n357_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n358_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n359_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n360_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n495_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_int ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n464_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n469_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n562_4 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_statistics_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n638_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n639_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n640_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n641_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n642_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n643_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n644_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n645_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n646_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n647_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n648_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n649_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n650_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n651_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n652_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n653_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n707_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/crc_err_Z ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n723_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n739_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n754_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1175_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1174_24 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1173_10 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1271_13 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1395_13 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1581_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1591_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1592_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1593_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1594_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1595_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1596_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1597_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1598_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1599_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1600_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1601_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1602_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1603_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1604_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1605_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1606_8 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1590_4 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_1 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_valid)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_valid_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0 [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_data[0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_last)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1634_3 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_mac_error)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_error_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_valid)
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[26])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[25])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[24])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[23])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[22])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [15]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[21])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [14]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[20])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [13]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[19])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [12]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[18])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [11]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[17])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [10]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[16])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [9]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [8]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_statistics_vector[0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [15]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [14]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [13]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [12]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [11]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [10]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [9]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [8]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(rx_pause_val[0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_4 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_lgt_err_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_err_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_flow_ctrl_frm_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_ctrl_frm_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_vlan_frm_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [15]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [14]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [13]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [12]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [11]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [10]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [9]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [8]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_tmp_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_multicast_frm_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_broadcast_frm_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_unicast_frm_o_tmp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_15_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [15]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_14_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [14]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_13_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [13]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_12_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [12]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_11_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [11]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_10_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [10]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_9_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [9]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_8_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [8]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_7_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [7]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_6_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [6]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_5_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [5]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_4_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [4]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_3_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [3]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_2_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [2]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_1_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [1]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_0_s0  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_0 [0]),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_o_tmp_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1_s0  (
	.D(rx_fcs_fwd_ena),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_fcs_fwd_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s1  (
	.D(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/gmii_col_int_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n524_8 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n525_7 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n526_7 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n527_7 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n528_7 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n529_7 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n530_7 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n531_7 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n453_8 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n454_9 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_1_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/cnt_crc_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n604_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n605_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n607_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n608_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n609_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n611_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n612_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n613_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n614_9 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n616_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n617_9 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_15_22 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_er_err_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n842_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [47])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_46_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n843_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [46])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_46_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_45_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n844_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [45])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_45_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_44_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n845_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [44])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_44_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_43_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n846_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [43])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_43_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_42_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n847_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [42])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_42_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_41_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n848_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [41])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_41_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_40_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n849_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [40])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_40_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_39_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n850_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [39])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_39_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_38_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n851_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [38])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_38_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_37_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n852_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [37])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_37_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_36_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n853_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [36])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_36_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_35_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n854_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [35])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_35_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_34_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n855_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [34])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_34_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_33_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n856_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [33])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_33_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_32_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n857_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [32])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_32_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_31_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n858_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [31])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_31_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_30_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n859_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [30])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_30_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_29_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n860_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [29])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_29_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_28_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n861_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [28])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_28_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_27_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n862_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [27])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_27_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_26_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n863_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [26])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_26_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_25_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n864_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [25])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_25_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_24_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n865_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [24])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_24_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_23_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n866_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [23])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_23_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_22_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n867_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [22])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_22_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_21_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n868_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [21])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_21_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_20_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n869_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [20])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_20_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_19_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n870_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [19])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_19_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_18_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n871_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [18])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_18_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_17_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n872_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [17])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_17_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_16_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n873_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [16])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_16_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n874_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n875_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n876_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n877_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n878_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n879_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n880_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n881_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_47_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/dest_addr_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_7_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/vlan_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_15 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1337_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1338_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1339_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1340_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1341_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1342_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1343_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1344_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1448_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1449_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1450_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1451_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1452_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1453_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1454_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1455_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/op_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/op_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1502_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1503_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1504_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1505_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1506_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1507_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1508_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1509_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_11 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_15_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_pause_val_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_13_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n606_15 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_13_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_9_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n610_15 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_9_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_4_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n615_12 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_4_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_1_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n618_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_1_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_0_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n619_10 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_0_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_s5  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n2333_7 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_align_err_reg_s5 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_s5  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n2335_6 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rx_col_err_reg_s5 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_7_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n882_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_7_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_6_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n883_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_6_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_5_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n884_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_5_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_4_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n885_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_4_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_3_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n886_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_3_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_2_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n887_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_2_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_1_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n888_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_1_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_0_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n889_9 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/rxd_statistics_reg_0_s3 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_2_s3  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n1317_10 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/type_ptr_2_s3 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_s2  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/n_state_0_24 ),
	.CLK(rgmii_rxc),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/c_state [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/c_state_0_s2 .INIT=1'b0;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1335_s32  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_91 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_36 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_33_SUM )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1335_s32 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1335_s33  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_36 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_38 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_34_SUM )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1335_s33 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1335_s34  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_38 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_40 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_35_SUM )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1335_s34 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1446_s32  (
	.I0(VCC),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [2]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_36 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_33_SUM )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1446_s32 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1446_s33  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [3]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_36 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_38 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_34_SUM )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1446_s33 .ALU_MODE=1;
ALU \u_triple_speed_mac/u_mac_rx_ctrl/n1446_s34  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/type_ptr [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [4]),
	.I3(GND),
	.CIN(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_38 ),
	.COUT(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_40 ),
	.SUM(\u_triple_speed_mac/u_mac_rx_ctrl/n1446_35_SUM )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/n1446_s34 .ALU_MODE=1;
INV \u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_s3  (
	.I(\u_triple_speed_mac/gmii_rx_dv_int_Z ),
	.O(\u_triple_speed_mac/u_mac_rx_ctrl/rx_ena_reg3_7 )
);
INV \u_triple_speed_mac/u_mac_rx_ctrl/n1335_s60  (
	.I(\u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg [1]),
	.O(\u_triple_speed_mac/u_mac_rx_ctrl/n1335_91 )
);
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_3 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_4 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/crc_result_valid ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/crc_err_Z )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s .INIT=8'h70;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_dv_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/clk_ena_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s3 .INIT=8'hF8;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [23]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_s1 .INIT=16'hEBBE;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s1 .INIT=4'hE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s1 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s1 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s1 .INIT=8'hEB;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s1 .INIT=8'hEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_11 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s1 .INIT=16'hBEEB;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_10 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s1 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s1 .INIT=8'hEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_12 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [3]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_10 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_9 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s1 .INIT=16'hBEEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s1 .INIT=16'hEBBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_s1 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [12]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [13]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [15]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [16]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_s1 .INIT=16'hEBBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [17]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_s1 .INIT=8'hEB;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [19]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_10 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s1 .INIT=16'hEBBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [21]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s1 .INIT=16'hEBBE;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s1 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s0  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_5 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_6 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_3 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s0 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s1  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_9 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_10 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_11 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_12 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_4 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s1 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_s2 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s2 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_s2 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_s2 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s3 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s4 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s2 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_7 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_7 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_s2 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s3 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_7 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_12 ),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_8 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [5]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_s2 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s2 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [7]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s3 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_s4 .INIT=8'h96;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s2 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [8]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_s3 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s2 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s3 .INIT=4'h6;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [9]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_s4 .INIT=8'h69;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_s2 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_s2 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_s2 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_s2 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [18]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [20]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_s2 .INIT=16'h6996;
LUT2 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_s2 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [22]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s2  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [11]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_5 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s2 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [16]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [17]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [19]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [18]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_6 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s3 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [20]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [21]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [22]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [23]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_7 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s4 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [12]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [15]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s5 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s6  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s6 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s7  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s7 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s8  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s8 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s9  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_err_Z_s9 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_s3 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [4]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_8 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_s3 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_8 ),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_7 ),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_s4 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s4 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [5]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_s4 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s4  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_10 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_s4 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_12 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_s5 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s5  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [0]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [2]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_11 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_s5 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_s3  (
	.I0(\u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_last_2 ),
	.I1(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [14]),
	.I2(\u_triple_speed_mac/u_mac_rx_ctrl/rxd_reg [7]),
	.I3(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24]),
	.F(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_9 )
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_s3 .INIT=16'hEBBE;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n228_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [30])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_29_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n229_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [29])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_29_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_28_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n230_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [28])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_28_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_27_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n231_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [27])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_27_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_26_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n232_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [26])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_26_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_25_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n233_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [25])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_25_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_24_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n234_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [24])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_24_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_23_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n235_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [23])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_23_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_22_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n236_9 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [22])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_22_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_21_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n237_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [21])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_21_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_20_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n238_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [20])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_20_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_19_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n239_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [19])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_19_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_18_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n240_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [18])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_18_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_17_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n241_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [17])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_17_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_16_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n242_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [16])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_16_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n243_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [15])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_15_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n244_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [14])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_14_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n245_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [13])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_13_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n246_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [12])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_12_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n247_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [11])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_11_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n248_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [10])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_10_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n249_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [9])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_9_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n250_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [8])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_8_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n251_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [7])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_7_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n252_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [6])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_6_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n253_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [5])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_5_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n254_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [4])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_4_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n255_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [3])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_3_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n256_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [2])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_2_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n257_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [1])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_1_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n258_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [0])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_0_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_31_s1  (
	.D(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/n227_6 ),
	.CLK(rgmii_rxc),
	.CE(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_30_8 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg [31])
);
defparam \u_triple_speed_mac/u_mac_rx_ctrl/u_crc_chk/crc_reg_31_s1 .INIT=1'b1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n247_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n247_s0 .INIT=8'h01;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n249_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n249_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n249_s1 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n828_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n828_s1 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n769_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n769_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n769_s0 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s0 .INIT=16'hF044;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1117_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1117_s0 .INIT=16'hF044;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1119_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1119_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [12]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1119_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1119_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1119_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1120_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1120_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1120_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1120_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1120_s0 .INIT=16'hF044;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1121_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1121_s0 .INIT=16'hF044;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1122_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1122_s0 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s0 .INIT=16'h3CAA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1124_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1124_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1124_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1124_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1124_s0 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1125_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1125_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1125_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1125_s0 .INIT=8'hAC;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena_s0  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena_s0 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1260_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n780_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1260_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1260_s1 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1307_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1307_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1307_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1307_s1 .INIT=16'h0100;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1330_s0  (
	.I0(tx_collision),
	.I1(tx_retransmit),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1330_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1330_s0 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1552_s0  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1552_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1552_s0 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1672_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1672_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1672_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1672_s0 .INIT=16'h4000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1691_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1691_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1691_s0 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s0 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s0 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s26  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_43 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_50 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_45 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s26 .INIT=16'hFF70;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s27  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_44 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_45 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s27 .INIT=16'hB0BB;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s25  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_42 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_45 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s25 .INIT=8'hC5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n769_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n780_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s3 .INIT=16'hFFFE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s3 .INIT=16'hFF40;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s3 .INIT=8'hF8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1330_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s3 .INIT=16'hFF40;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s3  (
	.I0(tx_mac_valid),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s3 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s3 .INIT=16'hE0FF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1554_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1554_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1554_s3 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n2123_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2123_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2123_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2123_s2 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s1 .INIT=16'h8000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n2121_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2123_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2121_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2121_s3 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1911_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1911_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1911_s2 .INIT=16'h0708;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1819_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1820_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1819_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1819_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1814_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1814_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1814_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1814_s1 .INIT=16'h7800;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1638_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1638_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1638_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1637_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1637_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1637_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1636_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1636_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1636_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1635_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1635_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1635_s1 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1517_s2  (
	.I0(tx_mac_error),
	.I1(tx_mac_valid),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1517_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1517_s2 .INIT=16'hB000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n780_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s2 .INIT=8'hF1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1286_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1286_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1286_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1284_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1672_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1284_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1284_s1 .INIT=16'h7800;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n978_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n978_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n978_s3 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n977_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n977_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n977_s2 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n976_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n976_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n976_s2 .INIT=16'h0708;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n958_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n958_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n958_s2 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n957_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n957_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n957_s1 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n913_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n913_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n913_s2 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n911_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1820_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n911_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n911_s2 .INIT=16'h0708;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n910_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n910_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n910_s2 .INIT=8'h14;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n908_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1816_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n908_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n908_s2 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n906_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1814_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n906_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n906_s2 .INIT=16'h0708;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n905_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n905_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n905_s2 .INIT=8'h14;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n903_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1811_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n903_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n903_s2 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n305_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s2 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n304_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s2 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n303_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s2 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n302_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s2 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n301_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s2 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n300_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s2 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n299_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s2 .INIT=16'h00F8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1130_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1130_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1130_s1 .INIT=8'h90;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1128_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1129_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1128_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1128_s1 .INIT=16'hB400;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1127_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1127_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1126_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1126_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1126_s1 .INIT=16'hB400;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n68_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n69_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n68_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n68_s2 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n66_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n67_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n69_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n66_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n66_s2 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n65_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n65_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n69_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n65_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n65_s2 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n64_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n65_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n69_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n64_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n64_s2 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_9 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s2 .INIT=16'h4F44;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [1]),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s2 .INIT=16'h77F0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_8 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s2 .INIT=16'h4F44;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_9 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s2 .INIT=16'hBF30;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [4]),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s2 .INIT=16'h77F0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [5]),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s2 .INIT=16'h77F0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s2 .INIT=8'hF4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [7]),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s2 .INIT=16'hBBF0;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1347_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1347_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1347_s2 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1346_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1346_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1346_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1345_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1345_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1345_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n810_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n810_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n810_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n810_s1 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n626_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_28 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n626_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s2 .INIT=16'hF400;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n625_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n625_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n625_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n625_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n624_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n625_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n624_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n624_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n623_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n625_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n623_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n623_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n622_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n622_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n622_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n622_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n621_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n621_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n621_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n621_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n620_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n621_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n620_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n620_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n619_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n621_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n619_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n619_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n619_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n618_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n621_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n618_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n618_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n618_s1 .INIT=16'h7800;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n559_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n559_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n559_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n559_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n558_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n559_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n558_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n558_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n528_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n528_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n528_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n527_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n527_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n527_s1 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n306_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s1 .INIT=16'hFFF8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n70_s1  (
	.I0(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n70_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n70_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n70_s1 .INIT=4'hE;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n556_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n559_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n556_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n556_s1 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s24  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_41 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_42 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s24 .INIT=16'h050C;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n769_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n769_s1 .INIT=8'h10;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n775_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n775_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n775_s2 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n780_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n780_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n780_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s2 .INIT=8'h70;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s1 .INIT=16'h004F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s2 .INIT=16'hEF10;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1117_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1117_s1 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1117_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1117_s2 .INIT=8'hB4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_6 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s1 .INIT=16'h8F00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s2 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1119_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1119_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1119_s1 .INIT=16'h8F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1119_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1119_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1119_s2 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1120_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1120_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1120_s2 .INIT=16'hEF10;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1122_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1122_s2 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s1 .INIT=8'hD0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s2 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1124_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_6 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1124_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1124_s2 .INIT=16'hBF40;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1307_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1307_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1307_s2 .INIT=8'h01;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1672_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1672_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1672_s1 .INIT=8'h80;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1956_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1956_s1 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s1 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s2 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_16 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s3 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s1 .INIT=16'h9000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s2 .INIT=16'h9000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s27  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_43 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s27 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s29  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_47 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_45 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s29 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s28  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_46 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_52 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_48 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_49 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_44 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s28 .INIT=16'h0EEE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s29  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n775_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_43 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_50 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_45 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s29 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s26  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_43 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_44 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_45 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_42 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s26 .INIT=16'h3730;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s4 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s4  (
	.I0(tx_mac_last),
	.I1(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s4 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s4 .INIT=4'h2;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s4 .INIT=16'h4F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s5 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s4  (
	.I0(tx_retransmit),
	.I1(tx_collision),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s4 .INIT=16'h000B;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_50 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s4 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_14 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_15 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_16 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_17 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_18 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_19 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_20 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_21 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s4 .INIT=16'h8000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1820_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1820_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1820_s2 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1818_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1818_s2 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1816_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1816_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1816_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1813_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1813_s2 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s3 .INIT=16'h0777;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1508_s3  (
	.I0(tx_mac_valid),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1508_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1508_s3 .INIT=16'h0E00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s3 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n305_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s4 .INIT=16'h0305;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n304_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s3 .INIT=16'h008F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n303_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n303_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s3 .INIT=16'h004F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n302_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s3 .INIT=16'h008F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n301_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s3 .INIT=16'h008F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n300_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n300_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s3 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [15]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n299_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s3 .INIT=16'h008F;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1129_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1129_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1129_s2 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1127_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1127_s2 .INIT=16'h0001;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n69_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n69_9 ),
	.I1(\u_triple_speed_mac/speedis10_reg2 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n69_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n69_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n69_s3 .INIT=8'hE0;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n67_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n67_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n67_s3 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n63_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n65_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n63_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n63_s3 .INIT=16'h007F;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.I1(tx_mac_ready),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s3 .INIT=8'hD0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n958_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s4 .INIT=16'h0700;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s3 .INIT=16'hF077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s4 .INIT=16'h7077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s3 .INIT=16'h0700;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s4 .INIT=16'h7077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s5  (
	.I0(tx_mac_data[3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [3]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s5 .INIT=16'hACCC;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s3 .INIT=16'h0BBB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s4 .INIT=16'h7077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s3 .INIT=16'hF077;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s4 .INIT=16'h004F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_9 ),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s3 .INIT=16'h4F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n958_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s4 .INIT=16'h000D;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n810_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n810_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n769_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n810_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n810_s2 .INIT=16'h0007;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n626_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n626_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s3 .INIT=16'h00D4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_16 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s5 .INIT=8'h90;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n625_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n625_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n625_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n625_s2 .INIT=16'hBF00;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n622_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n622_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n622_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n619_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n619_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n619_s2 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n555_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n555_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n555_s3 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n306_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n306_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s2 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n70_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n70_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n70_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n70_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n70_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n70_s2 .INIT=16'hCA00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s25  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_43 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_44 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_45 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_41 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s25 .INIT=8'h0E;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s26  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_46 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_43 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_44 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_42 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s26 .INIT=16'h008F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s3 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s4 .INIT=16'h0700;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1116_s3 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s3 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1118_s4 .INIT=16'h0001;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1123_s3 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s4 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s5 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s6 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s7 .INIT=16'h0001;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_14 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s9 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s3 .INIT=16'h0B00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s4 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_14 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1938_s5 .INIT=16'hD000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s30  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_46 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s30 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s31  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_48 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_47 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s31 .INIT=16'h1000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s30  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_46 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s30 .INIT=8'hE7;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s32  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_48 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s32 .INIT=16'hEF00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s33  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_50 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_49 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s33 .INIT=16'h0E00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s27  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_51 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_48 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_43 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s27 .INIT=16'h0B00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s28  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_47 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_48 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_44 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s28 .INIT=8'h0B;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s29  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_48 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_49 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_45 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s29 .INIT=16'hBF00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5 .INIT=16'hFE53;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s6 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s8 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s9 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s5 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s5 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [32]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [33]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [34]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [35]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s5 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [41]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [42]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [43]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s6 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [44]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [45]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [46]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [47]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s7 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [36]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [37]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [38]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [39]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s8 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [16]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [17]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [18]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [19]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s9 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [24]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [25]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [26]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [27]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s10 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s11  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [30]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [31]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_16 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s11 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s12  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [20]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [21]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [22]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [23]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_17 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s12 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s13  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_18 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s13 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s14  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_19 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s14 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s15  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_20 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s15 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s16  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_21 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2119_s16 .INIT=16'h8000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1813_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1813_s3 .INIT=4'h8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1812_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1812_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1812_s3 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1810_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1810_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1810_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1809_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1812_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1809_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1809_s3 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1807_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1807_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1807_s3 .INIT=8'h80;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s4 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s5  (
	.I0(tx_mac_last),
	.I1(tx_mac_ready),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1518_s5 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n305_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s5 .INIT=16'hF43F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n305_13 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n305_14 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s6 .INIT=16'hC3F5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n304_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n304_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s4 .INIT=16'hFACF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n303_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s4 .INIT=16'h3FFA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n303_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n303_13 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n303_14 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n303_15 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s5 .INIT=16'hB0BB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n302_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n302_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s4 .INIT=16'hFACF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n301_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n301_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s4 .INIT=16'hFACF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n300_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s4 .INIT=16'h00E3;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n300_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n300_13 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s5 .INIT=8'h3A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n299_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n299_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n299_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s4 .INIT=16'hBBF0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n69_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n69_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n69_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n69_s4 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n69_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n69_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [5]),
	.I3(\u_triple_speed_mac/speedis1000_reg2_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n69_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n69_s5 .INIT=16'h00BF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s5  (
	.I0(tx_mac_ready),
	.I1(tx_mac_data[0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s5 .INIT=16'h8F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1526_s6 .INIT=16'hF077;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [1]),
	.I1(tx_mac_data[1]),
	.I2(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1525_s5 .INIT=8'hCA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s4  (
	.I0(tx_mac_ready),
	.I1(tx_mac_data[2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s4 .INIT=16'h8F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1524_s5 .INIT=16'hB0BB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [4]),
	.I1(tx_mac_data[4]),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s5 .INIT=16'h3500;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1522_s6 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [5]),
	.I1(tx_mac_data[5]),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_12 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1521_s5 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n780_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s4 .INIT=16'h0007;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s5 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [7]),
	.I1(tx_mac_data[7]),
	.I2(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s6 .INIT=8'hCA;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1519_s7 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n810_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n810_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n810_s3 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_30 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s6 .INIT=8'hB4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_18 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n626_19 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n626_20 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s7 .INIT=16'hFD54;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n626_21 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s8 .INIT=4'h8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n626_16 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s9 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s11  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n626_30 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_16 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s11 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n625_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n625_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n625_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n306_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s3 .INIT=16'h4F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n306_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n306_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s4 .INIT=16'h880D;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n70_s3  (
	.I0(\u_triple_speed_mac/speedis10_reg2 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n70_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n70_s3 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n70_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1]),
	.I2(\u_triple_speed_mac/speedis10_reg2 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n70_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n70_s4 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n70_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n70_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n70_s5 .INIT=8'h10;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n557_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n557_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n557_s3 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s27  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_48 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_43 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s27 .INIT=16'hFC50;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s28  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_47 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_44 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s28 .INIT=16'h8F00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s29  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_48 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_45 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s29 .INIT=8'h80;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s30  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_6 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_46 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s30 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s5 .INIT=16'h4000;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s10 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s11  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s11 .INIT=16'h0100;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s32  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_48 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s32 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s34  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 ),
	.I1(tx_mac_last),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_50 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s34 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s31  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1508_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_47 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s31 .INIT=16'h000D;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s32  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_48 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s32 .INIT=16'h0305;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s33  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_49 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s33 .INIT=16'hEFF3;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_16 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s10 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [17]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s7 .INIT=16'h5F30;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [25]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [33]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s8 .INIT=8'hCA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n305_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [41]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n305_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n305_s9 .INIT=16'h3F0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [34]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n304_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s5 .INIT=16'hBB0F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n304_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s6 .INIT=16'h0F77;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [27]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s6 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [43]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s7 .INIT=8'h07;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [35]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s8 .INIT=16'h0E00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [19]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s9 .INIT=16'h305F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n303_s10  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n303_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n303_s10 .INIT=16'h0E00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [36]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n302_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s5 .INIT=16'hBB0F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n302_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s6 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [37]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n301_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s5 .INIT=16'hBB0F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n301_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s6 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [22]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s6 .INIT=16'h305F;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [30]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [38]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s7 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n300_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [46]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n300_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n300_s8 .INIT=16'h3FF5;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [47]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s5 .INIT=16'h0305;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [39]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s6 .INIT=16'h00EF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n299_13 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s7 .INIT=16'hF34C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n69_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n69_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n69_s6 .INIT=16'hFE00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n69_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n67_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n69_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n69_s7 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s5  (
	.I0(tx_mac_ready),
	.I1(tx_mac_data[6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1520_s5 .INIT=16'h8F00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s13  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n626_23 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_24 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n626_25 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_18 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s13 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s14  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_22 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_19 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s14 .INIT=16'h0E01;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s15  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_30 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_20 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s15 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s16  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n626_30 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_21 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s16 .INIT=16'h10EF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [16]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s5 .INIT=16'h5F30;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [40]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s6 .INIT=16'hBBF0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n306_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [32]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [24]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n306_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n306_s7 .INIT=16'hF503;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s31  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1820_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_47 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s31 .INIT=16'h1F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s32  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1820_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_49 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_48 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s32 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s11  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_16 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s11 .INIT=16'h8000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [26]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [42]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s7 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n304_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [18]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n304_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n304_s8 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [44]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s7 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n302_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [20]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n302_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n302_s8 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [29]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [45]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s7 .INIT=8'hCA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n301_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [21]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n301_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n301_s8 .INIT=8'hCA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n299_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [23]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [15]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n299_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n299_s8 .INIT=16'h5F30;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s17  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_22 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s17 .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s18  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n626_22 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n626_26 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_23 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s18 .INIT=16'h00F4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s19  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n626_22 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_24 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s19 .INIT=16'h00F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s20  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_25 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s20 .INIT=16'hF400;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s33  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_49 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_0_s33 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s21  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_26 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s21 .INIT=16'h32F3;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s22  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n626_14 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n626_21 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_28 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s22 .INIT=8'h54;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1122_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1122_s3 .INIT=16'hD500;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1129_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1129_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1129_s3 .INIT=16'hA900;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n899_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1810_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1807_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n899_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n899_s3 .INIT=16'h1540;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1807_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1810_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1807_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1807_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1807_s4 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n900_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1809_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n900_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n900_s3 .INIT=16'h1540;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1808_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1809_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1808_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1808_s3 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n901_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1809_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n901_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n901_s3 .INIT=8'h14;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n902_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1810_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n902_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n902_s3 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n909_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n909_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n909_s3 .INIT=16'h1540;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1817_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1817_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1817_s3 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s12  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [9]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_16 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1906_s12 .INIT=16'h0004;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1552_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s4 .INIT=16'hEAAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n557_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n557_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n555_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n557_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n557_s4 .INIT=16'hB0FF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n618_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n618_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n618_s3 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n621_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n621_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n621_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1124_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1124_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1124_s3 .INIT=16'hFD00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1120_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1120_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1120_s3 .INIT=16'h1F00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1125_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1125_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1125_s2 .INIT=16'hFD02;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s34  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_51 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_1_s34 .INIT=16'h1500;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s35  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_52 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_s35 .INIT=16'h4000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1811_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1811_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1811_s3 .INIT=16'h7F80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1812_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1812_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1812_s4 .INIT=8'h6A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1814_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1814_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1814_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s33  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_7 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_46 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_50 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_s33 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n775_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n775_s5 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s6 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n780_s3  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n780_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n780_s3 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2123_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_50 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1552_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2123_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2123_s4 .INIT=16'hBF00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1552_3 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_3_50 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s3 .INIT=16'hBAAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1121_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1121_s3 .INIT=16'hEF10;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1956_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1956_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n626_s23  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n626_30 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n626_s23 .INIT=16'h0111;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n65_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n65_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n65_s4 .INIT=16'h8000;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n67_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n69_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n67_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n67_s4 .INIT=16'h6A00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n769_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s4 .INIT=16'hBAAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1269_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1269_s1 .INIT=16'h0400;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1121_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1121_s4 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n912_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n912_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n912_s3 .INIT=16'h1444;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1820_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1820_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1820_s3 .INIT=16'h6A00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n559_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n557_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n559_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n559_s5 .INIT=16'h0B00;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n552_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n552_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n552_s3 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n553_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n553_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n553_s3 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n554_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n554_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n554_s3 .INIT=8'h20;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n555_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n555_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n555_s4 .INIT=8'h20;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n63_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n63_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n69_9 ),
	.I2(\u_triple_speed_mac/speedis10_reg2 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n69_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n63_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n63_s4 .INIT=16'h5400;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n69_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n69_9 ),
	.I2(\u_triple_speed_mac/speedis10_reg2 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n69_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n69_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n69_s8 .INIT=16'h5400;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s5 .INIT=16'h8F88;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1523_s6 .INIT=16'h0200;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1810_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1810_8 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1810_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1810_s5 .INIT=16'h0060;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1809_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1809_8 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1809_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1809_s5 .INIT=16'h0060;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1811_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1811_9 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1811_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1811_s4 .INIT=8'h08;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1812_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1812_10 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1812_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1812_s5 .INIT=8'h08;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1813_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1813_s4 .INIT=16'h0060;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1816_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1816_7 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1816_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1816_s3 .INIT=16'h0060;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1818_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_7 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1818_s3 .INIT=16'h0060;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1821_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1821_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1821_s2 .INIT=16'h0060;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1822_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1822_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1822_s3 .INIT=8'h04;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1169_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1169_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1169_s4 .INIT=8'hFE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1508_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1508_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1508_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1508_s4 .INIT=16'h0100;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_6 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s4 .INIT=16'hAAAB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n862_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n862_s1 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s5  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s5 .INIT=16'h88F8;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s5  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s5 .INIT=16'h8F88;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1609_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1609_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1609_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1624_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1624_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1624_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1651_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [3]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1651_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1651_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1652_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [2]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1652_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1652_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1653_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [1]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1653_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1653_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1654_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1654_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1654_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1681_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1681_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1681_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1700_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1700_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1700_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1765_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1765_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1765_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1859_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [15]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1859_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1859_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1860_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [14]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1860_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1860_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1861_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [13]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1861_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1861_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1862_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [12]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1862_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1862_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1863_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [11]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1863_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1863_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1864_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [10]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1864_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1864_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1865_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [9]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1865_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1865_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [8]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1866_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1867_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [7]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1867_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1867_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1868_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [6]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1868_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1868_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1869_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [5]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1869_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1869_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1870_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [4]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1870_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1870_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1871_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [3]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1871_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1871_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1872_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [2]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1872_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1872_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1873_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [1]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1873_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1873_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1874_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [0]),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1874_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1874_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1948_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1948_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1948_s2 .INIT=16'hE000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n2132_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2132_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2132_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n2133_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2133_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2133_s2 .INIT=8'h80;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n2134_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n2134_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n2134_s2 .INIT=16'hE000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s4 .INIT=8'hF8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1672_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s4 .INIT=8'hF8;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s4 .INIT=8'hEA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s4 .INIT=8'hEA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s4 .INIT=8'hEA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n329_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n329_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n329_s7 .INIT=16'h00F4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n330_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [15]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [15]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n330_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n330_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n331_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n331_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n331_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n332_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n332_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n332_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n333_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [12]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n333_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n333_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n334_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n334_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n334_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n335_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n335_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n335_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n336_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n336_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n336_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n337_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n337_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n337_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n338_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n338_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n338_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n339_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n339_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n339_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n340_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n340_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n340_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n341_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n341_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n341_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n342_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n342_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n342_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n343_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n343_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n343_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n344_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n344_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n344_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n345_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n345_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n345_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n346_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [47]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [47]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n346_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n346_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n347_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [46]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [46]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n347_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n347_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n348_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [45]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [45]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n348_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n348_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n349_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [44]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [44]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n349_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n349_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n350_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [43]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [43]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n350_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n350_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n351_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [42]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [42]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n351_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n351_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n352_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [41]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [41]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n352_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n352_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n353_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [40]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [40]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n353_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n353_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n354_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [39]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [39]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n354_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n354_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n355_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [38]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [38]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n355_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n355_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n356_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [37]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [37]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n356_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n356_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n357_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [36]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [36]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n357_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n357_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n358_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [35]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [35]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n358_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n358_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n359_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [34]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [34]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n359_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n359_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n360_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [33]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [33]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n360_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n360_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n361_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [32]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [32]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n361_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n361_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n362_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [31]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n362_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n362_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n363_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [30]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [30]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n363_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n363_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n364_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [29]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n364_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n364_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n365_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n365_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n365_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n366_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n366_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n366_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n367_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [26]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [26]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n367_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n367_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n368_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [25]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [25]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n368_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n368_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n369_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [24]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [24]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n369_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n369_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n370_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [23]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [23]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n370_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n370_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n371_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [22]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [22]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n371_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n371_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n372_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [21]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [21]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n372_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n372_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n373_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [20]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [20]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n373_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n373_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n374_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [19]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [19]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n374_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n374_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n375_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [18]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [18]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n375_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n375_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n376_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [17]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [17]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n376_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n376_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n377_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [16]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [16]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n377_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n377_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n378_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [15]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [15]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n378_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n378_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n379_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n379_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n379_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n380_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n380_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n380_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n381_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [12]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n381_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n381_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n382_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n382_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n382_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n383_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n383_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n383_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n384_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n384_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n384_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n385_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n385_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n385_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n386_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n386_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n386_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n387_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n387_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n387_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n388_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n388_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n388_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n389_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n389_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n389_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n390_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n390_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n390_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n391_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n391_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n391_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n392_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n392_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n392_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n393_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n393_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n393_s4 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n914_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n914_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n914_s5 .INIT=16'h0B04;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s7 .INIT=8'hF4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1131_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n780_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1131_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1131_s3 .INIT=16'h37C0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n780_7 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1026_s7 .INIT=8'hE0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1285_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1672_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1285_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1285_s3 .INIT=16'h3CA0;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s6 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1287_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1287_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1287_s3 .INIT=16'h3AC0;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1288_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1288_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1288_s4 .INIT=8'h2C;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1560_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [7]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1560_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1560_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1561_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [6]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1561_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1561_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1562_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [5]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1562_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1562_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1563_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [4]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1563_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1563_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1564_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [3]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1564_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1564_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1565_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [2]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1565_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1565_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1566_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [1]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1566_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1566_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1567_s3  (
	.I0(\u_triple_speed_mac/gmii_txd_int [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [0]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1567_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1567_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1587_s3  (
	.I0(\u_triple_speed_mac/tx_er_from_mac ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1587_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1587_s3 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1912_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_3 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1912_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1912_s3 .INIT=16'hF7F8;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s4 .INIT=4'hE;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n1913_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_3 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1913_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1913_s3 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n904_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_7 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n904_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n904_s3 .INIT=16'h1444;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/n1815_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1814_9 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n1815_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n1815_s4 .INIT=16'h0060;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/n907_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n1814_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/n907_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/n907_s3 .INIT=8'h14;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n63_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n64_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n65_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n66_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n67_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n68_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n69_14 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_cnt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n70_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1_s0  (
	.D(duplex_status),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1_s0  (
	.D(VCC),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_47_s0  (
	.D(tx_pause_source_addr[47]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_47_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_46_s0  (
	.D(tx_pause_source_addr[46]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_46_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_45_s0  (
	.D(tx_pause_source_addr[45]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_45_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_44_s0  (
	.D(tx_pause_source_addr[44]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_44_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_43_s0  (
	.D(tx_pause_source_addr[43]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_43_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_42_s0  (
	.D(tx_pause_source_addr[42]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_42_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_41_s0  (
	.D(tx_pause_source_addr[41]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_41_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_40_s0  (
	.D(tx_pause_source_addr[40]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_40_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_39_s0  (
	.D(tx_pause_source_addr[39]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_39_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_38_s0  (
	.D(tx_pause_source_addr[38]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_38_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0  (
	.D(tx_pause_source_addr[37]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_36_s0  (
	.D(tx_pause_source_addr[36]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_36_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_35_s0  (
	.D(tx_pause_source_addr[35]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_35_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_34_s0  (
	.D(tx_pause_source_addr[34]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_34_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_33_s0  (
	.D(tx_pause_source_addr[33]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_33_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_32_s0  (
	.D(tx_pause_source_addr[32]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_32_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_31_s0  (
	.D(tx_pause_source_addr[31]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_31_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_30_s0  (
	.D(tx_pause_source_addr[30]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_30_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_29_s0  (
	.D(tx_pause_source_addr[29]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_29_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_28_s0  (
	.D(tx_pause_source_addr[28]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_28_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_27_s0  (
	.D(tx_pause_source_addr[27]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_27_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_26_s0  (
	.D(tx_pause_source_addr[26]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_26_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_25_s0  (
	.D(tx_pause_source_addr[25]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_25_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_24_s0  (
	.D(tx_pause_source_addr[24]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_24_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_23_s0  (
	.D(tx_pause_source_addr[23]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_23_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_22_s0  (
	.D(tx_pause_source_addr[22]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_22_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_21_s0  (
	.D(tx_pause_source_addr[21]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_21_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_20_s0  (
	.D(tx_pause_source_addr[20]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_20_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_19_s0  (
	.D(tx_pause_source_addr[19]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_19_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_18_s0  (
	.D(tx_pause_source_addr[18]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_18_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_17_s0  (
	.D(tx_pause_source_addr[17]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_17_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_16_s0  (
	.D(tx_pause_source_addr[16]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_16_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_15_s0  (
	.D(tx_pause_source_addr[15]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_14_s0  (
	.D(tx_pause_source_addr[14]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_13_s0  (
	.D(tx_pause_source_addr[13]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_12_s0  (
	.D(tx_pause_source_addr[12]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_11_s0  (
	.D(tx_pause_source_addr[11]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_10_s0  (
	.D(tx_pause_source_addr[10]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_9_s0  (
	.D(tx_pause_source_addr[9]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_8_s0  (
	.D(tx_pause_source_addr[8]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_7_s0  (
	.D(tx_pause_source_addr[7]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_6_s0  (
	.D(tx_pause_source_addr[6]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_5_s0  (
	.D(tx_pause_source_addr[5]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_4_s0  (
	.D(tx_pause_source_addr[4]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_3_s0  (
	.D(tx_pause_source_addr[3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_2_s0  (
	.D(tx_pause_source_addr[2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_1_s0  (
	.D(tx_pause_source_addr[1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s0  (
	.D(tx_pause_source_addr[0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1_s0  (
	.D(tx_pause_req),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_15_s0  (
	.D(tx_pause_val[15]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_14_s0  (
	.D(tx_pause_val[14]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_13_s0  (
	.D(tx_pause_val[13]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_12_s0  (
	.D(tx_pause_val[12]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_11_s0  (
	.D(tx_pause_val[11]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_10_s0  (
	.D(tx_pause_val[10]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_9_s0  (
	.D(tx_pause_val[9]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_8_s0  (
	.D(tx_pause_val[8]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_7_s0  (
	.D(tx_pause_val[7]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_6_s0  (
	.D(tx_pause_val[6]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_5_s0  (
	.D(tx_pause_val[5]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_4_s0  (
	.D(tx_pause_val[4]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_3_s0  (
	.D(tx_pause_val[3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_2_s0  (
	.D(tx_pause_val[2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_1_s0  (
	.D(tx_pause_val[1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_0_s0  (
	.D(tx_pause_val[0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1_s0  (
	.D(tx_ifg_delay_ena),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_7_s0  (
	.D(tx_ifg_delay[7]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_6_s0  (
	.D(tx_ifg_delay[6]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_5_s0  (
	.D(tx_ifg_delay[5]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_4_s0  (
	.D(tx_ifg_delay[4]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_3_s0  (
	.D(tx_ifg_delay[3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_2_s0  (
	.D(tx_ifg_delay[2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_1_s0  (
	.D(tx_ifg_delay[1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_0_s0  (
	.D(tx_ifg_delay[0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1_s0  (
	.D(tx_fcs_fwd_ena),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/duplex_status_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_47_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [47]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_47_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_46_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [46]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_46_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_45_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [45]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_45_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_44_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [44]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_44_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_43_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [43]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_43_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_42_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [42]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_42_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_41_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [41]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_41_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_40_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [40]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_40_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_39_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [39]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_39_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_38_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [38]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_38_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_37_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [37]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_37_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_36_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [36]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_36_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_35_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [35]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_35_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_34_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [34]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_34_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_33_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [33]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_33_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_32_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [32]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_32_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_31_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [31]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_31_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_30_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [30]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_30_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_29_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [29]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_29_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_28_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [28]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_28_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_27_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [27]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_27_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_26_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [26]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_26_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_25_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [25]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_25_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_24_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [24]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_24_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_23_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [23]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_23_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_22_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [22]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_22_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_21_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [21]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_21_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_20_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [20]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_20_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_19_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [19]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_19_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_18_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [18]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_18_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_17_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [17]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_17_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_16_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [16]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_16_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [15]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [14]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [13]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [12]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [11]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [10]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [9]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [8]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [7]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [6]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [5]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [4]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1 [0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg2_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [15]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [14]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [13]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [12]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [11]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [10]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [9]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [8]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [7]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [6]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [5]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [4]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg1 [0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [7]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [6]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [5]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [4]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg1 [0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0  (
	.D(\u_triple_speed_mac/gmii_col_int ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0  (
	.D(\u_triple_speed_mac/gmii_crs_int ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg2 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg2 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [7]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [6]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [5]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [4]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [3]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [2]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [1]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg2 [0]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_reg3_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg2 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_fcs_fwd_ena_reg3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n249_4 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n247_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/hd_state_enable_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n527_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n528_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n552_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n553_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n554_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n555_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_4_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n557_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_2_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n558_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n559_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n618_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n619_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n620_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n621_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n622_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n623_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n624_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n625_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n626_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_reg ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/clk_tx_ena_int )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/c_state_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [3]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/c_state_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [2]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/c_state_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [1]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n_state [0]),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n810_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_mac_ready)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/crc_init_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n862_5 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/crc_init_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n957_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n958_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/jam_cnt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_int_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_collision_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n780_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_collision)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_collision_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_retransmit_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1260_4 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_retransmit)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_retransmit_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1307_4 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1269_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1345_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1346_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1347_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1520_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1521_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1522_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1523_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1524_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1525_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1526_7 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_statistics_valid_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1552_3 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_valid)
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_statistics_valid_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1609_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1624_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1651_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1652_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1653_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1654_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1681_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/late_col ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_reg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1700_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_7_s0  (
	.D(tx_mac_data[7]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_6_s0  (
	.D(tx_mac_data[6]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_5_s0  (
	.D(tx_mac_data[5]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_4_s0  (
	.D(tx_mac_data[4]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_3_s0  (
	.D(tx_mac_data[3]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_2_s0  (
	.D(tx_mac_data[2]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_1_s0  (
	.D(tx_mac_data[1]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_0_s0  (
	.D(tx_mac_data[0]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1765_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1859_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1860_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1861_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1862_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1863_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1864_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1865_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1866_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1867_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1868_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1869_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1870_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1871_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1872_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1873_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1874_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1948_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_47_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [39]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_47_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_46_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [38]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_46_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_45_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [37]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_45_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_44_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [36]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_44_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_43_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [35]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_43_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_42_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [34]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_42_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_41_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [33]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_41_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_40_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [32]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_40_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_39_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [31]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_39_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_38_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [30]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_38_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_37_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [29]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_37_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_36_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [28]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_36_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_35_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [27]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_35_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_34_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [26]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_34_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_33_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [25]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_33_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_32_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [24]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_32_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_31_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [23]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_31_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_30_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [22]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_30_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_29_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [21]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_29_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_28_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [20]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_28_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_27_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [19]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_27_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_26_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [18]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_26_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_25_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [17]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_25_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_24_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [16]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_24_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_23_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [15]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_23_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_22_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [14]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_22_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_21_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [13]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_21_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_20_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [12]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_20_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_19_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [11]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_19_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_18_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [10]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_18_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_17_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [9]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_17_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_16_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/statistics_data_reg [8]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1956_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/dest_mac_addr_reg_16_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2132_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2133_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_o_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_o_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2134_8 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(tx_statistics_vector[2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_o_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n556_6 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n299_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n300_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n301_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n302_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n303_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n304_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n305_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n306_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n769_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_mask_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n899_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n900_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n901_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n902_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n903_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n904_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n905_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n906_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n907_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n908_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n909_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n910_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n911_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n912_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n913_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n976_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n977_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n978_8 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_2_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1116_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1117_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1118_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1119_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1120_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1121_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1122_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1123_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1124_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1125_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1126_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1127_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1128_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1129_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1130_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/n1026_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1169_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1169_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/late_col_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/late_col )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/late_col_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1169_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/too_many_retransmit_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1284_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1286_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_14 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1330_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_flag ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_8 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/active_retrans )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/active_retrans_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1508_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_start_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1518_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_last_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1517_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/clk_tx_ena_int ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_error_reg_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1554_8 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/tx_en_from_mac )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_en_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n775_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_occur_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1635_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1636_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1637_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1638_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_3_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_attempts_latch_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1672_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_excessive_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1691_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_late_col_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1906_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_vlan_frame_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1807_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1808_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_14_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1809_12 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_13_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1810_12 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_12_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1811_11 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_11_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1812_12 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_10_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1813_10 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_9_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1814_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_8_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1815_11 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_7_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1816_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_6_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1817_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_5_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1818_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1819_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_3_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1820_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_2_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1821_8 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_1_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1822_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_15_12 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_frm_lgt_latch_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1911_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_11 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_4_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1938_3 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_10 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ctrl_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2121_8 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_unicast_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2119_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n2123_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/tx_broadcast_frm_latch_9 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_multicast_frm_latch_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch_s5  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n329_13 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_latch_s5 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_15_s4  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n330_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_15_s4 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_14_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n331_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_14_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_13_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n332_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_13_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_12_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n333_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_12_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_11_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n334_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_11_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_10_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n335_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_10_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_9_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n336_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_9_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_8_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n337_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_8_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_7_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n338_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_7_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_6_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n339_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_6_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_5_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n340_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_5_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_4_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n341_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_4_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n342_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_3_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n343_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_2_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_1_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n344_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_1_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n345_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_latch_0_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_47_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n346_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [47])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_47_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_46_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n347_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [46])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_46_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_45_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n348_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [45])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_45_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n349_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [44])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_43_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n350_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [43])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_43_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_42_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n351_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [42])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_42_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_41_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n352_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [41])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_41_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_40_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n353_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [40])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_40_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_39_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n354_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [39])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_39_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_38_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n355_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [38])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_38_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_37_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n356_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [37])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_37_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_36_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n357_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [36])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_36_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_35_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n358_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [35])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_35_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_34_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n359_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [34])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_34_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_33_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n360_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [33])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_33_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n361_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [32])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n362_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n363_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_29_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n364_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_29_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n365_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n366_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_26_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n367_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_26_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n368_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_24_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n369_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_24_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n370_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n371_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n372_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n373_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n374_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n375_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n376_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n377_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n378_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n379_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_13_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n380_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_13_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n381_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n382_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n383_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n384_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n385_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n386_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n387_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_5_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n388_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_5_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n389_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n390_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n391_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n392_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n393_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n914_11 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s2  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1131_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/back_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s2 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1285_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_1_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1287_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_1_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1288_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_0_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_7_s4  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1560_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_7_s4 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_6_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1561_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_6_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1562_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1563_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1564_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1565_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1566_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1567_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/gmii_txd_int [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1587_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/tx_er_from_mac )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_3_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1912_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_3_s3 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_2_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/n1913_9 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/type_ptr [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/type_ptr_2_s3 .INIT=1'b1;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1]),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_6 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1 .INIT=16'h6000;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [23]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s2 .INIT=16'h96FF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [0]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s2 .INIT=16'hFBF4;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s2 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_s2 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [5]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2 .INIT=16'hFBF4;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2 .INIT=4'hB;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2 .INIT=8'hBE;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s2 .INIT=8'hBE;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s2 .INIT=16'hFBF4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [11]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_s2 .INIT=16'hFBF4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [12]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_s2 .INIT=16'hFEF1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_s2 .INIT=8'hBE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [14]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s2 .INIT=16'hFEF1;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [16]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_s2 .INIT=16'hFBF4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [17]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_s2 .INIT=16'hFBF4;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s2 .INIT=4'hB;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [19]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s2 .INIT=8'hBE;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s2 .INIT=4'hB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [21]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_7 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s2 .INIT=16'hFBF4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [22]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s4 .INIT=16'hFBF4;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n_state_2_46 ),
	.I2(\u_triple_speed_mac/clk_tx_ena_int ),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s4 .INIT=16'h00EF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3 .INIT=8'h41;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s3 .INIT=8'h69;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4 .INIT=4'h1;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s3 .INIT=8'h69;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s4 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3 .INIT=16'h4114;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_11 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_13 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s3 .INIT=16'h1441;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3 .INIT=16'h4114;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_12 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3 .INIT=16'h14EB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s3 .INIT=16'h1441;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_s3 .INIT=16'h4114;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s3 .INIT=16'h41BE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_s3 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3  (
	.I0(tx_mac_data[7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n1519_12 ),
	.I2(tx_mac_ready),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_s3 .INIT=16'hAC53;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3 .INIT=16'h14EB;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [18]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s3 .INIT=16'h41BE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s3 .INIT=16'h1441;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [20]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s3 .INIT=16'h41BE;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s3  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_8 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s3 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s5 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(tx_mac_data[2]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s4 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_11 ),
	.I1(tx_mac_data[7]),
	.I2(tx_mac_data[1]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_11 ),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s4 .INIT=16'h0F77;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(tx_mac_data[3]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s4 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_13 ),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s4 .INIT=16'h0F77;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(tx_mac_data[1]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s6 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(tx_mac_data[0]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5 .INIT=16'h0F77;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s6 .INIT=8'h96;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4 .INIT=8'h96;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s4 .INIT=4'h9;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_11 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s5 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(tx_mac_data[4]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4 .INIT=16'h0F77;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_12 ),
	.I1(tx_mac_data[2]),
	.I2(tx_mac_data[1]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5 .INIT=16'h3CAA;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s6 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_11 ),
	.I1(tx_mac_data[4]),
	.I2(tx_mac_data[3]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s4 .INIT=16'h3CAA;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_9 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s5 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s4 .INIT=8'h96;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_11 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s4 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s5 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s4  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_9 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_s4 .INIT=16'h9669;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s6 .INIT=8'h60;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s6  (
	.I0(tx_mac_data[6]),
	.I1(tx_mac_data[0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s6 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(tx_mac_data[5]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s5 .INIT=16'h0F77;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s7 .INIT=4'h6;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s8  (
	.I0(tx_mac_data[3]),
	.I1(tx_mac_data[2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s8 .INIT=4'h6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.I2(tx_mac_data[6]),
	.I3(tx_mac_ready),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s6 .INIT=16'h0F77;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s7 .INIT=8'h60;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/n828_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s6 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s6 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_10 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s6 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_8 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s7 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s5 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/c_state [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s5 .INIT=16'h0800;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s5  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s5 .INIT=16'hF8FF;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_10 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_12 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s6 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s5  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_9 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_11 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s5 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_10 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s7 .INIT=16'h96FF;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s8  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_13 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_9 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s8 .INIT=16'hFFF9;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s9  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_12 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_15 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s9 .INIT=16'hFFF6;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6 .INIT=8'hFD;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s6 .INIT=16'hFFF6;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_12 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_14 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s7 .INIT=16'hFFF9;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s7  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_8 ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_8 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_9 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s7 .INIT=16'hFFF9;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s4  (
	.I0(\u_triple_speed_mac/clk_tx_ena_int ),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_10 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s4 .INIT=16'h0788;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s6  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/cnt_1_11 ),
	.I1(\u_triple_speed_mac/clk_tx_ena_int ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/crc_init ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_13 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s6 .INIT=8'hF8;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_9 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [30])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [29])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_28_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [28])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_28_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_27_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n263_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [27])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_27_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [26])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [25])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [24])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [23])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_22_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n268_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [22])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_22_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_21_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n269_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [21])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_21_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_20_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n270_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [20])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_20_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_19_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n271_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [19])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_19_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [18])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [17])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_16_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n274_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [16])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_16_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_7_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_15 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_7_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_15 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_13 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_4_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_4_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_3_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_13 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_3_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_2_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_14 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_2_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_13 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_1_s1 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_13 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0 [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_0_s1 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_6 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_13 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_31_s1  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_7 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_11 ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/crc_reg [31])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_31_s1 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_10 ),
	.CLK(gtx_clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/cnt [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3 .INIT=1'b0;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s0 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s0 .INIT=8'h96;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s0 .INIT=4'h6;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s0 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [4]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s0 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [5]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s0 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s0 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s0 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s0 .INIT=8'h69;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_4 ),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s0 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_4 ),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_5 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s0 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_11_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_11_s0 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [12]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_13_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [13]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_13_s0 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s0 .INIT=8'h96;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_s0  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [15]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_4 ),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_s0 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [15]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_s1 .INIT=16'h9669;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [0]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_0_s1 .INIT=4'h6;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_1_s1 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_2_s1 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [15]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_3_s1 .INIT=16'h6996;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_4_s1 .INIT=8'h96;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_5_s1 .INIT=8'h96;
LUT2 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s1 .INIT=4'h6;
LUT3 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_6_s2 .INIT=8'h96;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [12]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [7]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_7_s1 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s1 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [8]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_8_s2 .INIT=16'h9669;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [9]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_9_s1 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s1 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s2  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [10]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_5 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_10_s2 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s1 .INIT=16'h6996;
LUT4 \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_s1  (
	.I0(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7]),
	.I1(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11]),
	.I2(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [15]),
	.I3(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3]),
	.F(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_4 )
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_15_s1 .INIT=16'h6996;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_13_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [11]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [10]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [9]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_10_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [8]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_9_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [7]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [6]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [5]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [4]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0 .INIT=1'b1;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [2]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [1]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [0]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/n27_4 ),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [15]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [14]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [13]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [13])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [12]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [12])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [11]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [11])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [10]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg [10])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [9]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [9])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [8]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [8])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [7]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [7])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [6]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [6])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [5]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [5])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [4]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [4])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [3]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [3])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [2]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [2])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [1]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [1])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z [0]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_out [0])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [15])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0  (
	.D(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [13]),
	.CLK(gtx_clk),
	.CE(\u_triple_speed_mac/u_mac_tx_ctrl/lfsr_ena ),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o [14])
);
defparam \u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0 .INIT=1'b1;
INV \u_triple_speed_mac/u_miim_block/mdio_oen_d_s0  (
	.I(\u_triple_speed_mac/u_miim_block/mdio_oe ),
	.O(mdio_oen)
);
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/n8_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n8_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n8_s0 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n18_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n18_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n18_s0 .INIT=8'h10;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s0 .INIT=8'h7F;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_9 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s0 .INIT=16'h4000;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_9 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s0 .INIT=8'h40;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_7 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/StartOp ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2 .INIT=16'hF800;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/StartOp ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2 .INIT=8'h70;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/n118_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n118_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n118_s1 .INIT=4'h4;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n149_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n149_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n149_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n148_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n148_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n148_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n147_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n147_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n147_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n146_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n146_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n146_s1 .INIT=16'h7800;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n144_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n144_s1 .INIT=16'h7800;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n145_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_4 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n145_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n145_s1 .INIT=8'h60;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s1  (
	.I0(miim_wren),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s1 .INIT=16'h0001;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.I2(miim_rden),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s2 .INIT=16'h0001;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n108_s3 .INIT=8'h01;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_7 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s1 .INIT=16'h00F4;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s2 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2_s1 .INIT=8'h80;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s3 .INIT=4'h4;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s4  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s4 .INIT=16'h007F;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s5  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_9 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_s5 .INIT=8'h20;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/StartOp_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/StartOp )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/StartOp_s1 .INIT=16'h4F44;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/n150_s4  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.I1(mdc),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/n150_13 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/n150_s4 .INIT=16'hCF20;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s5  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_10 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s5 .INIT=16'h00F4;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_14 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7 .INIT=16'h00F4;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/UpdateMIIRX_DATAReg_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n18_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata_valid)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/UpdateMIIRX_DATAReg_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0  (
	.D(miim_wren),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q1 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1_s0  (
	.D(miim_rden),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q1 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_16 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q1 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q1 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q1 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q2 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d2 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_0_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte0_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/StartOp ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n118_6 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_6 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n144_6 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n145_6 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n146_6 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n147_6 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n148_6 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n149_6 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n8_3 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_d_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_miim_block/u_eth_miim/Busy_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n108_3 ),
	.CLK(clk),
	.CE(VCC),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(miim_busy)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/Busy_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s1  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/n150_13 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter_0_s1 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_s4  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_10 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_s4 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_14 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4 .INIT=1'b0;
INV \u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s8  (
	.I(\u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy ),
	.O(\u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_16 )
);
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s0 .INIT=16'h0100;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s  (
	.I0(mdc),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_n_Z_s .INIT=4'h8;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s2 .INIT=16'hCF20;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_s2 .INIT=16'hEF00;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_s2 .INIT=8'h14;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_8 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s2 .INIT=16'h0B04;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_8 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s1 .INIT=16'hEF10;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_s1 .INIT=4'h9;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_8 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/CountEq0_s1 .INIT=16'h0100;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_8 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s3 .INIT=4'h1;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_9 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_s3 .INIT=16'h4441;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0  (
	.I0(mdc),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_Z )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0 .INIT=4'h4;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n36_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n39_9 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n40_6 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_7_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n34_7 ),
	.CLK(clk),
	.CE(VCC),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [7])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_7_s0 .INIT=1'b0;
DFFPE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_7 ),
	.CLK(clk),
	.CE(VCC),
	.PRESET(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0 .INIT=1'b1;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s1  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_5 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(mdc)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s1 .INIT=1'b0;
LUT1 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s2  (
	.I0(mdc),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n54_s2 .INIT=2'h1;
LUT1 \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter [0]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_s2 .INIT=2'h1;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s0 .INIT=8'h5C;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s0 .INIT=8'hAC;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s0 .INIT=8'hAC;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_4 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s0 .INIT=16'h40FF;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s0 .INIT=16'hEEF0;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s0 .INIT=16'hEEF0;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s0 .INIT=8'hAC;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_4 ),
	.I1(mdio_in),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s0 .INIT=8'h5C;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [1]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_s0 .INIT=16'h1000;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s1  (
	.I0(miim_phyad[0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_6 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s1 .INIT=16'h0F77;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s2 .INIT=8'hB0;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s1  (
	.I0(miim_regad[4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_5 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s1 .INIT=16'hF0BB;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I1(miim_regad[3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s1 .INIT=16'h0FEE;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_5 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_6 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s1 .INIT=16'h0503;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s1  (
	.I0(miim_wrdata[11]),
	.I1(miim_wrdata[3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s1 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s2  (
	.I0(miim_phyad[4]),
	.I1(miim_regad[1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_s2 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s1  (
	.I0(miim_wrdata[10]),
	.I1(miim_wrdata[2]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s1 .INIT=16'hCA00;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s2  (
	.I0(miim_phyad[3]),
	.I1(miim_regad[0]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_s2 .INIT=16'h0C0A;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s1  (
	.I0(miim_phyad[2]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_5 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s1 .INIT=16'h0FEE;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s1  (
	.I0(miim_phyad[1]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_5 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_4 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s1 .INIT=8'hD3;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s3  (
	.I0(miim_wrdata[15]),
	.I1(miim_wrdata[7]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s3 .INIT=8'hCA;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s4  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [0]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [2]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_9 ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_s4 .INIT=16'h0100;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s2  (
	.I0(miim_wrdata[14]),
	.I1(miim_wrdata[6]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_s2 .INIT=8'hCA;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s2  (
	.I0(miim_wrdata[13]),
	.I1(miim_wrdata[5]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_s2 .INIT=16'h305F;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s2  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.I2(miim_regad[2]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s2 .INIT=8'h40;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s3  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_7 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_7 ),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_6 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s3 .INIT=8'h80;
LUT3 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s2  (
	.I0(miim_wrdata[9]),
	.I1(miim_wrdata[1]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_s2 .INIT=8'h35;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s2  (
	.I0(miim_wrdata[8]),
	.I1(miim_wrdata[0]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_s2 .INIT=16'h305F;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s4  (
	.I0(miim_wrdata[12]),
	.I1(miim_wrdata[4]),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [4]),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [3]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_7 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_s4 .INIT=16'hC0AF;
LUT4 \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_s1  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_5 ),
	.I1(mdc),
	.I2(\u_triple_speed_mac/u_miim_block/u_eth_miim/CountEq0 ),
	.I3(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte [0]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_s1 .INIT=16'h4000;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n55_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n56_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n57_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n58_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n59_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n60_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n61_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_15_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[15])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_15_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_14_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[14])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_14_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_13_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[13])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_13_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_12_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[12])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_12_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_11_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[11])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_11_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_10_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[10])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_10_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_9_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[9])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_9_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_8_s0  (
	.D(mdio_in),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n206_3 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[8])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_8_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_7_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [6]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[7])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_7_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_6_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [5]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[6])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_6_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_5_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [4]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[5])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_5_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_4_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [3]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[4])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_4_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_3_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [2]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[3])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_3_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_2_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [1]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[2])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_2_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_1_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg [0]),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[1])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_1_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_0_s0  (
	.D(mdio_in),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n214_5 ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(miim_rddata[0])
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/Prsd_0_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/n54_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/ShiftedBit )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/shftrg/ShiftReg_7_s0 .INIT=1'b0;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/LatchByte1_d2_4 ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_s0 .INIT=4'h4;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [5]),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/BitCounter [6]),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_s0 .INIT=4'h1;
LUT2 \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_s0  (
	.I0(\u_triple_speed_mac/u_miim_block/u_eth_miim/ShiftedBit ),
	.I1(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d ),
	.F(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_3 )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_s0 .INIT=4'hE;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/mdio_oe )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n37_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_2d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n38_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_d ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(mdio_out)
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/Mdo_s0 .INIT=1'b0;
DFFCE \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0  (
	.D(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/n25_3 ),
	.CLK(clk),
	.CE(\u_triple_speed_mac/u_miim_block/u_eth_miim/MdcEn_n_Z ),
	.CLEAR(\u_triple_speed_mac/n26_6 ),
	.Q(\u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d )
);
defparam \u_triple_speed_mac/u_miim_block/u_eth_miim/outctrl/MdoEn_2d_s0 .INIT=1'b0;
endmodule
