<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_fifo_mm_s_1_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder_0_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder_0_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder_0_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder_0_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_5_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_dwidth_converter_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_4_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_dwidth_converter_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_3_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_dwidth_converter_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_2_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_dwidth_converter_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_dwidth_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_dwidth_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_art0l1_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_art0l1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_art0l1_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_art0l1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_art0l1_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_art0l1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_art0l_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_art0l_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_art0l_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_art0l_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_data_provider_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_data_provider_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_art2_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_art2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_clk_wiz_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_hv_hk_v1_0_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_hv_hk_v1_0_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_spaciroc3_sc_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_spaciroc3_sc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlslice_5_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_xlslice_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_HV_AERA_IP_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_HV_AERA_IP_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_broadcaster_0_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_broadcaster_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_dwidth_converter_1_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_dwidth_converter_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconcat_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_xlconcat_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_2_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_xlconstant_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ALGO_B_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_ALGO_B_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_clk_wiz_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_artix_conf_v1_0_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_artix_conf_v1_0_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_quad_spi_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_processing_system7_0_50M_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_rst_processing_system7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_9_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_broadcaster_0_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_broadcaster_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_broadcaster_0_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_broadcaster_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_tier2_xbar_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_tier2_xbar_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_2r_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_2r_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_2r_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_2r_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_broadcaster_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_broadcaster_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_7_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_10_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_broadcaster_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_broadcaster_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_broadcaster_0_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_broadcaster_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_11_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_11_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_2r_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_2r_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_2r_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_2r_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_2r_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_2r_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_2r_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_dma_2r_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder32_0_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder32_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder32_0_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder32_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder32_0_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder32_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder32_0_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder32_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder32_0_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder32_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_5_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_5_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_5_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_5_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_5_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_5_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_5_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_5_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_5_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_5_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_data_fifo_5_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axis_data_fifo_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_scurve_adder32_0_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_scurve_adder32_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_8_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_6_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_tier2_xbar_2_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_tier2_xbar_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_tier2_xbar_1_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_tier2_xbar_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_5_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_us_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_fifo_mm_s_1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_5_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_4_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_3_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_2_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_axi_dma_0_5_synth_1"/>
		<Parent Id="design_1_axi_dma_0_4_synth_1"/>
		<Parent Id="design_1_axi_dma_0_3_synth_1"/>
		<Parent Id="design_1_axi_dma_0_2_synth_1"/>
		<Parent Id="design_1_axi_dma_0_1_synth_1"/>
		<Parent Id="design_1_axi_dma_0_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_5_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_4_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_3_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_2_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_1_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_5_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_4_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_3_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_2_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_0_1_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l1_2_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l1_1_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l1_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l_1_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l_0_synth_1"/>
		<Parent Id="design_1_axi_data_provider_0_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art2_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_2_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_hv_hk_v1_0_0_1_synth_1"/>
		<Parent Id="design_1_spaciroc3_sc_0_0_synth_1"/>
		<Parent Id="design_1_xlslice_5_0_synth_1"/>
		<Parent Id="design_1_HV_AERA_IP_0_0_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_3_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_1_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_2_0_synth_1"/>
		<Parent Id="design_1_ALGO_B_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_1_synth_1"/>
		<Parent Id="design_1_axi_artix_conf_v1_0_0_0_synth_1"/>
		<Parent Id="design_1_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="design_1_rst_processing_system7_0_50M_0_synth_1"/>
		<Parent Id="design_1_auto_us_9_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_5_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_4_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_tier2_xbar_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_5_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_4_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_7_synth_1"/>
		<Parent Id="design_1_auto_us_10_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_1_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_2_synth_1"/>
		<Parent Id="design_1_auto_us_11_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_3_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_1_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_2_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_0_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_5_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_4_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_3_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_2_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_5_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_4_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_3_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_2_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_0_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_8_synth_1"/>
		<Parent Id="design_1_auto_us_6_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_2_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_1_0_synth_1"/>
		<Parent Id="design_1_auto_us_5_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_5_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_4_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_3_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_2_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="design_1_xbar_2_synth_1"/>
		<Parent Id="design_1_axi_dma_0_5_synth_1"/>
		<Parent Id="design_1_axi_dma_0_4_synth_1"/>
		<Parent Id="design_1_axi_dma_0_3_synth_1"/>
		<Parent Id="design_1_axi_dma_0_2_synth_1"/>
		<Parent Id="design_1_axi_dma_0_1_synth_1"/>
		<Parent Id="design_1_axi_dma_0_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_5_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_4_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_3_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_2_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_1_synth_1"/>
		<Parent Id="design_1_scurve_adder_0_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_5_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_4_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_3_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_2_0_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_0_1_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_0_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l1_2_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l1_1_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l1_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l_1_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art0l_0_synth_1"/>
		<Parent Id="design_1_axi_data_provider_0_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art2_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_2_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_hv_hk_v1_0_0_1_synth_1"/>
		<Parent Id="design_1_spaciroc3_sc_0_0_synth_1"/>
		<Parent Id="design_1_xlslice_5_0_synth_1"/>
		<Parent Id="design_1_HV_AERA_IP_0_0_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_3_synth_1"/>
		<Parent Id="design_1_axis_dwidth_converter_1_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_2_0_synth_1"/>
		<Parent Id="design_1_ALGO_B_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_1_synth_1"/>
		<Parent Id="design_1_axi_artix_conf_v1_0_0_0_synth_1"/>
		<Parent Id="design_1_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="design_1_rst_processing_system7_0_50M_0_synth_1"/>
		<Parent Id="design_1_auto_us_9_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_5_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_4_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_tier2_xbar_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_5_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_4_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_7_synth_1"/>
		<Parent Id="design_1_auto_us_10_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_1_synth_1"/>
		<Parent Id="design_1_axis_broadcaster_0_2_synth_1"/>
		<Parent Id="design_1_auto_us_11_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_3_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_1_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_2_synth_1"/>
		<Parent Id="design_1_axi_dma_2r_0_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_5_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_4_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_3_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_2_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_5_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_4_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_3_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_2_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_1_synth_1"/>
		<Parent Id="design_1_axis_data_fifo_5_0_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
		<Parent Id="design_1_scurve_adder32_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_8_synth_1"/>
		<Parent Id="design_1_auto_us_6_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_2_0_synth_1"/>
		<Parent Id="design_1_tier2_xbar_1_0_synth_1"/>
		<Parent Id="design_1_auto_us_5_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
</Runs>

