Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: mcs_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mcs_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mcs_top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : mcs_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/fadd.vhd" into library work
Parsing entity <fadd>.
Parsing architecture <fadd_a> of entity <fadd>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/fsub.vhd" into library work
Parsing entity <fsub>.
Parsing architecture <fsub_a> of entity <fsub>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/fcmpless.vhd" into library work
Parsing entity <fcmpless>.
Parsing architecture <fcmpless_a> of entity <fcmpless>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/hdmiClkXga.vhd" into library work
Parsing entity <hdmiClkXga>.
Parsing architecture <xilinx> of entity <hdmiclkxga>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/hdmiClk720p.vhd" into library work
Parsing entity <hdmiClk720p>.
Parsing architecture <xilinx> of entity <hdmiclk720p>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/fadd_l3.vhd" into library work
Parsing entity <fadd_l3>.
Parsing architecture <fadd_l3_a> of entity <fadd_l3>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/fmul_l3.vhd" into library work
Parsing entity <fmul_l3>.
Parsing architecture <fmul_l3_a> of entity <fmul_l3>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/fsub_l3.vhd" into library work
Parsing entity <fsub_l3>.
Parsing architecture <fsub_l3_a> of entity <fsub_l3>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/mcsPll_600_125_100_50.vhd" into library work
Parsing entity <mcsPll_600_125_100_50>.
Parsing architecture <xilinx> of entity <mcspll_600_125_100_50>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/cx_shift_3.vhd" into library work
Parsing entity <cx_shift_3>.
Parsing architecture <cx_shift_3_a> of entity <cx_shift_3>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/cx_shift_6.vhd" into library work
Parsing entity <cx_shift_6>.
Parsing architecture <cx_shift_6_a> of entity <cx_shift_6>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/fmul_l3_4dsp.vhd" into library work
Parsing entity <fmul_l3_4dsp>.
Parsing architecture <fmul_l3_4dsp_a> of entity <fmul_l3_4dsp>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/addShift.vhd" into library work
Parsing entity <addShift>.
Parsing architecture <imp> of entity <addshift>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/shiftStage.vhd" into library work
Parsing entity <shiftStage>.
Parsing architecture <imp> of entity <shiftstage>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mbrot_pipe_element.vhd" into library work
Parsing entity <mbrot_pipe_element>.
Parsing architecture <Behavioral> of entity <mbrot_pipe_element>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" into library work
Parsing entity <reader>.
Parsing architecture <fsm> of entity <reader>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/tmdsEncoder_ps.vhd" into library work
Parsing entity <tmdsEncoder>.
Parsing architecture <Behavioral> of entity <tmdsencoder>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/timing_xga.vhd" into library work
Parsing entity <timing_xga>.
Parsing architecture <Behavioral> of entity <timing_xga>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/timing_720p.vhd" into library work
Parsing entity <timing_720p>.
Parsing architecture <Behavioral> of entity <timing_720p>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/hdmiOserdes.vhd" into library work
Parsing entity <hdmiOserdes>.
Parsing architecture <Behavioral> of entity <hdmioserdes>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/shiftPipe.vhd" into library work
Parsing entity <shiftPipe>.
Parsing architecture <imp> of entity <shiftpipe>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mbrot_pipe.vhd" into library work
Parsing entity <mbrot_pipe>.
Parsing architecture <Behavioral> of entity <mbrot_pipe>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/image/dram_reader.vhd" into library work
Parsing entity <dram_reader>.
Parsing architecture <arch> of entity <dram_reader>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/hdmiOutIF.vhd" into library work
Parsing entity <hdmiOutIF>.
Parsing architecture <Behavioral> of entity <hdmioutif>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/dram/dp_mem_wrapper300.vhd" into library work
Parsing entity <dp_mem_wrapper300>.
Parsing architecture <arc> of entity <dp_mem_wrapper300>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/dram/dp_mem_infratructure.vhd" into library work
Parsing entity <dp_mem_infrastructure>.
Parsing architecture <syn> of entity <dp_mem_infrastructure>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/cxgen.vhd" into library work
Parsing entity <cxgen>.
Parsing architecture <Behavioral> of entity <cxgen>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/ColorConverter_4_24.vhd" into library work
Parsing entity <ColorConverter_4_24>.
Parsing architecture <Behavioral> of entity <colorconverter_4_24>.
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/mblaze.vhd" into library work
Parsing VHDL file "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" into library work
Parsing entity <mcs_top>.
Parsing architecture <rtl> of entity <mcs_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mcs_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <cxgen> (architecture <Behavioral>) from library <work>.

Elaborating entity <fadd> (architecture <fadd_a>) from library <work>.

Elaborating entity <fsub> (architecture <fsub_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/cxgen.vhd" Line 84: Assignment to cx_0 ignored, since the identifier is never used

Elaborating entity <mbrot_pipe> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mbrot_pipe_element> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cx_shift_6> (architecture <cx_shift_6_a>) from library <work>.

Elaborating entity <cx_shift_3> (architecture <cx_shift_3_a>) from library <work>.

Elaborating entity <fmul_l3> (architecture <fmul_l3_a>) from library <work>.

Elaborating entity <fmul_l3_4dsp> (architecture <fmul_l3_4dsp_a>) from library <work>.

Elaborating entity <fsub_l3> (architecture <fsub_l3_a>) from library <work>.

Elaborating entity <fadd_l3> (architecture <fadd_l3_a>) from library <work>.

Elaborating entity <fcmpless> (architecture <fcmpless_a>) from library <work>.

Elaborating entity <shiftPipe> (architecture <imp>) with generics from library <work>.

Elaborating entity <shiftStage> (architecture <imp>) with generics from library <work>.

Elaborating entity <addShift> (architecture <imp>) with generics from library <work>.

Elaborating entity <ColorConverter_4_24> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/ColorConverter_4_24.vhd" Line 69. Case statement is complete. others clause is never selected

Elaborating entity <dp_mem_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <mcsPll_600_125_100_50> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:89 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 79: <mblaze> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 966: Assignment to stopclk ignored, since the identifier is never used

Elaborating entity <dp_mem_wrapper300> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 586: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 6993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7025: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7051: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7087: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7092: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <hdmiOutIF> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hdmiClkXga> (architecture <xilinx>) from library <work>.

Elaborating entity <timing_xga> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <tmdsEncoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <hdmiOserdes> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 1279: Assignment to framebaserx ignored, since the identifier is never used

Elaborating entity <dram_reader> (architecture <arch>) with generics from library <work>.

Elaborating entity <reader> (architecture <fsm>) from library <work>.
INFO:HDLCompiler:679 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" Line 155. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" Line 216. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 164: Net <cs_rst> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 209: Net <regs[15][31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 698: Net <mb_n[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 700: Net <mb_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" Line 731: Net <hdmiRxActive> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mcs_top>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd".
        hasDram = 1
        hasMbrot = 0
        xga = 1
        hasHdmiTx = 1
        hasHdmiRx = 0
        simulation = 0
        trace = 1
        num_cx = 800
        num_mbpipe_stages = 7
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 787: Output port <zx> of the instance <MBPIPE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 787: Output port <zy> of the instance <MBPIPE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 843: Output port <clkCpu> of the instance <clkRstSlow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 843: Output port <clk125> of the instance <clkRstSlow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <IO_Byte_Enable> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Instruction> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_PC> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Reg_Addr> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_MSR_Reg> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_New_Reg_Value> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Data_Address> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Data_Write_Value> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Data_Byte_Enable> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <IO_Addr_Strobe> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <UART_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <FIT1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <FIT2_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <FIT2_Toggle> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <PIT1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <PIT2_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <GPI1_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <GPI2_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Valid_Instr> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Reg_Write> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Jump_Taken> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Delay_Slot> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Data_Access> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Data_Read> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_Data_Write> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 867: Output port <Trace_MB_Halted> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p2_wr_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p3_rd_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p4_wr_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p5_rd_count> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p2_wr_underrun> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p2_wr_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p3_rd_overflow> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p3_rd_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p4_cmd_empty> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p4_cmd_full> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p4_wr_full> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p4_wr_empty> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p4_wr_underrun> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p4_wr_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p5_cmd_empty> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p5_rd_overflow> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1147: Output port <p5_rd_error> of the instance <withDram.Inst_dp_mem_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mcs_top.vhd" line 1251: Output port <hdmiRow> of the instance <withHdmiTx.Inst_hdmiOutIF> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'regs<15><31:4>', unconnected in block 'mcs_top', is tied to its initial value (0000000000000000000000000000).
WARNING:Xst:2935 - Signal 'regs<15><2:0>', unconnected in block 'mcs_top', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'regs<0>', unconnected in block 'mcs_top', is tied to its initial value (00000000000000000000000000000100).
WARNING:Xst:653 - Signal <mb_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cs_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mb_done> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <hdmiRxActive> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <regs<13>>.
    Found 32-bit register for signal <regs<12>>.
    Found 32-bit register for signal <regs<11>>.
    Found 32-bit register for signal <regs<10>>.
    Found 32-bit register for signal <regs<9>>.
    Found 32-bit register for signal <regs<8>>.
    Found 32-bit register for signal <regs<3>>.
    Found 32-bit register for signal <regs<1>>.
    Found 1-bit register for signal <wrRdy>.
    Found 8-bit register for signal <GPI1_r>.
    Found 5-bit register for signal <GPI2_r>.
    Found 8-bit register for signal <GPO1>.
    Found 1-bit register for signal <withDram.wt>.
    Found 1-bit register for signal <cpu_rd_ram_data>.
    Found 1-bit register for signal <cpu_wr_ram_instr>.
    Found 8-bit register for signal <hdmiDataBTx>.
    Found 8-bit register for signal <hdmiDataRTx>.
    Found 8-bit register for signal <hdmiDataGTx>.
    Found 1-bit register for signal <hdmiHsyncTxIn>.
    Found 1-bit register for signal <hdmiVsyncTxIn>.
    Found 1-bit register for signal <hdmiActiveTxIn>.
    Found 1-bit register for signal <c3_p4_cmd_en>.
    Found 30-bit register for signal <c3_p4_cmd_byte_addr>.
    Found 1-bit register for signal <regs<15><3>>.
    Found 1-bit register for signal <hdmiRxAct_r0>.
    Found 1-bit register for signal <hdmiRxAct_r1>.
    Found 24-bit register for signal <hdmiRxDreg0>.
    Found 24-bit register for signal <hdmiRxDreg1>.
    Found 1-bit register for signal <c3_p4_wr_en>.
    Found 32-bit register for signal <regs<14>>.
    Found 24-bit register for signal <c3_p4_wr_data>.
    Found 8-bit 3-to-1 multiplexer for signal <_n0552> created at line 1315.
    Found 8-bit comparator greater for signal <GND_7_o_imageDataTx[7]_LessThan_151_o> created at line 1346
    WARNING:Xst:2404 -  FFs/Latches <c3_p4_wr_data<31:24>> (without init value) have a constant value of 0 in block <mcs_top>.
    WARNING:Xst:2404 -  FFs/Latches <cnt<5:0>> (without init value) have a constant value of 0 in block <mcs_top>.
    Summary:
	inferred 447 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
Unit <mcs_top> synthesized.

Synthesizing Unit <cxgen>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/cxgen.vhd".
    Found 1-bit register for signal <valid>.
    Found 32-bit register for signal <fadd_a>.
    Found 32-bit register for signal <fadd_b>.
    Found 32-bit register for signal <fsub_a>.
    Found 32-bit register for signal <fsub_b>.
    Found 32-bit register for signal <fmul_a>.
    Found 32-bit register for signal <fmul_b>.
    Found 32-bit register for signal <cx_1>.
    Found 32-bit register for signal <cx_2>.
    Found 32-bit register for signal <dx_3>.
    Found 11-bit register for signal <cnt>.
    Found 32-bit register for signal <cx>.
    Found 11-bit adder for signal <cnt[10]_GND_8_o_add_0_OUT> created at line 152.
    Found 11-bit comparator greater for signal <cnt[10]_GND_8_o_LessThan_9_o> created at line 147
    Found 11-bit comparator greater for signal <GND_8_o_cnt[10]_LessThan_10_o> created at line 147
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 332 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <cxgen> synthesized.

Synthesizing Unit <mbrot_pipe>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mbrot_pipe.vhd".
        num_cx = 800
        num_stages = 7
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mbrot_pipe.vhd" line 83: Output port <cx_out> of the instance <GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mbrot_pipe> synthesized.

Synthesizing Unit <mbrot_pipe_element>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/mbrot_pipe_element.vhd".
        num_cx = 800
    Found 32-bit register for signal <mul_2_const_2>.
    Found 32-bit register for signal <cmp_3_const_4>.
    Found 4-bit register for signal <counter>.
    Found 32-bit register for signal <cx_out>.
    Found 1-bit register for signal <valid_out>.
    Found 4-bit adder for signal <counter[3]_GND_12_o_add_1_OUT> created at line 163.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mbrot_pipe_element> synthesized.

Synthesizing Unit <shiftPipe>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/shiftPipe.vhd".
        width = 4
        depth = 7
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/shiftPipe.vhd" line 80: Output port <oCmpCarry> of the instance <pipeStageN> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <oValid>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <shiftPipe> synthesized.

Synthesizing Unit <shiftStage>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/shiftStage.vhd".
        width = 4
WARNING:Xst:647 - Input <iCmpCarry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shiftStage> synthesized.

Synthesizing Unit <addShift>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/addShift.vhd".
        width = 4
    Found 4-bit register for signal <colorVal_out>.
    Found 1-bit register for signal <validFlag_out>.
    Found 1-bit register for signal <cmpFlagCarry_out>.
    Found 4-bit adder for signal <colorVal_in[3]_addValue[3]_add_0_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <addShift> synthesized.

Synthesizing Unit <ColorConverter_4_24>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/ColorConverter_4_24.vhd".
    Found 1-bit register for signal <valid_out>.
    Found 24-bit register for signal <color_out>.
    Found 16x24-bit Read Only RAM for signal <color_in[3]_GND_72_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  25 D-type flip-flop(s).
Unit <ColorConverter_4_24> synthesized.

Synthesizing Unit <dp_mem_infrastructure>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/dram/dp_mem_infratructure.vhd".
        hasDram = 1
        simulation = 0
        trace = 1
    Found 25-bit register for signal <rstDelay>.
    Found 1-bit register for signal <localRst>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <dp_mem_infrastructure> synthesized.

Synthesizing Unit <mcsPll_600_125_100_50>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/mcsPll_600_125_100_50.vhd".
    Summary:
	no macro.
Unit <mcsPll_600_125_100_50> synthesized.

Synthesizing Unit <dp_mem_wrapper300>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/dram/dp_mem_wrapper300.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 4000
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/dram/dp_mem_wrapper300.vhd" line 424: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dp_mem_wrapper300> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 4000
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "010011100101"
        C_ARB_TIME_SLOT_1 = "011100101010"
        C_ARB_TIME_SLOT_2 = "100101010011"
        C_ARB_TIME_SLOT_3 = "101010011100"
        C_ARB_TIME_SLOT_4 = "010011100101"
        C_ARB_TIME_SLOT_5 = "011100101010"
        C_ARB_TIME_SLOT_6 = "100101010011"
        C_ARB_TIME_SLOT_7 = "101010011100"
        C_ARB_TIME_SLOT_8 = "010011100101"
        C_ARB_TIME_SLOT_9 = "011100101010"
        C_ARB_TIME_SLOT_10 = "100101010011"
        C_ARB_TIME_SLOT_11 = "101010011100"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "REDUCED"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p0_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" line 658: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 4000
        C_PORT_ENABLE = "111100"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000010011100101"
        C_ARB_TIME_SLOT_1 = "000000011100101010"
        C_ARB_TIME_SLOT_2 = "000000100101010011"
        C_ARB_TIME_SLOT_3 = "000000101010011100"
        C_ARB_TIME_SLOT_4 = "000000010011100101"
        C_ARB_TIME_SLOT_5 = "000000011100101010"
        C_ARB_TIME_SLOT_6 = "000000100101010011"
        C_ARB_TIME_SLOT_7 = "000000101010011100"
        C_ARB_TIME_SLOT_8 = "000000010011100101"
        C_ARB_TIME_SLOT_9 = "000000011100101010"
        C_ARB_TIME_SLOT_10 = "000000100101010011"
        C_ARB_TIME_SLOT_11 = "000000101010011100"
        C_PORT_CONFIG = "B32_B32_W32_R32_W32_R32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "REDUCED"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<5:5>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" line 583: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" line 601: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UIUDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <MCB_UIUDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 138                                            |
    | Inputs             | 23                                             |
    | Outputs            | 30                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_82_o_add_13_OUT> created at line 632.
    Found 10-bit adder for signal <RstCounter[9]_GND_82_o_add_18_OUT> created at line 694.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_82_o_add_24_OUT> created at line 761.
    Found 8-bit adder for signal <WaitTimer[7]_GND_82_o_add_33_OUT> created at line 936.
    Found 6-bit adder for signal <count[5]_GND_82_o_add_41_OUT> created at line 958.
    Found 6-bit adder for signal <P_Term[5]_GND_82_o_add_55_OUT> created at line 1134.
    Found 7-bit adder for signal <N_Term[6]_GND_82_o_add_86_OUT> created at line 1187.
    Found 8-bit adder for signal <counter_inc[7]_GND_82_o_add_332_OUT> created at line 1699.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_82_o_add_335_OUT> created at line 1705.
    Found 8-bit adder for signal <counter_dec[7]_GND_82_o_add_345_OUT> created at line 1724.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 433.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 435.
    Found 6-bit subtractor for signal <GND_82_o_GND_82_o_sub_73_OUT<5:0>> created at line 1139.
    Found 7-bit subtractor for signal <GND_82_o_GND_82_o_sub_180_OUT<6:0>> created at line 1197.
    Found 8-bit subtractor for signal <GND_82_o_GND_82_o_sub_349_OUT<7:0>> created at line 1730.
    Found 15-bit adder for signal <_n0876> created at line 501.
    Found 15-bit adder for signal <n0754> created at line 501.
    Found 15-bit adder for signal <n0502> created at line 501.
    Found 15-bit adder for signal <_n0885> created at line 501.
    Found 15-bit adder for signal <n0483> created at line 501.
    Found 15-bit adder for signal <n0554> created at line 501.
    Found 15-bit adder for signal <_n0894> created at line 501.
    Found 15-bit adder for signal <n0491[14:0]> created at line 501.
    Found 15-bit adder for signal <n0493> created at line 501.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 982.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_82_o_LessThan_18_o> created at line 692
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 946
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 947
    Found 6-bit comparator equal for signal <n0171> created at line 1205
    Found 7-bit comparator equal for signal <n0180> created at line 1237
    Found 6-bit comparator greater for signal <count[5]_PWR_32_o_LessThan_308_o> created at line 1642
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_314_o> created at line 1675
    Found 8-bit comparator greater for signal <n0261> created at line 1675
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_319_o> created at line 1679
    Found 8-bit comparator greater for signal <n0265> created at line 1679
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_334_o> created at line 1701
    Found 8-bit comparator lessequal for signal <n0279> created at line 1701
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_347_o> created at line 1726
    Found 8-bit comparator lessequal for signal <n0293> created at line 1726
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 216 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  50 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_83_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_85_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <hdmiOutIF>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/hdmiOutIF.vhd".
        xga = 1
        simulation = 0
INFO:Xst:3210 - "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/hdmiOutIF.vhd" line 268: Output port <hcount> of the instance <xgaTiming.timeCtl> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dataToggle>.
    Found 5-bit register for signal <hdmiTxBFast>.
    Found 5-bit register for signal <hdmiTxRFast>.
    Found 5-bit register for signal <hdmiTxGFast>.
    Found 5-bit register for signal <hdmiTxBFastPipe>.
    Found 5-bit register for signal <hdmiTxRFastPipe>.
    Found 5-bit register for signal <hdmiTxGFastPipe>.
    Found 1-bit register for signal <localRst>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <hdmiOutIF> synthesized.

Synthesizing Unit <hdmiClkXga>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/ipcore_dir/hdmiClkXga.vhd".
    Summary:
	no macro.
Unit <hdmiClkXga> synthesized.

Synthesizing Unit <timing_xga>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/timing_xga.vhd".
        simulation = 0
    Found 11-bit register for signal <vpos_cnt>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <active>.
    Found 11-bit register for signal <hpos_cnt>.
    Found 11-bit adder for signal <hpos_cnt[10]_hpos_cnt[10]_mux_1_OUT> created at line 1241.
    Found 11-bit adder for signal <vpos_cnt[10]_GND_926_o_add_4_OUT> created at line 1241.
    Found 11-bit comparator lessequal for signal <n0010> created at line 192
    Found 11-bit comparator lessequal for signal <n0015> created at line 195
    Found 11-bit comparator lessequal for signal <hblnk> created at line 217
    Found 11-bit comparator greater for signal <PWR_140_o_hcount_i[10]_LessThan_14_o> created at line 218
    Found 11-bit comparator lessequal for signal <n0022> created at line 218
    Found 11-bit comparator lessequal for signal <vblnk> created at line 240
    Found 11-bit comparator greater for signal <GND_926_o_vcount_i[10]_LessThan_18_o> created at line 241
    Found 11-bit comparator lessequal for signal <n0028> created at line 241
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <timing_xga> synthesized.

Synthesizing Unit <tmdsEncoder>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/tmdsEncoder_ps.vhd".
    Found 10-bit register for signal <q>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <d_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit adder for signal <n0209> created at line 73.
    Found 4-bit adder for signal <n0212> created at line 73.
    Found 4-bit adder for signal <n0215> created at line 73.
    Found 4-bit adder for signal <n0218> created at line 73.
    Found 4-bit adder for signal <n0221> created at line 73.
    Found 4-bit adder for signal <n0224> created at line 73.
    Found 4-bit adder for signal <GND_927_o_GND_927_o_add_6_OUT> created at line 73.
    Found 4-bit adder for signal <n0230> created at line 95.
    Found 4-bit adder for signal <n0233> created at line 95.
    Found 4-bit adder for signal <n0236> created at line 95.
    Found 4-bit adder for signal <n0239> created at line 95.
    Found 4-bit adder for signal <n0242> created at line 95.
    Found 4-bit adder for signal <n0245> created at line 95.
    Found 4-bit adder for signal <GND_927_o_GND_927_o_add_17_OUT> created at line 95.
    Found 5-bit adder for signal <cnt[4]_GND_927_o_add_44_OUT> created at line 152.
    Found 5-bit adder for signal <n0254> created at line 154.
    Found 5-bit adder for signal <GND_927_o_GND_927_o_add_52_OUT> created at line 162.
    Found 4-bit subtractor for signal <GND_927_o_GND_927_o_sub_26_OUT<3:0>> created at line 98.
    Found 4-bit subtractor for signal <GND_927_o_GND_927_o_sub_47_OUT<3:0>> created at line 154.
    Found 5-bit subtractor for signal <GND_927_o_GND_927_o_sub_48_OUT<4:0>> created at line 154.
    Found 5-bit subtractor for signal <n0260> created at line 0.
    Found 4-bit subtractor for signal <GND_927_o_GND_927_o_sub_55_OUT<3:0>> created at line 164.
    Found 5-bit subtractor for signal <GND_927_o_GND_927_o_sub_56_OUT<4:0>> created at line 164.
    Found 5-bit subtractor for signal <_n0276> created at line 141.
    Found 5-bit adder for signal <GND_927_o_GND_927_o_sub_37_OUT<4:0>> created at line 141.
    Found 5-bit subtractor for signal <_n0278> created at line 143.
    Found 5-bit adder for signal <GND_927_o_GND_927_o_sub_39_OUT<4:0>> created at line 143.
    Found 4x10-bit Read Only RAM for signal <concat[1]_PWR_141_o_wide_mux_59_OUT>
    Found 4-bit comparator greater for signal <GND_927_o_n1d[3]_LessThan_10_o> created at line 80
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_30_o> created at line 105
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_31_o> created at line 106
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_32_o> created at line 106
    Summary:
	inferred   1 RAM(s).
	inferred  20 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  46 Multiplexer(s).
Unit <tmdsEncoder> synthesized.

Synthesizing Unit <hdmiOserdes>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/hdmi/hdmiOserdes.vhd".
    Summary:
	no macro.
Unit <hdmiOserdes> synthesized.

Synthesizing Unit <dram_reader>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/image/dram_reader.vhd".
        xga = 1
        simulation = 0
WARNING:Xst:647 - Input <frameBase<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <frameBase<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmdFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <rst_r0>.
    Found 1-bit register for signal <hsync_out>.
    Found 1-bit register for signal <vsync_out>.
    Found 1-bit register for signal <active_out>.
    Found 32-bit register for signal <data>.
    Found 1-bit register for signal <hsync_r>.
    Found 25-bit register for signal <rowAddr>.
    Found 25-bit register for signal <cmdAddr>.
    Found 25-bit adder for signal <rowAddr[24]_GND_946_o_add_4_OUT> created at line 131.
    Found 25-bit adder for signal <cmdAddr[24]_GND_946_o_add_8_OUT> created at line 142.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dram_reader> synthesized.

Synthesizing Unit <reader>.
    Related source file is "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd".
    Found 5-bit register for signal <cnt>.
    Found 3-bit register for signal <current_state>.
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_947_o_add_1_OUT> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <reader> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x24-bit single-port Read Only RAM                   : 1
 4x10-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 161
 10-bit adder                                          : 1
 11-bit adder                                          : 3
 15-bit adder                                          : 9
 16-bit adder                                          : 1
 25-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 113
 4-bit subtractor                                      : 9
 5-bit adder                                           : 1
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 3
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 420
 1-bit register                                        : 226
 10-bit register                                       : 4
 11-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 4
 24-bit register                                       : 4
 25-bit register                                       : 3
 3-bit register                                        : 2
 30-bit register                                       : 1
 32-bit register                                       : 41
 4-bit register                                        : 81
 5-bit register                                        : 12
 6-bit register                                        : 5
 7-bit register                                        : 4
 8-bit register                                        : 26
 9-bit register                                        : 3
# Comparators                                          : 37
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 6
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 349
 1-bit 2-to-1 multiplexer                              : 168
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 4
 11-bit 2-to-1 multiplexer                             : 8
 25-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 34
 4-bit 2-to-1 multiplexer                              : 70
 5-bit 2-to-1 multiplexer                              : 25
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 26
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4
# Xors                                                 : 46
 1-bit xor2                                            : 46

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <mblaze.ngc>.
Reading core <ipcore_dir/fadd.ngc>.
Reading core <ipcore_dir/fsub.ngc>.
Reading core <ipcore_dir/cx_shift_6.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/fadd_l3.ngc>.
Reading core <ipcore_dir/fmul_l3.ngc>.
Reading core <ipcore_dir/fmul_l3_4dsp.ngc>.
Reading core <ipcore_dir/cx_shift_3.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/fsub_l3.ngc>.
Reading core <ipcore_dir/fcmpless.ngc>.
Loading core <mblaze> for timing and area information for instance <mcs_0>.
Loading core <fadd> for timing and area information for instance <FADD_I>.
Loading core <fsub> for timing and area information for instance <FSUB_I>.
Loading core <fadd> for timing and area information for instance <FMUL_I>.
Loading core <cx_shift_6> for timing and area information for instance <CX_SHIFT_6_I>.
Loading core <fadd_l3> for timing and area information for instance <FADD_3_2_I>.
Loading core <fmul_l3> for timing and area information for instance <FSQR_1_1_I>.
Loading core <fmul_l3_4dsp> for timing and area information for instance <FMUL_1_I>.
Loading core <fmul_l3> for timing and area information for instance <FSQR_1_2_I>.
Loading core <cx_shift_3> for timing and area information for instance <CX_SHIFT_3_I>.
Loading core <fsub_l3> for timing and area information for instance <FSUB_2_I>.
Loading core <fmul_l3> for timing and area information for instance <FMUL_2_I>.
Loading core <fadd_l3> for timing and area information for instance <FADD_2_I>.
Loading core <fadd_l3> for timing and area information for instance <FADD_3_1_I>.
Loading core <fcmpless> for timing and area information for instance <FCMP_3_I>.
INFO:Xst:2261 - The FF/Latch <MCB_UIUDQSINC> in Unit <mcb_soft_calibration_inst> is equivalent to the following FF/Latch, which will be removed : <MCB_UILDQSINC> 
INFO:Xst:2261 - The FF/Latch <MCB_UILDQSDEC> in Unit <mcb_soft_calibration_inst> is equivalent to the following FF/Latch, which will be removed : <MCB_UIUDQSDEC> 
INFO:Xst:2261 - The FF/Latch <fmul_b_22> in Unit <CXGEN_I> is equivalent to the following FF/Latch, which will be removed : <fmul_b_30> 
INFO:Xst:2261 - The FF/Latch <fmul_b_0> in Unit <CXGEN_I> is equivalent to the following 29 FFs/Latches, which will be removed : <fmul_b_1> <fmul_b_2> <fmul_b_3> <fmul_b_4> <fmul_b_5> <fmul_b_6> <fmul_b_7> <fmul_b_8> <fmul_b_9> <fmul_b_10> <fmul_b_11> <fmul_b_12> <fmul_b_13> <fmul_b_14> <fmul_b_15> <fmul_b_16> <fmul_b_17> <fmul_b_18> <fmul_b_19> <fmul_b_20> <fmul_b_21> <fmul_b_23> <fmul_b_24> <fmul_b_25> <fmul_b_26> <fmul_b_27> <fmul_b_28> <fmul_b_29> <fmul_b_31> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_30> in Unit <GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_3_const_4_23> <cmp_3_const_4_30> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_0> in Unit <GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I> is equivalent to the following 60 FFs/Latches, which will be removed : <mul_2_const_2_1> <mul_2_const_2_2> <mul_2_const_2_3> <mul_2_const_2_4> <mul_2_const_2_5> <mul_2_const_2_6> <mul_2_const_2_7> <mul_2_const_2_8> <mul_2_const_2_9> <mul_2_const_2_10> <mul_2_const_2_11> <mul_2_const_2_12> <mul_2_const_2_13> <mul_2_const_2_14> <mul_2_const_2_15> <mul_2_const_2_16> <mul_2_const_2_17> <mul_2_const_2_18> <mul_2_const_2_19> <mul_2_const_2_20> <mul_2_const_2_21> <mul_2_const_2_22> <mul_2_const_2_23> <mul_2_const_2_24> <mul_2_const_2_25> <mul_2_const_2_26> <mul_2_const_2_27> <mul_2_const_2_28> <mul_2_const_2_29> <mul_2_const_2_31> <cmp_3_const_4_0> <cmp_3_const_4_1> <cmp_3_const_4_2> <cmp_3_const_4_3> <cmp_3_const_4_4> <cmp_3_const_4_5> <cmp_3_const_4_6> <cmp_3_const_4_7> <cmp_3_const_4_8> <cmp_3_const_4_9> <cmp_3_const_4_10> <cmp_3_const_4_11> <cmp_3_const_4_12> <cmp_3_const_4_13> <cmp_3_const_4_14>
   <cmp_3_const_4_15> <cmp_3_const_4_16> <cmp_3_const_4_17> <cmp_3_const_4_18> <cmp_3_const_4_19> <cmp_3_const_4_20> <cmp_3_const_4_21> <cmp_3_const_4_22> <cmp_3_const_4_24> <cmp_3_const_4_25> <cmp_3_const_4_26> <cmp_3_const_4_27> <cmp_3_const_4_28> <cmp_3_const_4_29> <cmp_3_const_4_31> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_30> in Unit <GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_3_const_4_23> <cmp_3_const_4_30> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_0> in Unit <GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 60 FFs/Latches, which will be removed : <mul_2_const_2_1> <mul_2_const_2_2> <mul_2_const_2_3> <mul_2_const_2_4> <mul_2_const_2_5> <mul_2_const_2_6> <mul_2_const_2_7> <mul_2_const_2_8> <mul_2_const_2_9> <mul_2_const_2_10> <mul_2_const_2_11> <mul_2_const_2_12> <mul_2_const_2_13> <mul_2_const_2_14> <mul_2_const_2_15> <mul_2_const_2_16> <mul_2_const_2_17> <mul_2_const_2_18> <mul_2_const_2_19> <mul_2_const_2_20> <mul_2_const_2_21> <mul_2_const_2_22> <mul_2_const_2_23> <mul_2_const_2_24> <mul_2_const_2_25> <mul_2_const_2_26> <mul_2_const_2_27> <mul_2_const_2_28> <mul_2_const_2_29> <mul_2_const_2_31> <cmp_3_const_4_0> <cmp_3_const_4_1> <cmp_3_const_4_2> <cmp_3_const_4_3> <cmp_3_const_4_4> <cmp_3_const_4_5> <cmp_3_const_4_6> <cmp_3_const_4_7> <cmp_3_const_4_8> <cmp_3_const_4_9> <cmp_3_const_4_10> <cmp_3_const_4_11> <cmp_3_const_4_12> <cmp_3_const_4_13> <cmp_3_const_4_14>
   <cmp_3_const_4_15> <cmp_3_const_4_16> <cmp_3_const_4_17> <cmp_3_const_4_18> <cmp_3_const_4_19> <cmp_3_const_4_20> <cmp_3_const_4_21> <cmp_3_const_4_22> <cmp_3_const_4_24> <cmp_3_const_4_25> <cmp_3_const_4_26> <cmp_3_const_4_27> <cmp_3_const_4_28> <cmp_3_const_4_29> <cmp_3_const_4_31> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_30> in Unit <GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_3_const_4_23> <cmp_3_const_4_30> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_0> in Unit <GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 60 FFs/Latches, which will be removed : <mul_2_const_2_1> <mul_2_const_2_2> <mul_2_const_2_3> <mul_2_const_2_4> <mul_2_const_2_5> <mul_2_const_2_6> <mul_2_const_2_7> <mul_2_const_2_8> <mul_2_const_2_9> <mul_2_const_2_10> <mul_2_const_2_11> <mul_2_const_2_12> <mul_2_const_2_13> <mul_2_const_2_14> <mul_2_const_2_15> <mul_2_const_2_16> <mul_2_const_2_17> <mul_2_const_2_18> <mul_2_const_2_19> <mul_2_const_2_20> <mul_2_const_2_21> <mul_2_const_2_22> <mul_2_const_2_23> <mul_2_const_2_24> <mul_2_const_2_25> <mul_2_const_2_26> <mul_2_const_2_27> <mul_2_const_2_28> <mul_2_const_2_29> <mul_2_const_2_31> <cmp_3_const_4_0> <cmp_3_const_4_1> <cmp_3_const_4_2> <cmp_3_const_4_3> <cmp_3_const_4_4> <cmp_3_const_4_5> <cmp_3_const_4_6> <cmp_3_const_4_7> <cmp_3_const_4_8> <cmp_3_const_4_9> <cmp_3_const_4_10> <cmp_3_const_4_11> <cmp_3_const_4_12> <cmp_3_const_4_13> <cmp_3_const_4_14>
   <cmp_3_const_4_15> <cmp_3_const_4_16> <cmp_3_const_4_17> <cmp_3_const_4_18> <cmp_3_const_4_19> <cmp_3_const_4_20> <cmp_3_const_4_21> <cmp_3_const_4_22> <cmp_3_const_4_24> <cmp_3_const_4_25> <cmp_3_const_4_26> <cmp_3_const_4_27> <cmp_3_const_4_28> <cmp_3_const_4_29> <cmp_3_const_4_31> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_30> in Unit <GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_3_const_4_23> <cmp_3_const_4_30> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_0> in Unit <GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 60 FFs/Latches, which will be removed : <mul_2_const_2_1> <mul_2_const_2_2> <mul_2_const_2_3> <mul_2_const_2_4> <mul_2_const_2_5> <mul_2_const_2_6> <mul_2_const_2_7> <mul_2_const_2_8> <mul_2_const_2_9> <mul_2_const_2_10> <mul_2_const_2_11> <mul_2_const_2_12> <mul_2_const_2_13> <mul_2_const_2_14> <mul_2_const_2_15> <mul_2_const_2_16> <mul_2_const_2_17> <mul_2_const_2_18> <mul_2_const_2_19> <mul_2_const_2_20> <mul_2_const_2_21> <mul_2_const_2_22> <mul_2_const_2_23> <mul_2_const_2_24> <mul_2_const_2_25> <mul_2_const_2_26> <mul_2_const_2_27> <mul_2_const_2_28> <mul_2_const_2_29> <mul_2_const_2_31> <cmp_3_const_4_0> <cmp_3_const_4_1> <cmp_3_const_4_2> <cmp_3_const_4_3> <cmp_3_const_4_4> <cmp_3_const_4_5> <cmp_3_const_4_6> <cmp_3_const_4_7> <cmp_3_const_4_8> <cmp_3_const_4_9> <cmp_3_const_4_10> <cmp_3_const_4_11> <cmp_3_const_4_12> <cmp_3_const_4_13> <cmp_3_const_4_14>
   <cmp_3_const_4_15> <cmp_3_const_4_16> <cmp_3_const_4_17> <cmp_3_const_4_18> <cmp_3_const_4_19> <cmp_3_const_4_20> <cmp_3_const_4_21> <cmp_3_const_4_22> <cmp_3_const_4_24> <cmp_3_const_4_25> <cmp_3_const_4_26> <cmp_3_const_4_27> <cmp_3_const_4_28> <cmp_3_const_4_29> <cmp_3_const_4_31> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_30> in Unit <GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_3_const_4_23> <cmp_3_const_4_30> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_0> in Unit <GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 60 FFs/Latches, which will be removed : <mul_2_const_2_1> <mul_2_const_2_2> <mul_2_const_2_3> <mul_2_const_2_4> <mul_2_const_2_5> <mul_2_const_2_6> <mul_2_const_2_7> <mul_2_const_2_8> <mul_2_const_2_9> <mul_2_const_2_10> <mul_2_const_2_11> <mul_2_const_2_12> <mul_2_const_2_13> <mul_2_const_2_14> <mul_2_const_2_15> <mul_2_const_2_16> <mul_2_const_2_17> <mul_2_const_2_18> <mul_2_const_2_19> <mul_2_const_2_20> <mul_2_const_2_21> <mul_2_const_2_22> <mul_2_const_2_23> <mul_2_const_2_24> <mul_2_const_2_25> <mul_2_const_2_26> <mul_2_const_2_27> <mul_2_const_2_28> <mul_2_const_2_29> <mul_2_const_2_31> <cmp_3_const_4_0> <cmp_3_const_4_1> <cmp_3_const_4_2> <cmp_3_const_4_3> <cmp_3_const_4_4> <cmp_3_const_4_5> <cmp_3_const_4_6> <cmp_3_const_4_7> <cmp_3_const_4_8> <cmp_3_const_4_9> <cmp_3_const_4_10> <cmp_3_const_4_11> <cmp_3_const_4_12> <cmp_3_const_4_13> <cmp_3_const_4_14>
   <cmp_3_const_4_15> <cmp_3_const_4_16> <cmp_3_const_4_17> <cmp_3_const_4_18> <cmp_3_const_4_19> <cmp_3_const_4_20> <cmp_3_const_4_21> <cmp_3_const_4_22> <cmp_3_const_4_24> <cmp_3_const_4_25> <cmp_3_const_4_26> <cmp_3_const_4_27> <cmp_3_const_4_28> <cmp_3_const_4_29> <cmp_3_const_4_31> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_30> in Unit <GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_3_const_4_23> <cmp_3_const_4_30> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_0> in Unit <GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I> is equivalent to the following 60 FFs/Latches, which will be removed : <mul_2_const_2_1> <mul_2_const_2_2> <mul_2_const_2_3> <mul_2_const_2_4> <mul_2_const_2_5> <mul_2_const_2_6> <mul_2_const_2_7> <mul_2_const_2_8> <mul_2_const_2_9> <mul_2_const_2_10> <mul_2_const_2_11> <mul_2_const_2_12> <mul_2_const_2_13> <mul_2_const_2_14> <mul_2_const_2_15> <mul_2_const_2_16> <mul_2_const_2_17> <mul_2_const_2_18> <mul_2_const_2_19> <mul_2_const_2_20> <mul_2_const_2_21> <mul_2_const_2_22> <mul_2_const_2_23> <mul_2_const_2_24> <mul_2_const_2_25> <mul_2_const_2_26> <mul_2_const_2_27> <mul_2_const_2_28> <mul_2_const_2_29> <mul_2_const_2_31> <cmp_3_const_4_0> <cmp_3_const_4_1> <cmp_3_const_4_2> <cmp_3_const_4_3> <cmp_3_const_4_4> <cmp_3_const_4_5> <cmp_3_const_4_6> <cmp_3_const_4_7> <cmp_3_const_4_8> <cmp_3_const_4_9> <cmp_3_const_4_10> <cmp_3_const_4_11> <cmp_3_const_4_12> <cmp_3_const_4_13> <cmp_3_const_4_14>
   <cmp_3_const_4_15> <cmp_3_const_4_16> <cmp_3_const_4_17> <cmp_3_const_4_18> <cmp_3_const_4_19> <cmp_3_const_4_20> <cmp_3_const_4_21> <cmp_3_const_4_22> <cmp_3_const_4_24> <cmp_3_const_4_25> <cmp_3_const_4_26> <cmp_3_const_4_27> <cmp_3_const_4_28> <cmp_3_const_4_29> <cmp_3_const_4_31> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_30> in Unit <GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_3_const_4_23> <cmp_3_const_4_30> 
INFO:Xst:2261 - The FF/Latch <mul_2_const_2_0> in Unit <GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I> is equivalent to the following 60 FFs/Latches, which will be removed : <mul_2_const_2_1> <mul_2_const_2_2> <mul_2_const_2_3> <mul_2_const_2_4> <mul_2_const_2_5> <mul_2_const_2_6> <mul_2_const_2_7> <mul_2_const_2_8> <mul_2_const_2_9> <mul_2_const_2_10> <mul_2_const_2_11> <mul_2_const_2_12> <mul_2_const_2_13> <mul_2_const_2_14> <mul_2_const_2_15> <mul_2_const_2_16> <mul_2_const_2_17> <mul_2_const_2_18> <mul_2_const_2_19> <mul_2_const_2_20> <mul_2_const_2_21> <mul_2_const_2_22> <mul_2_const_2_23> <mul_2_const_2_24> <mul_2_const_2_25> <mul_2_const_2_26> <mul_2_const_2_27> <mul_2_const_2_28> <mul_2_const_2_29> <mul_2_const_2_31> <cmp_3_const_4_0> <cmp_3_const_4_1> <cmp_3_const_4_2> <cmp_3_const_4_3> <cmp_3_const_4_4> <cmp_3_const_4_5> <cmp_3_const_4_6> <cmp_3_const_4_7> <cmp_3_const_4_8> <cmp_3_const_4_9> <cmp_3_const_4_10> <cmp_3_const_4_11> <cmp_3_const_4_12> <cmp_3_const_4_13> <cmp_3_const_4_14> <cmp_3_const_4_15>
   <cmp_3_const_4_16> <cmp_3_const_4_17> <cmp_3_const_4_18> <cmp_3_const_4_19> <cmp_3_const_4_20> <cmp_3_const_4_21> <cmp_3_const_4_22> <cmp_3_const_4_24> <cmp_3_const_4_25> <cmp_3_const_4_26> <cmp_3_const_4_27> <cmp_3_const_4_28> <cmp_3_const_4_29> <cmp_3_const_4_31> 
INFO:Xst:2261 - The FF/Latch <hsync_out> in Unit <withHdmiTx.Inst_dram_reader> is equivalent to the following FF/Latch, which will be removed : <hsync_r> 
WARNING:Xst:1426 - The value init of the FF/Latch c3_p4_cmd_en hinder the constant cleaning in the block mcs_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_q> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fmul_b_0> (without init value) has a constant value of 0 in block <CXGEN_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <greeEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_reg> (without init value) has a constant value of 0 in block <redEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_24> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_25> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_26> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_27> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_28> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_29> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_30> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <data_31> of sequential type is unconnected in block <withHdmiTx.Inst_dram_reader>.
WARNING:Xst:2677 - Node <regs_10_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2404 -  FFs/Latches <fmul_b<31:31>> (without init value) have a constant value of 0 in block <cxgen>.
WARNING:Xst:2404 -  FFs/Latches <mul_2_const_2<31:31>> (without init value) have a constant value of 0 in block <mbrot_pipe_element>.
WARNING:Xst:2404 -  FFs/Latches <cmp_3_const_4<31:31>> (without init value) have a constant value of 0 in block <mbrot_pipe_element>.

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mbrot_pipe_element>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <mbrot_pipe_element> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mcs_top>.
INFO:Xst:3226 - The RAM <COLERCONVERTER_I/Mram_color_in[3]_GND_72_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <COLERCONVERTER_I/color_out> <hdmiRxDreg0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 24-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clkDrp>        | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <spOColor>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <hdmiRxDreg0>   |          |
    |     dorstA         | connected to signal <reset>         | low      |
    | reset value        | 000000000000000000000000                       |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <mcs_top> synthesized (advanced).

Synthesizing (advanced) Unit <reader>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <reader> synthesized (advanced).

Synthesizing (advanced) Unit <timing_xga>.
The following registers are absorbed into counter <hpos_cnt>: 1 register on signal <hpos_cnt>.
The following registers are absorbed into counter <vpos_cnt>: 1 register on signal <vpos_cnt>.
Unit <timing_xga> synthesized (advanced).

Synthesizing (advanced) Unit <tmdsEncoder>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_927_o_GND_927_o_add_17_OUT_Madd1> :
 	<Madd_n0230> in block <tmdsEncoder>, 	<Madd_n0236_Madd> in block <tmdsEncoder>, 	<Madd_n0242_Madd> in block <tmdsEncoder>, 	<Madd_GND_927_o_GND_927_o_add_17_OUT_Madd> in block <tmdsEncoder>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_927_o_GND_927_o_add_6_OUT_Madd1> :
 	<Madd_n0209> in block <tmdsEncoder>, 	<Madd_n0215_Madd> in block <tmdsEncoder>, 	<Madd_n0221_Madd> in block <tmdsEncoder>, 	<Madd_GND_927_o_GND_927_o_add_6_OUT_Madd> in block <tmdsEncoder>.
INFO:Xst:3226 - The RAM <Mram_concat[1]_PWR_141_o_wide_mux_59_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <c1_reg,c0_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_q,c0_q)>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <tmdsEncoder> synthesized (advanced).
WARNING:Xst:2677 - Node <regs_12_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_12_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_11_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_8> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_9> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_10> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_11> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_12> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_13> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_14> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_15> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_16> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_17> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_18> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_19> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_20> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_21> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_22> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_23> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_10_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_31> of sequential type is unconnected in block <mcs_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x24-bit single-port block Read Only RAM             : 1
 4x10-bit single-port block Read Only RAM              : 3
# Adders/Subtractors                                   : 99
 10-bit adder                                          : 3
 11-bit adder                                          : 2
 25-bit adder                                          : 2
 4-bit adder                                           : 63
 4-bit subtractor                                      : 9
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 3
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Adder Trees                                          : 6
 4-bit / 5-inputs adder tree                           : 6
# Counters                                             : 20
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 8
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Registers                                            : 2226
 Flip-Flops                                            : 2226
# Comparators                                          : 37
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 6
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 539
 1-bit 2-to-1 multiplexer                              : 431
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 8
 25-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 34
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 24
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 21
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 46
 1-bit xor2                                            : 46

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fmul_b_29> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_28> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_27> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_26> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_25> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_24> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_23> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_21> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_20> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_19> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_18> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_17> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_16> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_15> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_14> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_13> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_12> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_11> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_10> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_9> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_8> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_7> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_6> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_5> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_4> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_3> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_2> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_1> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fmul_b_0> (without init value) has a constant value of 0 in block <cxgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_3_const_4_0> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_1> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_2> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_3> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_4> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_5> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_6> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_7> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_8> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_9> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_10> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_11> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_12> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_13> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_14> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_15> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_16> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_17> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_18> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_19> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_20> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_21> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_22> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_23> (without init value) has a constant value of 1 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_24> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_25> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_26> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_27> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_28> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_29> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_3_const_4_30> (without init value) has a constant value of 1 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_0> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_1> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_2> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_3> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_4> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_5> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_6> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_7> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_8> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_9> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_10> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_11> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_12> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_13> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_14> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_15> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_16> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_17> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_18> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_19> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_20> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_21> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_22> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_23> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_24> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_25> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_26> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_27> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_28> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_29> (without init value) has a constant value of 0 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mul_2_const_2_30> (without init value) has a constant value of 1 in block <mbrot_pipe_element>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage0/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN[1].stageX/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN[2].stageX/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN[3].stageX/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN[4].stageX/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN[5].stageX/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN[6].stageX/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GEN[7].stageX/cmpFlagCarry_out> (without init value) has a constant value of 0 in block <shiftStage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch c3_p4_cmd_en hinder the constant cleaning in the block mcs_top.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <MCB_UILDQSINC> in Unit <mcb_soft_calibration> is equivalent to the following FF/Latch, which will be removed : <MCB_UIUDQSINC> 
INFO:Xst:2261 - The FF/Latch <MCB_UILDQSDEC> in Unit <mcb_soft_calibration> is equivalent to the following FF/Latch, which will be removed : <MCB_UIUDQSDEC> 
INFO:Xst:2261 - The FF/Latch <fmul_b_22> in Unit <cxgen> is equivalent to the following FF/Latch, which will be removed : <fmul_b_30> 
INFO:Xst:2261 - The FF/Latch <hsync_out> in Unit <dram_reader> is equivalent to the following FF/Latch, which will be removed : <hsync_r> 
INFO:Xst:2261 - The FF/Latch <regs<15>_3> in Unit <mcs_top> is equivalent to the following FF/Latch, which will be removed : <hdmiRxAct_r0> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_2> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <withHdmiTx.Inst_dram_reader/withFsm.fsmInst/FSM_3> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 010
 s4    | 011
 s0    | 100
 s5    | 101
 s6    | 110
 s7    | 111
-------------------
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rowAddr_0> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_1> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_2> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_3> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_4> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_5> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_6> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_7> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_8> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rowAddr_9> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_0> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_1> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_2> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_3> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdAddr_4> (without init value) has a constant value of 0 in block <dram_reader>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clkGen/clkout6_buf in unit dp_mem_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance clkGen/pll_base_inst in unit clkGen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance xgaTiming.clkGen/pll_base_inst in unit xgaTiming.clkGen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_int_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_int_3> <MCB_UIADDR_int_4> 
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <tmdsEncoder> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:2677 - Node <regs_14_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <regs_14_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <c3_p4_cmd_byte_addr_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <tmdsEncoder>.

Optimizing unit <shiftPipe> ...

Optimizing unit <mcs_top> ...

Optimizing unit <dp_mem_infrastructure> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <hdmiOutIF> ...

Optimizing unit <tmdsEncoder> ...

Optimizing unit <timing_xga> ...

Optimizing unit <cxgen> ...

Optimizing unit <mbrot_pipe_element> ...

Optimizing unit <shiftStage> ...

Optimizing unit <dram_reader> ...

Optimizing unit <reader> ...
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/pipeStage0/stage0/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/pipeStage0/stage0/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/pipeStage0/stage0/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/pipeStage0/stage0/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/pipeStage0/stage8/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/pipeStage0/stage8/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/pipeStage0/stage8/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/stage8/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/stage8/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/c0_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/c1_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/c1_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/c0_q> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/stage0/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/stage0/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/stage0/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/stage0/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/stage0/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[1].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[1].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[1].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[1].stageX/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[1].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[1].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[1].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[2].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[2].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[2].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[2].stageX/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[1].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[1].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[3].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[3].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[3].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[3].stageX/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[2].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[2].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[2].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[2].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[2].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[4].stageX/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[4].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[4].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[4].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[3].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[3].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[3].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[3].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[3].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[4].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[4].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[4].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[5].stageX/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[4].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[4].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[5].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[5].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[5].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[6].stageX/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[6].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[6].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[6].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[5].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[5].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[5].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[5].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[5].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[7].stageX/colorVal_out_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[7].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[7].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/pipeStage0/GEN[7].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[6].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[6].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[6].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[7].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[7].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[7].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[7].stageX/colorVal_out_1> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[7].stageX/colorVal_out_2> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFTPIPE_I/GEN[1].pipeStageX/GEN[7].stageX/colorVal_out_3> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <cx_out_0> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_1> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_2> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_3> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_4> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_5> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_6> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_7> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_8> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_9> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_10> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_11> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_12> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_13> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_14> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_15> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_16> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_17> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_18> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_19> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_20> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_21> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_22> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_23> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_24> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_25> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_26> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_27> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_28> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_29> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_30> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <cx_out_31> of sequential type is unconnected in block <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I>.
WARNING:Xst:2677 - Node <SHIFTPIPE_I/pipeStageN/stage8/cmpFlagCarry_out> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <SHIFTPIPE_I/GEN[5].pipeStageX/stage8/cmpFlagCarry_out> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <SHIFTPIPE_I/GEN[4].pipeStageX/stage8/cmpFlagCarry_out> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <SHIFTPIPE_I/GEN[3].pipeStageX/stage8/cmpFlagCarry_out> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <SHIFTPIPE_I/GEN[2].pipeStageX/stage8/cmpFlagCarry_out> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <SHIFTPIPE_I/GEN[1].pipeStageX/stage8/cmpFlagCarry_out> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <SHIFTPIPE_I/pipeStage0/stage8/cmpFlagCarry_out> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_31> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_30> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_29> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_28> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_27> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_26> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_25> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:2677 - Node <withHdmiTx.Inst_dram_reader/data_24> of sequential type is unconnected in block <mcs_top>.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/redEncoder/cnt_0> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_10> (without init value) has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CXGEN_I/cnt_10> has a constant value of 0 in block <mcs_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q> in Unit <mcs_top> is equivalent to the following 2 FFs/Latches, which will be removed : <withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_q> <withHdmiTx.Inst_hdmiOutIF/redEncoder/de_q> 
INFO:Xst:2261 - The FF/Latch <withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_reg> in Unit <mcs_top> is equivalent to the following 2 FFs/Latches, which will be removed : <withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg> <withHdmiTx.Inst_hdmiOutIF/redEncoder/de_reg> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mcs_top, actual ratio is 42.
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000030> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000031> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000032> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000033> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000034> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000035> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000036> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000037> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000038> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000039> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000040> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000030> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000031> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000032> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000033> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000034> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000035> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000036> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000037> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000038> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000039> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000040> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000030> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000031> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000032> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000033> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000034> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000035> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000036> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000037> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000038> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000039> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000040> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000030> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000031> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000032> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000033> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000034> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000035> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000036> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000037> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000038> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000039> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000040> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000030> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000031> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000032> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000033> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000034> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000035> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000036> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000037> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000038> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000039> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000040> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000030> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000031> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000032> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000033> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000034> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000035> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000036> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000037> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000038> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000039> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000040> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000000c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000030> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000031> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000032> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000033> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000034> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000035> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000036> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000037> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000038> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000039> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003a> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003b> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003c> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003d> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003e> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000003f> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <MBPIPE_I/GEN_ELEMENTS[6].LAST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000040> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2261 - The FF/Latch <withHdmiTx.Inst_dram_reader/active_out> in Unit <mcs_top> is equivalent to the following FF/Latch, which will be removed : <hdmiActiveTxIn_BRB3> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 22 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_1_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FADD_3_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <blk00000032> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000310> 
INFO:Xst:2260 - The FF/Latch <blk000000ea> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk0000030f> 
INFO:Xst:2260 - The FF/Latch <blk00000031> in Unit <FSUB_2_I> is equivalent to the following FF/Latch : <blk00000311> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 22 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 

Pipelining and Register Balancing Report ...

Processing Unit <mcs_top> :
	Register(s) SHIFTPIPE_I/GEN[1].pipeStageX/stage8/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[1].pipeStageX/stage8/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[1].pipeStageX/stage8/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[1].pipeStageX/stage8/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[1].pipeStageX/stage8/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[1].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[1].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[1].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/GEN[1].stageX/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[2].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[2].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[2].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/GEN[2].stageX/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[3].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[3].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[3].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/GEN[3].stageX/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[4].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[4].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[4].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/GEN[4].stageX/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[5].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[5].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[5].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/GEN[5].stageX/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/GEN[7].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/stage0/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/stage0/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/stage0/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/stage0/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[2].pipeStageX/stage0/colorVal_out_1_BRB1.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[2].pipeStageX/stage8/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[1].stageX/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[2].stageX/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[3].stageX/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[4].stageX/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/GEN[7].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/GEN[3].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_1_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_2_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/stage0/colorVal_out_2_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[3].pipeStageX/stage8/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[1].stageX/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[2].stageX/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[3].stageX/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[4].stageX/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[7].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/GEN[7].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_2_BRB0 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/stage0/colorVal_out_3_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[4].pipeStageX/stage8/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[1].stageX/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[2].stageX/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[3].stageX/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[4].stageX/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB5 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB6 SHIFTPIPE_I/GEN[5].pipeStageX/GEN[7].stageX/colorVal_out_3_BRB7.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/stage0/colorVal_out_3_BRB5.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_0_BRB1 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_0_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_1_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_2_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB0 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB2 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB3 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB4 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB5 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB6 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB7 SHIFTPIPE_I/GEN[5].pipeStageX/stage8/colorVal_out_3_BRB8.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB0 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB5 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB6 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB7 SHIFTPIPE_I/pipeStageN/GEN[1].stageX/colorVal_out_3_BRB8.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB0 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB5 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB6 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB7 SHIFTPIPE_I/pipeStageN/GEN[2].stageX/colorVal_out_3_BRB8.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB0 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB5 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB6 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB7 SHIFTPIPE_I/pipeStageN/GEN[3].stageX/colorVal_out_3_BRB8.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB0 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB2 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB5 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB6 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB7 SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB8.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_0_BRB1 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_0_BRB2 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB1 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB3 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB4 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB5 SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB6.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_0_BRB0 SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_0_BRB1.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB0 SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_2_BRB0 SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_3_BRB0 SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_3_BRB3 .
	Register(s) SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_0 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_0_BRB1 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_0_BRB2 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_0_BRB3.
	Register(s) SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_1 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_1_BRB0 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_1_BRB2.
	Register(s) SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_2 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_2_BRB0 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_2_BRB2 .
	Register(s) SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3 has(ve) been backward balanced into : SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB0 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB2 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB3 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB4 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB5 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB6 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB7 SHIFTPIPE_I/pipeStageN/stage0/colorVal_out_3_BRB8.
	Register(s) hdmiActiveTxIn has(ve) been backward balanced into : hdmiActiveTxIn_BRB0 hdmiActiveTxIn_BRB1 hdmiActiveTxIn_BRB2 .
	Register(s) withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST has(ve) been backward balanced into : withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB0 withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB1.
	Register(s) withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB0 withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB1 withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB2 .
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_2_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2.
	Register(s) withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4 has(ve) been backward balanced into : withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB1 withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_4_BRB2.
Unit <mcs_top> processed.

Final Macro Processing ...

Processing Unit <mcs_top> :
	Found 2-bit shift register for signal <c3_p4_wr_data_0>.
	Found 2-bit shift register for signal <c3_p4_wr_data_1>.
	Found 2-bit shift register for signal <c3_p4_wr_data_2>.
	Found 2-bit shift register for signal <c3_p4_wr_data_3>.
	Found 2-bit shift register for signal <c3_p4_wr_data_4>.
	Found 2-bit shift register for signal <c3_p4_wr_data_5>.
	Found 2-bit shift register for signal <c3_p4_wr_data_6>.
	Found 2-bit shift register for signal <c3_p4_wr_data_7>.
	Found 2-bit shift register for signal <c3_p4_wr_data_8>.
	Found 2-bit shift register for signal <c3_p4_wr_data_9>.
	Found 2-bit shift register for signal <c3_p4_wr_data_10>.
	Found 2-bit shift register for signal <c3_p4_wr_data_11>.
	Found 2-bit shift register for signal <c3_p4_wr_data_12>.
	Found 2-bit shift register for signal <c3_p4_wr_data_13>.
	Found 2-bit shift register for signal <c3_p4_wr_data_14>.
	Found 2-bit shift register for signal <c3_p4_wr_data_15>.
	Found 2-bit shift register for signal <c3_p4_wr_data_16>.
	Found 2-bit shift register for signal <c3_p4_wr_data_17>.
	Found 2-bit shift register for signal <c3_p4_wr_data_18>.
	Found 2-bit shift register for signal <c3_p4_wr_data_19>.
	Found 2-bit shift register for signal <c3_p4_wr_data_20>.
	Found 2-bit shift register for signal <c3_p4_wr_data_21>.
	Found 2-bit shift register for signal <c3_p4_wr_data_22>.
	Found 2-bit shift register for signal <c3_p4_wr_data_23>.
	Found 63-bit shift register for signal <SHIFTPIPE_I/pipeStageN/stage8/validFlag_out>.
	Found 2-bit shift register for signal <hdmiActiveTxIn_BRB0>.
	Found 2-bit shift register for signal <withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB1>.
	Found 2-bit shift register for signal <withHdmiTx.Inst_hdmiOutIF/blueEncoder/de_q_BRB2>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_0_BRB1>.
	Found 17-bit shift register for signal <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[2].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB1>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_1_BRB2>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB2>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB2>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB1>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[6].stageX/colorVal_out_1_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_2_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_2_BRB2>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[5].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB2>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_3_BRB1>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[4].pipeStageX/GEN[6].stageX/colorVal_out_2_BRB0>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[6].stageX/colorVal_out_3_BRB3>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_0_BRB2>.
	Found 16-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_0_BRB3>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB2>.
	Found 16-bit shift register for signal <SHIFTPIPE_I/GEN[5].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB3>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB2>.
	Found 16-bit shift register for signal <SHIFTPIPE_I/GEN[4].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB3>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB2>.
	Found 16-bit shift register for signal <SHIFTPIPE_I/GEN[3].pipeStageX/GEN[5].stageX/colorVal_out_0_BRB3>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB4>.
	Found 16-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB5>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[5].stageX/colorVal_out_3_BRB6>.
	Found 8-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB0>.
	Found 16-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB2>.
	Found 24-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB7>.
	Found 16-bit shift register for signal <SHIFTPIPE_I/pipeStageN/GEN[4].stageX/colorVal_out_3_BRB8>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <clkRstSlow/rstDelay_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mcs_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1431
 Flip-Flops                                            : 1431
# Shift Registers                                      : 62
 16-bit shift register                                 : 7
 17-bit shift register                                 : 1
 2-bit shift register                                  : 27
 24-bit shift register                                 : 1
 63-bit shift register                                 : 1
 8-bit shift register                                  : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mcs_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 51658
#      GND                         : 124
#      INV                         : 221
#      LUT1                        : 823
#      LUT2                        : 4572
#      LUT3                        : 4303
#      LUT4                        : 6300
#      LUT5                        : 1763
#      LUT6                        : 7416
#      LUT6_2                      : 106
#      MULT_AND                    : 2783
#      MUXCY                       : 12081
#      MUXCY_L                     : 146
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 483
#      MUXF8                       : 31
#      VCC                         : 89
#      XORCY                       : 10350
# FlipFlops/Latches                : 10495
#      FD                          : 5135
#      FDC                         : 92
#      FDC_1                       : 5
#      FDCE                        : 117
#      FDE                         : 3683
#      FDE_1                       : 8
#      FDP                         : 34
#      FDPE                        : 1
#      FDR                         : 416
#      FDRE                        : 957
#      FDRE_1                      : 1
#      FDS                         : 24
#      FDSE                        : 22
# RAMS                             : 100
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 33
#      RAMB8BWER                   : 3
# Shift Registers                  : 1212
#      SRL16E                      : 95
#      SRLC16E                     : 1114
#      SRLC32E                     : 3
# Clock Buffers                    : 9
#      BUFG                        : 7
#      BUFGMUX                     : 2
# IO Buffers                       : 73
#      IBUF                        : 15
#      IBUFG                       : 1
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUF                        : 9
#      OBUFDS                      : 4
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DSPs                             : 49
#      DSP48A1                     : 49
# Others                           : 86
#      BSCAN_SPARTAN6              : 1
#      BUFPLL                      : 1
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 52
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:           10474  out of  54576    19%  
 Number of Slice LUTs:                26844  out of  27288    98%  
    Number used as Logic:             25504  out of  27288    93%  
    Number used as Memory:             1340  out of   6408    20%  
       Number used as RAM:              128
       Number used as SRL:             1212

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  29507
   Number with an unused Flip Flop:   19033  out of  29507    64%  
   Number with an unused LUT:          2663  out of  29507     9%  
   Number of fully used LUT-FF pairs:  7811  out of  29507    26%  
   Number of unique control sets:       413

IO Utilization: 
 Number of IOs:                          85
 Number of bonded IOBs:                  80  out of    218    36%  
    IOB Flip Flops/Latches:              21

Specific Feature Utilization:
 Number of Block RAM/FIFO:               35  out of    116    30%  
    Number using Block RAM only:         35
 Number of BUFG/BUFGCTRLs:                9  out of     16    56%  
 Number of DSP48A1s:                     49  out of     58    84%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                                                                        | Load  |
----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2| BUFG                                                                                                         | 258   |
clkRstSlow/clkGen/pll_base_inst/CLKOUT5                         | BUFGMUX                                                                                                      | 11242 |
clkRstSlow/clkGen/pll_base_inst/CLKOUT3                         | BUFG                                                                                                         | 25    |
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1| BUFG                                                                                                         | 47    |
mcs_0/U0/Debug.mdm_0/drck_i                                     | BUFG                                                                                                         | 209   |
mcs_0/U0/Debug.mdm_0/update                                     | NONE(mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)| 41    |
mcs_0/GPI2_Interrupt                                            | NONE(mcs_0/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE)              | 34    |
----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 21.889ns (Maximum Frequency: 45.685MHz)
   Minimum input arrival time before clock: 8.640ns
   Maximum output required time after clock: 7.719ns
   Maximum combinational path delay: 5.463ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2'
  Clock period: 8.488ns (frequency: 117.813MHz)
  Total number of paths / destination ports: 12497 / 345
-------------------------------------------------------------------------
Delay:               8.488ns (Levels of Logic = 6)
  Source:            withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_2 (FF)
  Destination:       withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_3 (FF)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising
  Destination Clock: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_2 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_2 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_2)
     LUT5:I0->O            7   0.254   0.910  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_decision111 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/decision1)
     LUT5:I4->O            7   0.254   0.910  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>121 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m<3>)
     LUT5:I4->O            3   0.254   0.874  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_q_m<1>151 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m<6>)
     LUT3:I1->O            8   0.250   1.220  withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd6_cy<0>11 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd6_cy<0>)
     LUT6:I2->O            4   0.254   1.259  withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>21 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1)
     LUT6:I0->O            1   0.254   0.000  withHdmiTx.Inst_hdmiOutIF/blueEncoder/Msub_GND_927_o_GND_927_o_sub_26_OUT<3:0>_xor<3>11 (withHdmiTx.Inst_hdmiOutIF/blueEncoder/GND_927_o_GND_927_o_sub_26_OUT<3>)
     FD:D                      0.074          withHdmiTx.Inst_hdmiOutIF/blueEncoder/n0q_m_3
    ----------------------------------------
    Total                      8.488ns (2.119ns logic, 6.369ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkRstSlow/clkGen/pll_base_inst/CLKOUT5'
  Clock period: 21.889ns (frequency: 45.685MHz)
  Total number of paths / destination ports: 25279508579 / 18089
-------------------------------------------------------------------------
Delay:               21.889ns (Levels of Logic = 42)
  Source:            regs_13_1 (FF)
  Destination:       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000bf (FF)
  Source Clock:      clkRstSlow/clkGen/pll_base_inst/CLKOUT5 rising
  Destination Clock: clkRstSlow/clkGen/pll_base_inst/CLKOUT5 rising

  Data Path: regs_13_1 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000bf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            101   0.525   2.211  regs_13_1 (regs_13_1)
     begin scope: 'MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I:zy_in<1>'
     begin scope: 'MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I:b<1>'
     begin scope: 'MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000004b:DIN<1>'
     end scope: 'MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000004b:DOUT<1>'
     DSP48A1:B1->PCOUT47    1   7.343   0.000  blk0000002c (sig0000019f)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  blk0000002a (sig000000fb)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  blk0000002b (sig0000012c)
     DSP48A1:PCIN47->P13   28   2.645   1.453  blk00000029 (sig000000b5)
     begin scope: 'MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000062:DIN<13>'
     end scope: 'MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000062:DOUT<13>'
     LUT6:I5->O            1   0.254   0.000  blk000000f3 (sig00000259)
     MUXCY:S->O            1   0.215   0.000  blk00000068 (sig00000256)
     MUXCY:CI->O           1   0.023   0.000  blk00000098 (sig00000270)
     MUXCY:CI->O           1   0.023   0.000  blk00000096 (sig0000026f)
     MUXCY:CI->O           1   0.023   0.000  blk00000094 (sig0000026e)
     MUXCY:CI->O           1   0.023   0.000  blk00000092 (sig0000026d)
     MUXCY:CI->O           1   0.023   0.000  blk00000090 (sig0000026c)
     MUXCY:CI->O           1   0.023   0.000  blk0000008e (sig0000026b)
     MUXCY:CI->O           1   0.023   0.000  blk0000008c (sig0000026a)
     MUXCY:CI->O           1   0.023   0.000  blk0000008a (sig00000269)
     MUXCY:CI->O           1   0.023   0.000  blk00000088 (sig00000268)
     MUXCY:CI->O           1   0.023   0.000  blk00000086 (sig00000267)
     MUXCY:CI->O           1   0.023   0.000  blk00000084 (sig00000266)
     MUXCY:CI->O           1   0.023   0.000  blk00000082 (sig00000255)
     MUXCY:CI->O           1   0.023   0.000  blk00000080 (sig00000265)
     MUXCY:CI->O           1   0.023   0.000  blk0000007e (sig00000264)
     MUXCY:CI->O           1   0.023   0.000  blk0000007c (sig00000263)
     MUXCY:CI->O           1   0.023   0.000  blk0000007a (sig00000262)
     MUXCY:CI->O           1   0.023   0.000  blk00000078 (sig00000261)
     MUXCY:CI->O           1   0.023   0.000  blk00000076 (sig00000260)
     MUXCY:CI->O           1   0.023   0.000  blk00000074 (sig0000025f)
     MUXCY:CI->O           1   0.023   0.000  blk00000072 (sig0000025e)
     MUXCY:CI->O           1   0.023   0.000  blk00000070 (sig0000025d)
     MUXCY:CI->O           1   0.023   0.000  blk0000006e (sig0000025c)
     MUXCY:CI->O           1   0.023   0.000  blk0000006c (sig0000025b)
     MUXCY:CI->O           1   0.023   0.000  blk0000006a (sig00000254)
     MUXCY:CI->O           1   0.023   0.000  blk000000a7 (sig00000277)
     MUXCY:CI->O           1   0.023   0.000  blk000000a5 (sig00000276)
     MUXCY:CI->O           1   0.023   0.000  blk000000a3 (sig00000275)
     MUXCY:CI->O           1   0.023   0.000  blk000000a1 (sig00000274)
     MUXCY:CI->O           1   0.023   0.000  blk0000009f (sig00000273)
     MUXCY:CI->O           1   0.023   0.000  blk0000009d (sig00000272)
     MUXCY:CI->O           0   0.023   0.000  blk0000009b (sig00000271)
     XORCY:CI->O           1   0.206   0.682  blk00000099 (sig00000041)
     LUT6:I5->O            1   0.254   0.000  blk00000127 (sig00000296)
     FD:D                      0.074          blk000000bf
    ----------------------------------------
    Total                     21.889ns (17.543ns logic, 4.346ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkRstSlow/clkGen/pll_base_inst/CLKOUT3'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            clkRstSlow/rstDelay_23 (FF)
  Destination:       clkRstSlow/rstDelay_24 (FF)
  Source Clock:      clkRstSlow/clkGen/pll_base_inst/CLKOUT3 rising
  Destination Clock: clkRstSlow/clkGen/pll_base_inst/CLKOUT3 rising

  Data Path: clkRstSlow/rstDelay_23 to clkRstSlow/rstDelay_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  clkRstSlow/rstDelay_23 (clkRstSlow/rstDelay_23)
     FDP:D                     0.074          clkRstSlow/rstDelay_24
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1'
  Clock period: 2.444ns (frequency: 409.165MHz)
  Total number of paths / destination ports: 47 / 17
-------------------------------------------------------------------------
Delay:               2.444ns (Levels of Logic = 1)
  Source:            withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:       withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1 rising
  Destination Clock: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/dataToggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   0.909  withHdmiTx.Inst_hdmiOutIF/dataToggle (withHdmiTx.Inst_hdmiOutIF/dataToggle)
     INV:I->O              1   0.255   0.681  withHdmiTx.Inst_hdmiOutIF/dataToggle_INV_139_o1_INV_0 (withHdmiTx.Inst_hdmiOutIF/dataToggle_INV_139_o)
     FDR:D                     0.074          withHdmiTx.Inst_hdmiOutIF/dataToggle
    ----------------------------------------
    Total                      2.444ns (0.854ns logic, 1.590ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Clock period: 8.185ns (frequency: 122.175MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   1.112  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.254   1.317  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.250   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      4.093ns (1.664ns logic, 2.429ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Clock period: 9.512ns (frequency: 105.130MHz)
  Total number of paths / destination ports: 261 / 50
-------------------------------------------------------------------------
Delay:               4.756ns (Levels of Logic = 2)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk (FF)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling
  Destination Clock: mcs_0/U0/Debug.mdm_0/update rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           15   0.525   1.610  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT6:I0->O            4   0.254   0.804  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o111 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_GND_164_o_PWR_65_o_MUX_4604_o11)
     LUT5:I4->O           10   0.254   1.007  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En<0>1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.302          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk
    ----------------------------------------
    Total                      4.756ns (1.335ns logic, 3.421ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcs_0/GPI2_Interrupt'
  Clock period: 2.329ns (frequency: 429.461MHz)
  Total number of paths / destination ports: 137 / 81
-------------------------------------------------------------------------
Delay:               2.329ns (Levels of Logic = 5)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I (FF)
  Source Clock:      mcs_0/GPI2_Interrupt rising
  Destination Clock: mcs_0/GPI2_Interrupt rising

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.525   1.008  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<0>)
     LUT1:I0->O            1   0.254   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I_rt)
     MUXCY_L:S->LO         1   0.215   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<2>)
     MUXCY_L:CI->LO        0   0.023   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<3>)
     XORCY:CI->O           1   0.206   0.000  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<3>)
     FDRE:D                    0.074          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I
    ----------------------------------------
    Total                      2.329ns (1.321ns logic, 1.008ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 194 / 98
-------------------------------------------------------------------------
Offset:              5.077ns (Levels of Logic = 2)
  Source:            GPI1<0> (PAD)
  Destination:       hdmiDataBTx_0 (FF)
  Destination Clock: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising

  Data Path: GPI1<0> to hdmiDataBTx_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.698  GPI1_0_IBUF (GPI1_0_IBUF)
     LUT3:I0->O           23   0.235   1.357  _n0571<2>1 (_n0571)
     FDR:R                     0.459          hdmiDataBTx_0
    ----------------------------------------
    Total                      5.077ns (2.022ns logic, 3.055ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkRstSlow/clkGen/pll_base_inst/CLKOUT5'
  Total number of paths / destination ports: 180 / 161
-------------------------------------------------------------------------
Offset:              4.777ns (Levels of Logic = 4)
  Source:            withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UODONECAL (PAD)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19 (FF)
  Destination Clock: clkRstSlow/clkGen/pll_base_inst/CLKOUT5 rising

  Data Path: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UODONECAL to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UODONECAL          7   0.000   1.186  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/hard_done_cal)
     LUT6:I2->O            1   0.254   0.682  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In1)
     LUT5:I4->O            1   0.254   0.682  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In2 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In2)
     LUT6:I5->O            1   0.254   1.137  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In3 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In3)
     LUT6:I0->O            1   0.254   0.000  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In5 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19-In)
     FDR:D                     0.074          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19
    ----------------------------------------
    Total                      4.777ns (1.090ns logic, 3.687ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 10)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.296  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/shift)
     LUT6:I0->O           17   0.254   1.317  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data1 (U0/microblaze_0_mdm_bus_Dbg_Shift)
     LUT2:I0->O            1   0.250   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count_xor<7> (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mcount_shift_count7)
     FD:D                      0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
    ----------------------------------------
    Total                      3.752ns (1.139ns logic, 2.613ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              8.640ns (Levels of Logic = 6)
  Source:            mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     7   0.000   1.186  U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (U0/Debug.mdm_0/sel)
     LUT5:I1->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.254   0.681  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.459          U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      8.640ns (1.983ns logic, 6.657ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkRstSlow/clkGen/pll_base_inst/CLKOUT5'
  Total number of paths / destination ports: 319 / 218
-------------------------------------------------------------------------
Offset:              4.613ns (Levels of Logic = 2)
  Source:            clkRstSlow/localRst (FF)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      clkRstSlow/clkGen/pll_base_inst/CLKOUT5 rising

  Data Path: clkRstSlow/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            28   0.525   1.561  clkRstSlow/localRst (clkRstSlow/localRst)
     LUT4:I2->O           76   0.250   2.022  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      4.613ns (1.030ns logic, 3.583ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 39 / 30
-------------------------------------------------------------------------
Offset:              3.579ns (Levels of Logic = 2)
  Source:            withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P5CMDEN (PAD)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P5CMDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   0.949  withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync)
     LUT2:I0->O            6   0.250   0.876  withHdmiTx.Inst_dram_reader/newRow1 (withHdmiTx.Inst_dram_reader/newRow)
     LUT6:I5->O            2   0.254   0.725  withHdmiTx.Inst_dram_reader/withFsm.fsmInst/Mmux_cmdEn11 (c3_p5_cmd_en)
    MCB:P5CMDEN                0.000          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    ----------------------------------------
    Total                      3.579ns (1.029ns logic, 2.550ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.434ns (Levels of Logic = 0)
  Source:            withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master:D1 (PAD)
  Source Clock:      withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1 rising

  Data Path: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   0.909  withHdmiTx.Inst_hdmiOutIF/dataToggle (withHdmiTx.Inst_hdmiOutIF/dataToggle)
    OSERDES2:D1                0.000          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    ----------------------------------------
    Total                      1.434ns (0.525ns logic, 0.909ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/update'
  Total number of paths / destination ports: 40 / 1
-------------------------------------------------------------------------
Offset:              5.561ns (Levels of Logic = 4)
  Source:            mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/update falling

  Data Path: mcs_0/U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           14   0.525   1.557  U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_5 (U0/Debug.mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command<5>)
     LUT5:I0->O            1   0.254   0.910  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i15 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i14)
     LUT5:I2->O            1   0.235   0.790  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17_SW0 (N148)
     LUT6:I4->O            1   0.250   0.790  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i17 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i16)
     LUT6:I4->O            0   0.250   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      5.561ns (1.514ns logic, 4.047ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mcs_0/U0/Debug.mdm_0/drck_i'
  Total number of paths / destination ports: 213 / 1
-------------------------------------------------------------------------
Offset:              7.719ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (FF)
  Destination:       mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mcs_0/U0/Debug.mdm_0/drck_i rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 to mcs_0/U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.525   1.681  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_2 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count<2>)
     LUT3:I0->O            4   0.235   1.234  U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO1111181 (U0/microblaze_I/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO111118)
     LUT6:I1->O            1   0.254   1.112  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i127)
     LUT6:I1->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i129 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i128)
     LUT6:I2->O            1   0.254   0.958  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i132 (U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i131)
     LUT6:I2->O            0   0.254   0.000  U0/Debug.mdm_0/MDM_Core_I1/Mmux_TDO_i139 (U0/Debug.mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          U0/Debug.mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.719ns (1.776ns logic, 5.943ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 803 / 754
-------------------------------------------------------------------------
Delay:               5.463ns (Levels of Logic = 0)
  Source:            clkRstSlow/clkGen/clkout6_buf:O (PAD)
  Destination:       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P2CMDCLK (PAD)

  Data Path: clkRstSlow/clkGen/clkout6_buf:O to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:P2CMDCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFGMUX:O           11157   0.000   5.463  clkRstSlow/clkGen/clkout6_buf (clkDrp)
    MCB:P2CLK                  0.000          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    ----------------------------------------
    Total                      5.463ns (0.000ns logic, 5.463ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkRstSlow/clkGen/pll_base_inst/CLKOUT3
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clkRstSlow/clkGen/pll_base_inst/CLKOUT3|    1.280|         |         |         |
clkRstSlow/clkGen/pll_base_inst/CLKOUT5|    2.436|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkRstSlow/clkGen/pll_base_inst/CLKOUT5
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clkRstSlow/clkGen/pll_base_inst/CLKOUT3|    6.673|         |         |         |
clkRstSlow/clkGen/pll_base_inst/CLKOUT5|   21.889|         |         |         |
mcs_0/GPI2_Interrupt                   |    1.933|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i            |    4.589|         |         |         |
mcs_0/U0/Debug.mdm_0/update            |    4.138|         |         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/GPI2_Interrupt
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
mcs_0/GPI2_Interrupt       |    2.329|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i|    1.250|         |         |         |
mcs_0/U0/Debug.mdm_0/update|    1.535|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/drck_i
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clkRstSlow/clkGen/pll_base_inst/CLKOUT5|    3.863|         |         |         |
mcs_0/GPI2_Interrupt                   |    3.226|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i            |    2.860|    4.093|    3.882|         |
mcs_0/U0/Debug.mdm_0/update            |         |    5.655|    3.957|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcs_0/U0/Debug.mdm_0/update
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clkRstSlow/clkGen/pll_base_inst/CLKOUT5|    2.899|         |         |         |
mcs_0/U0/Debug.mdm_0/drck_i            |    1.402|         |         |         |
mcs_0/U0/Debug.mdm_0/update            |         |    4.756|    9.353|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT1|    2.444|         |         |         |
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2|    2.827|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clkRstSlow/clkGen/pll_base_inst/CLKOUT3                         |    4.420|         |         |         |
clkRstSlow/clkGen/pll_base_inst/CLKOUT5                         |    2.833|         |         |         |
withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/CLKOUT2|    8.488|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 80.00 secs
Total CPU time to Xst completion: 79.80 secs
 
--> 


Total memory usage is 726360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  859 (   0 filtered)
Number of infos    :  407 (   0 filtered)

