{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1393266021483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1393266021483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 15:20:21 2014 " "Processing started: Mon Feb 24 15:20:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1393266021483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1393266021483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_test -c quartus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_test -c quartus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1393266021484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1393266021739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/svn/gateware/mu320/rtl/vhdl/mu320_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /work/produtos/mu320/svn/gateware/mu320/rtl/vhdl/mu320_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mu320_constants " "Found design unit 1: mu320_constants" {  } { { "../../../mu320_constants.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/mu320_constants.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1393266022219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393266022219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/svn/gateware/mu320/rtl/vhdl/quality/signal_align.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/svn/gateware/mu320/rtl/vhdl/quality/signal_align.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_align-rtl " "Found design unit 1: signal_align-rtl" {  } { { "../../signal_align.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/signal_align.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1393266022223 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_align " "Found entity 1: signal_align" {  } { { "../../signal_align.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/signal_align.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393266022223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393266022223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/produtos/mu320/svn/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /work/produtos/mu320/svn/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gate_soft_interface-rtl " "Found design unit 1: gate_soft_interface-rtl" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1393266022225 ""} { "Info" "ISGN_ENTITY_NAME" "1 gate_soft_interface " "Found entity 1: gate_soft_interface" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1393266022225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1393266022225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gate_soft_interface " "Elaborating entity \"gate_soft_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1393266022271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_align signal_align:signal_align_1 " "Elaborating entity \"signal_align\" for hierarchy \"signal_align:signal_align_1\"" {  } { { "../../gate_soft_interface.vhd" "signal_align_1" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1393266022335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1393266023489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1393266024145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1393266024145 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_address\[3\] " "No output dependent on input pin \"avs_address\[3\]\"" {  } { { "../../gate_soft_interface.vhd" "" { Text "C:/work/produtos/MU320/SVN/gateware/mu320/rtl/vhdl/quality/gate_soft_interface.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1393266024257 "|gate_soft_interface|avs_address[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1393266024257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1282 " "Implemented 1282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "300 " "Implemented 300 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1393266024258 ""} { "Info" "ICUT_CUT_TM_OPINS" "288 " "Implemented 288 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1393266024258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "694 " "Implemented 694 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1393266024258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1393266024258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1393266024271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 15:20:24 2014 " "Processing ended: Mon Feb 24 15:20:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1393266024271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1393266024271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1393266024271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1393266024271 ""}
