$date
  Mon Apr 08 11:38:37 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module rippleadder4bit_tb $end
$var reg 1 ! c_in $end
$var reg 4 " a[3:0] $end
$var reg 4 # b[3:0] $end
$var reg 1 $ c_out $end
$var reg 4 % sum[3:0] $end
$scope module uut $end
$var reg 4 & a[3:0] $end
$var reg 4 ' b[3:0] $end
$var reg 1 ( c_in $end
$var reg 4 ) sum[3:0] $end
$var reg 1 * c_out $end
$var reg 4 + c[3:0] $end
$scope module fa0 $end
$var reg 1 , a $end
$var reg 1 - b $end
$var reg 1 . c_in $end
$var reg 1 / s $end
$var reg 1 0 c_out $end
$var reg 1 1 e1 $end
$var reg 1 2 e2 $end
$var reg 1 3 e3 $end
$scope module hf1 $end
$var reg 1 4 a $end
$var reg 1 5 b $end
$var reg 1 6 s $end
$var reg 1 7 c $end
$upscope $end
$scope module hf2 $end
$var reg 1 8 a $end
$var reg 1 9 b $end
$var reg 1 : s $end
$var reg 1 ; c $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var reg 1 < a $end
$var reg 1 = b $end
$var reg 1 > c_in $end
$var reg 1 ? s $end
$var reg 1 @ c_out $end
$var reg 1 A e1 $end
$var reg 1 B e2 $end
$var reg 1 C e3 $end
$scope module hf1 $end
$var reg 1 D a $end
$var reg 1 E b $end
$var reg 1 F s $end
$var reg 1 G c $end
$upscope $end
$scope module hf2 $end
$var reg 1 H a $end
$var reg 1 I b $end
$var reg 1 J s $end
$var reg 1 K c $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var reg 1 L a $end
$var reg 1 M b $end
$var reg 1 N c_in $end
$var reg 1 O s $end
$var reg 1 P c_out $end
$var reg 1 Q e1 $end
$var reg 1 R e2 $end
$var reg 1 S e3 $end
$scope module hf1 $end
$var reg 1 T a $end
$var reg 1 U b $end
$var reg 1 V s $end
$var reg 1 W c $end
$upscope $end
$scope module hf2 $end
$var reg 1 X a $end
$var reg 1 Y b $end
$var reg 1 Z s $end
$var reg 1 [ c $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var reg 1 \ a $end
$var reg 1 ] b $end
$var reg 1 ^ c_in $end
$var reg 1 _ s $end
$var reg 1 ` c_out $end
$var reg 1 a e1 $end
$var reg 1 b e2 $end
$var reg 1 c e3 $end
$scope module hf1 $end
$var reg 1 d a $end
$var reg 1 e b $end
$var reg 1 f s $end
$var reg 1 g c $end
$upscope $end
$scope module hf2 $end
$var reg 1 h a $end
$var reg 1 i b $end
$var reg 1 j s $end
$var reg 1 k c $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b1000 "
b0001 #
0$
b1001 %
b1000 &
b0001 '
0(
b1001 )
0*
b0000 +
0,
1-
0.
1/
00
11
02
03
04
15
16
07
18
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
1_
0`
1a
0b
0c
1d
0e
1f
0g
1h
0i
1j
0k
#20000000
b0000 "
b0010 #
b0010 %
b0000 &
b0010 '
b0010 )
0-
0/
01
05
06
08
0:
1=
1?
1A
1E
1F
1H
1J
0\
0_
0a
0d
0f
0h
0j
#40000000
b1111 "
b0001 #
1$
b0000 %
b1111 &
b0001 '
b0000 )
1*
b1111 +
1,
1-
10
12
14
15
17
1<
0=
1>
0?
1@
1C
1D
0E
1I
0J
1K
1L
1N
0O
1P
1Q
1S
1T
1V
1X
1Y
0Z
1[
1\
1^
0_
1`
1a
1c
1d
1f
1h
1i
0j
1k
#60000000
