+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-50-16/06-yosys-synthesis/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015132    0.037761    0.171535    0.171535 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.037761    0.000000    0.171535 v _214_/A (sg13g2_xnor2_1)
     1    0.001523    0.018649    0.041877    0.213412 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.018649    0.000000    0.213412 v _300_/D (sg13g2_dfrbpq_1)
                                              0.213412   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.001120    0.248880   library hold time
                                              0.248880   data required time
---------------------------------------------------------------------------------------------
                                              0.248880   data required time
                                             -0.213412   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.035468   slack (VIOLATED)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.051227    0.110860    0.226601    0.226601 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.110860    0.000000    0.226601 v _192_/A (sg13g2_xnor2_1)
     1    0.001523    0.018778    0.059572    0.286173 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018778    0.000000    0.286173 v _294_/D (sg13g2_dfrbpq_1)
                                              0.286173   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.001150    0.248850   library hold time
                                              0.248850   data required time
---------------------------------------------------------------------------------------------
                                              0.248850   data required time
                                             -0.286173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.037323   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.231257    0.231257 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.231257 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003101    0.028424    0.080354    0.311611 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.028424    0.000000    0.311611 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.011068    0.017489    0.329100 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011068    0.000000    0.329100 v _301_/D (sg13g2_dfrbpq_1)
                                              0.329100   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.000655    0.250655   library hold time
                                              0.250655   data required time
---------------------------------------------------------------------------------------------
                                              0.250655   data required time
                                             -0.329100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.078445   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _199_/A (sg13g2_xnor2_1)
     2    0.008760    0.046847    0.079422    0.290070 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.046847    0.000000    0.290070 v _200_/B (sg13g2_xor2_1)
     1    0.001523    0.015718    0.038929    0.328999 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.015718    0.000000    0.328999 v _296_/D (sg13g2_dfrbpq_1)
                                              0.328999   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.000434    0.249566   library hold time
                                              0.249566   data required time
---------------------------------------------------------------------------------------------
                                              0.249566   data required time
                                             -0.328999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.079433   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _198_/A (sg13g2_nand2_1)
     1    0.003500    0.030284    0.035389    0.246037 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.030284    0.000000    0.246037 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008688    0.045070    0.048359    0.294396 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.045070    0.000000    0.294396 v _204_/B (sg13g2_xor2_1)
     1    0.001523    0.015883    0.038418    0.332814 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.015883    0.000000    0.332814 v _297_/D (sg13g2_dfrbpq_1)
                                              0.332814   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.000473    0.249527   library hold time
                                              0.249527   data required time
---------------------------------------------------------------------------------------------
                                              0.249527   data required time
                                             -0.332814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.083286   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142492    0.243479    0.243479 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142492    0.000000    0.243479 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.322463 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.322463 v _293_/D (sg13g2_dfrbpq_1)
                                              0.322463   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.011030    0.238970   library hold time
                                              0.238970   data required time
---------------------------------------------------------------------------------------------
                                              0.238970   data required time
                                             -0.322463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.083493   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.231257    0.231257 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.231257 v _210_/A (sg13g2_xnor2_1)
     1    0.005424    0.035176    0.074487    0.305744 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.035176    0.000000    0.305744 v _211_/B (sg13g2_xnor2_1)
     1    0.001523    0.017904    0.035299    0.341044 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.017904    0.000000    0.341044 v _299_/D (sg13g2_dfrbpq_1)
                                              0.341044   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.000946    0.249054   library hold time
                                              0.249054   data required time
---------------------------------------------------------------------------------------------
                                              0.249054   data required time
                                             -0.341044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.091989   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _195_/A (sg13g2_xor2_1)
     2    0.008688    0.031625    0.082825    0.310883 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031625    0.000000    0.310883 v _196_/B (sg13g2_xor2_1)
     1    0.001523    0.016011    0.034553    0.345437 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016011    0.000000    0.345437 v _295_/D (sg13g2_dfrbpq_1)
                                              0.345437   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.000503    0.249497   library hold time
                                              0.249497   data required time
---------------------------------------------------------------------------------------------
                                              0.249497   data required time
                                             -0.345437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.095939   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.231257    0.231257 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.231257 v _206_/B (sg13g2_xnor2_1)
     2    0.009798    0.052324    0.082314    0.313572 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.052324    0.000000    0.313572 v _208_/A (sg13g2_xor2_1)
     1    0.001523    0.015786    0.043227    0.356799 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.015786    0.000000    0.356799 v _298_/D (sg13g2_dfrbpq_1)
                                              0.356799   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.000450    0.249550   library hold time
                                              0.249550   data required time
---------------------------------------------------------------------------------------------
                                              0.249550   data required time
                                             -0.356799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.107248   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _129_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.021894    0.000000    1.037275 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _285_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021894    0.000000    1.037275 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _286_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.021894    0.000000    1.037275 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _287_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021894    0.000000    1.037275 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _288_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021894    0.000000    1.037275 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _289_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.021894    0.000000    1.037275 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _290_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.021894    0.000000    1.037275 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _291_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.021894    0.000000    1.037275 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _292_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.021894    0.000000    1.037275 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.054663    0.195337   library removal time
                                              0.195337   data required time
---------------------------------------------------------------------------------------------
                                              0.195337   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841938   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015132    0.037761    0.171535    0.171535 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.037761    0.000000    0.171535 v sign (out)
                                              0.171535   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.171535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921535   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015132    0.037761    0.171535    0.171535 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.037761    0.000000    0.171535 v _127_/A (sg13g2_inv_1)
     1    0.006000    0.025560    0.028797    0.200332 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.025560    0.000000    0.200332 ^ signB (out)
                                              0.200332   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.200332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.950332   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _170_/A (sg13g2_nand2_1)
     1    0.006000    0.026980    0.053660    0.320695 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.026980    0.000000    0.320695 ^ sine_out[24] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070695   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _172_/A (sg13g2_nand2_1)
     1    0.006000    0.026980    0.053660    0.320695 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.026980    0.000000    0.320695 ^ sine_out[25] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070695   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _175_/A (sg13g2_nand2_1)
     1    0.006000    0.026707    0.053660    0.320695 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.026707    0.000000    0.320695 ^ sine_out[26] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070695   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _180_/A (sg13g2_nand2_1)
     1    0.006000    0.029010    0.053660    0.320695 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.029010    0.000000    0.320695 ^ sine_out[28] (out)
                                              0.320695   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.320695   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070695   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _187_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.031054    0.093903    0.321961 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.031054    0.000000    0.321961 ^ sine_out[31] (out)
                                              0.321961   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.321961   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071961   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _215_/B (sg13g2_nand3_1)
     2    0.006025    0.041817    0.051329    0.261977 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041817    0.000000    0.261977 ^ _284_/B (sg13g2_and2_1)
     1    0.006000    0.025863    0.066678    0.328655 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.025863    0.000000    0.328655 ^ sine_out[12] (out)
                                              0.328655   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.328655   data arrival time
---------------------------------------------------------------------------------------------
                                              1.078655   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006000    0.052960    0.064096    0.331131 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.052960    0.000000    0.331131 ^ sine_out[27] (out)
                                              0.331131   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.331131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.081131   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _148_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.053742    0.065098    0.332133 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.053742    0.000000    0.332133 ^ sine_out[16] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _157_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.052137    0.065098    0.332133 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.052137    0.000000    0.332133 ^ sine_out[18] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _162_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.045564    0.065098    0.332133 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.045564    0.000000    0.332133 ^ sine_out[20] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _164_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.045564    0.065098    0.332133 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.045564    0.000000    0.332133 ^ sine_out[21] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _165_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.045564    0.065098    0.332133 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.045564    0.000000    0.332133 ^ sine_out[22] (out)
                                              0.332133   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.332133   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _160_/A (sg13g2_nor2_1)
     1    0.006000    0.045036    0.074021    0.341056 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.045036    0.000000    0.341056 ^ sine_out[19] (out)
                                              0.341056   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.341056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.091056   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _167_/A (sg13g2_nor2_1)
     1    0.006000    0.045019    0.074021    0.341056 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.045019    0.000000    0.341056 ^ sine_out[23] (out)
                                              0.341056   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.341056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.091056   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _281_/A (sg13g2_nor2_1)
     1    0.006000    0.047119    0.074021    0.341056 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.047119    0.000000    0.341056 ^ sine_out[8] (out)
                                              0.341056   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.341056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.091056   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _275_/A (sg13g2_nor2_1)
     1    0.006000    0.047473    0.074497    0.344083 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.047473    0.000000    0.344083 ^ sine_out[3] (out)
                                              0.344083   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.344083   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094083   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _274_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.048568    0.079645    0.346680 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.048568    0.000000    0.346680 ^ sine_out[1] (out)
                                              0.346680   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.346680   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167005    0.267035    0.267035 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167005    0.000000    0.267035 v _155_/C1 (sg13g2_a221oi_1)
     1    0.006000    0.066084    0.082127    0.349162 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.066084    0.000000    0.349162 ^ sine_out[17] (out)
                                              0.349162   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.349162   data arrival time
---------------------------------------------------------------------------------------------
                                              1.099162   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _212_/A (sg13g2_nor2_1)
     2    0.009352    0.063938    0.090642    0.360227 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.063938    0.000000    0.360227 ^ sine_out[2] (out)
                                              0.360227   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.360227   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110227   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _137_/A (sg13g2_nand3_1)
     5    0.016320    0.064242    0.074257    0.284905 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.064242    0.000000    0.284905 ^ _138_/B (sg13g2_nor2_1)
     2    0.006280    0.027730    0.036623    0.321528 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.027730    0.000000    0.321528 v _279_/B (sg13g2_nor2_1)
     1    0.006000    0.045717    0.045713    0.367241 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.045717    0.000000    0.367241 ^ sine_out[7] (out)
                                              0.367241   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.367241   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117241   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _282_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[10] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121401   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _283_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[11] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121401   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _139_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[13] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121401   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _280_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.039488    0.081859    0.371401 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.039488    0.000000    0.371401 ^ sine_out[9] (out)
                                              0.371401   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.371401   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121401   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _222_/B1 (sg13g2_a21oi_1)
     2    0.008641    0.055705    0.061603    0.272251 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.055705    0.000000    0.272251 ^ _241_/A (sg13g2_nand2_1)
     1    0.003050    0.023531    0.037140    0.309391 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.023531    0.000000    0.309391 v _242_/C (sg13g2_nand3_1)
     1    0.003427    0.022965    0.028963    0.338354 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.022965    0.000000    0.338354 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.006000    0.035402    0.043912    0.382266 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.035402    0.000000    0.382266 v sine_out[0] (out)
                                              0.382266   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.382266   data arrival time
---------------------------------------------------------------------------------------------
                                              1.132266   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012957    0.065706    0.079184    0.307243 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.065706    0.000000    0.307243 ^ _147_/B (sg13g2_nand2_1)
     2    0.006067    0.038271    0.051895    0.359138 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038271    0.000000    0.359138 v _149_/B (sg13g2_nand2_1)
     1    0.006000    0.029389    0.034251    0.393389 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.029389    0.000000    0.393389 ^ sine_out[15] (out)
                                              0.393389   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.393389   data arrival time
---------------------------------------------------------------------------------------------
                                              1.143389   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _189_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.031054    0.108695    0.398236 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.031054    0.000000    0.398236 ^ sine_out[32] (out)
                                              0.398236   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.398236   data arrival time
---------------------------------------------------------------------------------------------
                                              1.148236   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _181_/A (sg13g2_and2_1)
     4    0.012640    0.037111    0.098741    0.368326 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.037111    0.000000    0.368326 v _184_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.037007    0.039194    0.407520 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.037007    0.000000    0.407520 ^ sine_out[29] (out)
                                              0.407520   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.407520   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157520   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _181_/A (sg13g2_and2_1)
     4    0.012640    0.037111    0.098741    0.368326 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.037111    0.000000    0.368326 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.037007    0.039194    0.407520 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.037007    0.000000    0.407520 ^ sine_out[30] (out)
                                              0.407520   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.407520   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157520   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145462    0.245512    0.245512 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145462    0.000000    0.245512 ^ _140_/B (sg13g2_nor2_1)
     5    0.015444    0.062771    0.082013    0.327525 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.062771    0.000000    0.327525 v _144_/A (sg13g2_nand2_1)
     2    0.006529    0.028695    0.037702    0.365227 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028695    0.000000    0.365227 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.033639    0.042546    0.407773 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.033639    0.000000    0.407773 v sine_out[14] (out)
                                              0.407773   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.407773   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157773   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012957    0.065706    0.079184    0.307243 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.065706    0.000000    0.307243 ^ _185_/B (sg13g2_nor2_1)
     5    0.015911    0.047681    0.058849    0.366092 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.047681    0.000000    0.366092 v _278_/B (sg13g2_nor2_1)
     1    0.006000    0.049041    0.050708    0.416800 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.049041    0.000000    0.416800 ^ sine_out[6] (out)
                                              0.416800   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.416800   data arrival time
---------------------------------------------------------------------------------------------
                                              1.166800   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.228059    0.228059 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.228059 v _132_/B (sg13g2_nand2_1)
     4    0.013319    0.060982    0.074428    0.302487 ^ _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.060982    0.000000    0.302487 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.012859    0.063230    0.074829    0.377316 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.063230    0.000000    0.377316 v _276_/B (sg13g2_nor2_1)
     1    0.006000    0.049053    0.054600    0.431916 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.049053    0.000000    0.431916 ^ sine_out[4] (out)
                                              0.431916   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.431916   data arrival time
---------------------------------------------------------------------------------------------
                                              1.181916   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.316838 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.316838 ^ _152_/A (sg13g2_nor2_1)
     4    0.012726    0.048705    0.067239    0.384078 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.048705    0.000000    0.384078 v _277_/B (sg13g2_nor2_1)
     1    0.006000    0.049053    0.050964    0.435042 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.049053    0.000000    0.435042 ^ sine_out[5] (out)
                                              0.435042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.435042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.185042   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _259_/B (sg13g2_or2_1)
     1    0.003500    0.018579    0.058111    0.516415 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.018579    0.000000    0.516415 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002979    0.055301    0.028400    0.544815 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.055301    0.000000    0.544815 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.051707    0.049155    0.593970 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.051707    0.000000    0.593970 ^ _262_/B (sg13g2_nor2_1)
     1    0.003280    0.046575    0.027218    0.621189 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.046575    0.000000    0.621189 v _265_/B (sg13g2_nor3_1)
     1    0.003389    0.064993    0.066931    0.688120 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.064993    0.000000    0.688120 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.078544    0.064238    0.752358 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.078544    0.000000    0.752358 v sine_out[1] (out)
                                              0.752358   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.752358   data arrival time
---------------------------------------------------------------------------------------------
                                              2.997642   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.340862 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.340862 v _224_/B (sg13g2_nand2_1)
     2    0.005823    0.039844    0.041898    0.382759 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.039844    0.000000    0.382759 ^ _243_/C (sg13g2_nand3_1)
     2    0.006651    0.062697    0.069863    0.452623 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.062697    0.000000    0.452623 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003189    0.053619    0.064566    0.517188 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.053619    0.000000    0.517188 ^ _248_/C (sg13g2_nor3_1)
     1    0.003275    0.052067    0.029668    0.546856 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.052067    0.000000    0.546856 v _255_/B (sg13g2_nor4_1)
     1    0.003253    0.084182    0.096565    0.643421 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.084182    0.000000    0.643421 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.055351    0.059396    0.702817 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.055351    0.000000    0.702817 v sine_out[0] (out)
                                              0.702817   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.702817   data arrival time
---------------------------------------------------------------------------------------------
                                              3.047183   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.538619 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.538619 v _212_/B (sg13g2_nor2_1)
     2    0.009352    0.078580    0.064424    0.603043 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.078580    0.000000    0.603043 ^ sine_out[2] (out)
                                              0.603043   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.603043   data arrival time
---------------------------------------------------------------------------------------------
                                              3.146957   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _147_/A (sg13g2_nand2_1)
     2    0.006067    0.044814    0.049466    0.536645 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.044814    0.000000    0.536645 v _275_/B (sg13g2_nor2_1)
     1    0.006000    0.062228    0.049990    0.586635 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.062228    0.000000    0.586635 ^ sine_out[3] (out)
                                              0.586635   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.586635   data arrival time
---------------------------------------------------------------------------------------------
                                              3.163365   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054034    0.037128    0.495432 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054034    0.000000    0.495432 v _144_/B (sg13g2_nand2_1)
     2    0.006529    0.033792    0.039810    0.535243 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.033792    0.000000    0.535243 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.039867    0.043803    0.579045 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.039867    0.000000    0.579045 v sine_out[14] (out)
                                              0.579045   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.579045   data arrival time
---------------------------------------------------------------------------------------------
                                              3.170955   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _143_/B (sg13g2_nor2_1)
     2    0.006109    0.054034    0.037128    0.495432 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.054034    0.000000    0.495432 v _147_/A (sg13g2_nand2_1)
     2    0.006529    0.038646    0.035595    0.531027 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038646    0.000000    0.531027 ^ _149_/B (sg13g2_nand2_1)
     1    0.006000    0.039867    0.045000    0.576027 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.039867    0.000000    0.576027 v sine_out[15] (out)
                                              0.576027   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.576027   data arrival time
---------------------------------------------------------------------------------------------
                                              3.173973   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.495430 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.495430 v _171_/B (sg13g2_nand2_1)
     1    0.003338    0.028062    0.032553    0.527983 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.028062    0.000000    0.527983 ^ _172_/B (sg13g2_nand2_1)
     1    0.006000    0.063104    0.042389    0.570373 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.063104    0.000000    0.570373 v sine_out[25] (out)
                                              0.570373   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.570373   data arrival time
---------------------------------------------------------------------------------------------
                                              3.179627   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _168_/B (sg13g2_nor2_1)
     2    0.006109    0.053875    0.037126    0.495430 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053875    0.000000    0.495430 v _169_/B (sg13g2_nand2_1)
     1    0.003338    0.025872    0.032553    0.527983 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.025872    0.000000    0.527983 ^ _170_/B (sg13g2_nand2_1)
     1    0.006000    0.063104    0.041849    0.569832 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.063104    0.000000    0.569832 v sine_out[24] (out)
                                              0.569832   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.569832   data arrival time
---------------------------------------------------------------------------------------------
                                              3.180168   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.055952    0.073831    0.543081 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.055952    0.000000    0.543081 v sine_out[29] (out)
                                              0.543081   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.543081   data arrival time
---------------------------------------------------------------------------------------------
                                              3.206919   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.075960    0.073037    0.542287 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.075960    0.000000    0.542287 v sine_out[10] (out)
                                              0.542287   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.542287   data arrival time
---------------------------------------------------------------------------------------------
                                              3.207713   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.060423    0.073037    0.542287 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.060423    0.000000    0.542287 v sine_out[21] (out)
                                              0.542287   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.542287   data arrival time
---------------------------------------------------------------------------------------------
                                              3.207713   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _151_/B (sg13g2_nand2_1)
     5    0.015655    0.102877    0.126048    0.441787 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.102877    0.000000    0.441787 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.050170    0.061563    0.503350 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.050170    0.000000    0.503350 ^ _160_/B (sg13g2_nor2_1)
     1    0.006000    0.053750    0.032481    0.535831 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.053750    0.000000    0.535831 v sine_out[19] (out)
                                              0.535831   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.535831   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214169   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.210648    0.210648 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.210648 v _125_/A (sg13g2_inv_1)
    10    0.031428    0.097220    0.106190    0.316838 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.097220    0.000000    0.316838 ^ _161_/A (sg13g2_nand2_1)
     3    0.009588    0.059452    0.071922    0.388760 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059452    0.000000    0.388760 v _177_/B (sg13g2_nand2_1)
     3    0.009520    0.064374    0.048300    0.437060 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.064374    0.000000    0.437060 ^ _179_/A (sg13g2_nand2_1)
     2    0.006067    0.041212    0.049604    0.486664 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.041212    0.000000    0.486664 v _281_/B (sg13g2_nor2_1)
     1    0.006000    0.061771    0.049088    0.535752 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.061771    0.000000    0.535752 ^ sine_out[8] (out)
                                              0.535752   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.535752   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214248   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.012389    0.079090    0.102979    0.354064 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079090    0.000000    0.354064 v _185_/B (sg13g2_nor2_1)
     5    0.016749    0.106029    0.105417    0.459481 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.106029    0.000000    0.459481 ^ _186_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.049351    0.071285    0.530766 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.049351    0.000000    0.530766 v sine_out[30] (out)
                                              0.530766   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.530766   data arrival time
---------------------------------------------------------------------------------------------
                                              3.219234   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.222931    0.222931 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.222931 ^ _125_/A (sg13g2_inv_1)
    10    0.031165    0.087166    0.109384    0.332316 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.087166    0.000000    0.332316 v _161_/A (sg13g2_nand2_1)
     3    0.010013    0.046144    0.053381    0.385697 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.046144    0.000000    0.385697 ^ _177_/B (sg13g2_nand2_1)
     3    0.009218    0.081712    0.056834    0.442530 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.081712    0.000000    0.442530 v _179_/A (sg13g2_nand2_1)
     2    0.006529    0.036469    0.042271    0.484801 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.036469    0.000000    0.484801 ^ _180_/B (sg13g2_nand2_1)
     1    0.006000    0.063104    0.044463    0.529264 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.063104    0.000000    0.529264 v sine_out[28] (out)
                                              0.529264   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.529264   data arrival time
---------------------------------------------------------------------------------------------
                                              3.220736   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _151_/B (sg13g2_nand2_1)
     5    0.015655    0.102877    0.126048    0.441787 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.102877    0.000000    0.441787 v _166_/B (sg13g2_nor2_1)
     1    0.003191    0.044717    0.051078    0.492865 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.044717    0.000000    0.492865 ^ _167_/B (sg13g2_nor2_1)
     1    0.006000    0.053750    0.031120    0.523985 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.053750    0.000000    0.523985 v sine_out[23] (out)
                                              0.523985   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.523985   data arrival time
---------------------------------------------------------------------------------------------
                                              3.226015   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _138_/B (sg13g2_nor2_1)
     2    0.006528    0.063320    0.069617    0.462635 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.063320    0.000000    0.462635 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.075960    0.059731    0.522366 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.075960    0.000000    0.522366 v sine_out[13] (out)
                                              0.522366   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.522366   data arrival time
---------------------------------------------------------------------------------------------
                                              3.227634   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.012389    0.079090    0.102979    0.354064 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079090    0.000000    0.354064 v _185_/B (sg13g2_nor2_1)
     5    0.016749    0.106029    0.105417    0.459481 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.106029    0.000000    0.459481 ^ _189_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.067116    0.062033    0.521514 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.067116    0.000000    0.521514 v sine_out[32] (out)
                                              0.521514   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.521514   data arrival time
---------------------------------------------------------------------------------------------
                                              3.228486   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.070703    0.061021    0.519325 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.070703    0.000000    0.519325 v sine_out[16] (out)
                                              0.519325   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.519325   data arrival time
---------------------------------------------------------------------------------------------
                                              3.230675   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _132_/A (sg13g2_nand2_1)
     4    0.012811    0.081416    0.099110    0.350195 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.081416    0.000000    0.350195 v _163_/A2 (sg13g2_o21ai_1)
     4    0.013014    0.114610    0.119055    0.469250 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.114610    0.000000    0.469250 ^ _276_/B (sg13g2_nor2_1)
     1    0.006000    0.035924    0.046868    0.516118 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.035924    0.000000    0.516118 v sine_out[4] (out)
                                              0.516118   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.516118   data arrival time
---------------------------------------------------------------------------------------------
                                              3.233882   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _187_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.053968    0.054192    0.512496 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.053968    0.000000    0.512496 v sine_out[31] (out)
                                              0.512496   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.512496   data arrival time
---------------------------------------------------------------------------------------------
                                              3.237504   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120780    0.233762    0.233762 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120780    0.000000    0.233762 v _140_/A (sg13g2_nor2_1)
     5    0.016047    0.107899    0.112128    0.345890 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.107899    0.000000    0.345890 ^ _152_/B (sg13g2_nor2_1)
     4    0.012726    0.050255    0.064760    0.410650 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.050255    0.000000    0.410650 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006000    0.105726    0.099577    0.510226 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.105726    0.000000    0.510226 ^ sine_out[17] (out)
                                              0.510226   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.510226   data arrival time
---------------------------------------------------------------------------------------------
                                              3.239774   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _156_/B (sg13g2_nand2b_1)
     2    0.007156    0.048529    0.057858    0.450875 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048529    0.000000    0.450875 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.070703    0.055451    0.506327 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.070703    0.000000    0.506327 v sine_out[18] (out)
                                              0.506327   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.506327   data arrival time
---------------------------------------------------------------------------------------------
                                              3.243673   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.012389    0.079090    0.102979    0.354064 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.079090    0.000000    0.354064 v _185_/B (sg13g2_nor2_1)
     5    0.016749    0.106029    0.105417    0.459481 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.106029    0.000000    0.459481 ^ _278_/B (sg13g2_nor2_1)
     1    0.006000    0.034567    0.045535    0.505016 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.034567    0.000000    0.505016 v sine_out[6] (out)
                                              0.505016   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.505016   data arrival time
---------------------------------------------------------------------------------------------
                                              3.244984   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _156_/B (sg13g2_nand2b_1)
     2    0.007156    0.048529    0.057858    0.450875 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.048529    0.000000    0.450875 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.063268    0.049835    0.500711 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.063268    0.000000    0.500711 v sine_out[27] (out)
                                              0.500711   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.500711   data arrival time
---------------------------------------------------------------------------------------------
                                              3.249289   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _137_/B (sg13g2_nand3_1)
     5    0.015845    0.120914    0.141933    0.393018 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.120914    0.000000    0.393018 v _138_/B (sg13g2_nor2_1)
     2    0.006528    0.063320    0.069617    0.462635 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.063320    0.000000    0.462635 ^ _279_/B (sg13g2_nor2_1)
     1    0.006000    0.027302    0.035764    0.498399 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.027302    0.000000    0.498399 v sine_out[7] (out)
                                              0.498399   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.498399   data arrival time
---------------------------------------------------------------------------------------------
                                              3.251601   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _215_/A (sg13g2_nand3_1)
     2    0.005952    0.085943    0.104607    0.420346 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.085943    0.000000    0.420346 v _284_/B (sg13g2_and2_1)
     1    0.006000    0.022428    0.075444    0.495790 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.022428    0.000000    0.495790 v sine_out[12] (out)
                                              0.495790   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.495790   data arrival time
---------------------------------------------------------------------------------------------
                                              3.254210   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.340862 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.340862 v _152_/B (sg13g2_nor2_1)
     4    0.012953    0.086143    0.085124    0.425985 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.086143    0.000000    0.425985 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.075960    0.066335    0.492320 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.075960    0.000000    0.492320 v sine_out[11] (out)
                                              0.492320   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.492320   data arrival time
---------------------------------------------------------------------------------------------
                                              3.257680   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _140_/A (sg13g2_nor2_1)
     5    0.015444    0.067451    0.089777    0.340862 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.067451    0.000000    0.340862 v _152_/B (sg13g2_nor2_1)
     4    0.012953    0.086143    0.085124    0.425985 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.086143    0.000000    0.425985 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.060423    0.066335    0.492320 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.060423    0.000000    0.492320 v sine_out[22] (out)
                                              0.492320   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.492320   data arrival time
---------------------------------------------------------------------------------------------
                                              3.257680   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.056064    0.120780    0.233762    0.233762 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.120780    0.000000    0.233762 v _141_/A (sg13g2_or2_1)
     3    0.009330    0.033800    0.104178    0.337940 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.033800    0.000000    0.337940 v _173_/A2 (sg13g2_o21ai_1)
     2    0.006678    0.076894    0.071568    0.409508 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.076894    0.000000    0.409508 ^ _174_/B (sg13g2_nand2_1)
     1    0.003054    0.028832    0.044579    0.454086 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.028832    0.000000    0.454086 v _175_/B (sg13g2_nand2_1)
     1    0.006000    0.049457    0.031639    0.485726 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.049457    0.000000    0.485726 ^ sine_out[26] (out)
                                              0.485726   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.485726   data arrival time
---------------------------------------------------------------------------------------------
                                              3.264274   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _150_/B (sg13g2_and2_1)
     3    0.009446    0.039044    0.114554    0.430293 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.039044    0.000000    0.430293 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.060423    0.050958    0.481251 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.060423    0.000000    0.481251 v sine_out[20] (out)
                                              0.481251   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.481251   data arrival time
---------------------------------------------------------------------------------------------
                                              3.268749   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _130_/A (sg13g2_nor2_1)
     2    0.006094    0.068009    0.074951    0.344537 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068009    0.000000    0.344537 ^ _136_/B (sg13g2_nand2b_1)
     4    0.013370    0.067347    0.078097    0.422634 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.067347    0.000000    0.422634 v _277_/A (sg13g2_nor2_1)
     1    0.006000    0.049469    0.058133    0.480767 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.049469    0.000000    0.480767 ^ sine_out[5] (out)
                                              0.480767   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.480767   data arrival time
---------------------------------------------------------------------------------------------
                                              3.269233   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170554    0.269585    0.269585 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170554    0.000000    0.269585 v _131_/A (sg13g2_or2_1)
     6    0.018025    0.051818    0.131099    0.400685 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.051818    0.000000    0.400685 v _280_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.065596    0.059512    0.460196 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.065596    0.000000    0.460196 ^ sine_out[9] (out)
                                              0.460196   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.460196   data arrival time
---------------------------------------------------------------------------------------------
                                              3.289804   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015237    0.046471    0.175754    0.175754 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.046471    0.000000    0.175754 ^ _127_/A (sg13g2_inv_1)
     1    0.006000    0.023079    0.029760    0.205515 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.023079    0.000000    0.205515 v signB (out)
                                              0.205515   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.205515   data arrival time
---------------------------------------------------------------------------------------------
                                              3.544485   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.015237    0.046471    0.175754    0.175754 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.046471    0.000000    0.175754 ^ sign (out)
                                              0.175754   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.175754   data arrival time
---------------------------------------------------------------------------------------------
                                              3.574245   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _129_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.021894    0.000000    1.037275 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _285_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021894    0.000000    1.037275 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _286_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.021894    0.000000    1.037275 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _287_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.021894    0.000000    1.037275 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _288_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.021894    0.000000    1.037275 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _289_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.021894    0.000000    1.037275 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _290_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.021894    0.000000    1.037275 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _291_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.021894    0.000000    1.037275 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _292_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.021894    0.000000    1.037275 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.617927 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.617927 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.693751 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.693751 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006136    0.071221    0.078685    0.772436 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.071221    0.000000    0.772436 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001496    0.040375    0.067536    0.839972 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040375    0.000000    0.839972 ^ _299_/D (sg13g2_dfrbpq_1)
                                              0.839972   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.066293    4.683707   library setup time
                                              4.683707   data required time
---------------------------------------------------------------------------------------------
                                              4.683707   data required time
                                             -0.839972   data arrival time
---------------------------------------------------------------------------------------------
                                              3.843736   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.538619 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.538619 v _212_/B (sg13g2_nor2_1)
     2    0.009352    0.078580    0.064424    0.603043 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.078580    0.000000    0.603043 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.087534    0.088700    0.691743 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.087534    0.000000    0.691743 v _214_/B (sg13g2_xnor2_1)
     1    0.001496    0.041848    0.053110    0.744853 ^ _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.041848    0.000000    0.744853 ^ _300_/D (sg13g2_dfrbpq_1)
                                              0.744853   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.066642    4.683358   library setup time
                                              4.683358   data required time
---------------------------------------------------------------------------------------------
                                              4.683358   data required time
                                             -0.744853   data arrival time
---------------------------------------------------------------------------------------------
                                              3.938505   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.617927 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.617927 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008760    0.062414    0.075824    0.693751 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.062414    0.000000    0.693751 v _208_/B (sg13g2_xor2_1)
     1    0.001523    0.032668    0.068972    0.762723 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.032668    0.000000    0.762723 v _298_/D (sg13g2_dfrbpq_1)
                                              0.762723   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.047645    4.702354   library setup time
                                              4.702354   data required time
---------------------------------------------------------------------------------------------
                                              4.702354   data required time
                                             -0.762723   data arrival time
---------------------------------------------------------------------------------------------
                                              3.939631   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093787    0.198330    0.289542    0.289542 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.198330    0.000000    0.289542 v _142_/A (sg13g2_or2_1)
     7    0.021576    0.058563    0.142427    0.431969 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.058563    0.000000    0.431969 v _143_/B (sg13g2_nor2_1)
     2    0.006429    0.063862    0.055210    0.487179 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.063862    0.000000    0.487179 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.048360    0.051439    0.538619 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048360    0.000000    0.538619 v _212_/B (sg13g2_nor2_1)
     2    0.009352    0.078580    0.064424    0.603043 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.078580    0.000000    0.603043 ^ _213_/C (sg13g2_nand3_1)
     2    0.008766    0.087534    0.088700    0.691743 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.087534    0.000000    0.691743 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003101    0.056421    0.040319    0.732062 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056421    0.000000    0.732062 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.015731    0.022423    0.754485 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.015731    0.000000    0.754485 v _301_/D (sg13g2_dfrbpq_1)
                                              0.754485   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.043098    4.706902   library setup time
                                              4.706902   data required time
---------------------------------------------------------------------------------------------
                                              4.706902   data required time
                                             -0.754485   data arrival time
---------------------------------------------------------------------------------------------
                                              3.952417   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008888    0.087265    0.095790    0.617927 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087265    0.000000    0.617927 ^ _204_/B (sg13g2_xor2_1)
     1    0.001496    0.034728    0.074446    0.692374 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034728    0.000000    0.692374 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.692374   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.064953    4.685047   library setup time
                                              4.685047   data required time
---------------------------------------------------------------------------------------------
                                              4.685047   data required time
                                             -0.692374   data arrival time
---------------------------------------------------------------------------------------------
                                              3.992673   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065849    0.081570    0.522137 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.065849    0.000000    0.522137 v _200_/A (sg13g2_xor2_1)
     1    0.001523    0.036207    0.072134    0.594271 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036207    0.000000    0.594271 v _296_/D (sg13g2_dfrbpq_1)
                                              0.594271   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.048596    4.701404   library setup time
                                              4.701404   data required time
---------------------------------------------------------------------------------------------
                                              4.701404   data required time
                                             -0.594271   data arrival time
---------------------------------------------------------------------------------------------
                                              4.107133   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008763    0.064201    0.094272    0.345356 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064201    0.000000    0.345356 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091200    0.095211    0.440567 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.091200    0.000000    0.440567 ^ _196_/A (sg13g2_xor2_1)
     1    0.001496    0.034531    0.078763    0.519330 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.034531    0.000000    0.519330 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.519330   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.064906    4.685094   library setup time
                                              4.685094   data required time
---------------------------------------------------------------------------------------------
                                              4.685094   data required time
                                             -0.519330   data arrival time
---------------------------------------------------------------------------------------------
                                              4.165763   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.251085    0.251085 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.251085 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009276    0.089581    0.102082    0.353167 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.089581    0.000000    0.353167 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001496    0.043546    0.072020    0.425187 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043546    0.000000    0.425187 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.425187   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.067045    4.682955   library setup time
                                              4.682955   data required time
---------------------------------------------------------------------------------------------
                                              4.682955   data required time
                                             -0.425187   data arrival time
---------------------------------------------------------------------------------------------
                                              4.257768   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142492    0.243479    0.243479 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142492    0.000000    0.243479 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.322463 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.322463 v _293_/D (sg13g2_dfrbpq_1)
                                              0.322463   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.055245    4.694756   library setup time
                                              4.694756   data required time
---------------------------------------------------------------------------------------------
                                              4.694756   data required time
                                             -0.322463   data arrival time
---------------------------------------------------------------------------------------------
                                              4.372293   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.027135    0.023329    0.012568    1.012568 v rst (in)
                                                         rst (net)
                      0.023329    0.000000    1.012568 v _129_/A (sg13g2_inv_1)
     1    0.005557    0.021894    0.024707    1.037275 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.021894    0.000000    1.037275 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.037275   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.066797    4.683203   library recovery time
                                              4.683203   data required time
---------------------------------------------------------------------------------------------
                                              4.683203   data required time
                                             -1.037275   data arrival time
---------------------------------------------------------------------------------------------
                                              3.645928   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.093986    0.248300    0.315739    0.315739 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.248300    0.000000    0.315739 ^ _142_/A (sg13g2_or2_1)
     7    0.022972    0.067777    0.142565    0.458304 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.067777    0.000000    0.458304 ^ _259_/B (sg13g2_or2_1)
     1    0.003500    0.018579    0.058111    0.516415 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.018579    0.000000    0.516415 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002979    0.055301    0.028400    0.544815 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.055301    0.000000    0.544815 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003191    0.051707    0.049155    0.593970 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.051707    0.000000    0.593970 ^ _262_/B (sg13g2_nor2_1)
     1    0.003280    0.046575    0.027218    0.621189 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.046575    0.000000    0.621189 v _265_/B (sg13g2_nor3_1)
     1    0.003389    0.064993    0.066931    0.688120 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.064993    0.000000    0.688120 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.078544    0.064238    0.752358 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.078544    0.000000    0.752358 v sine_out[1] (out)
                                              0.752358   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.752358   data arrival time
---------------------------------------------------------------------------------------------
                                              2.997642   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_297_/Q                                   8     29    -21 (VIOLATED)
_298_/Q                                   8     25    -17 (VIOLATED)
_299_/Q                                   8     25    -17 (VIOLATED)
_294_/Q                                   8     16     -8 (VIOLATED)
_295_/Q                                   8     15     -7 (VIOLATED)
_293_/Q                                   8     14     -6 (VIOLATED)
_301_/Q                                   8     13     -5 (VIOLATED)
_296_/Q                                   8     12     -4 (VIOLATED)
_125_/Y                                   8     10     -2 (VIOLATED)
rst                                       8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 179 unannotated drivers.
 clk
 rst
 _125_/Y
 _126_/Y
 _127_/Y
 _128_/Y
 _129_/Y
 _130_/Y
 _131_/X
 _132_/Y
 _133_/Y
 _134_/Y
 _135_/Y
 _136_/Y
 _137_/Y
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/X
 _142_/X
 _143_/Y
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/Y
 _148_/Y
 _149_/Y
 _150_/X
 _151_/Y
 _152_/Y
 _153_/Y
 _154_/Y
 _155_/Y
 _156_/Y
 _157_/Y
 _158_/Y
 _159_/Y
 _160_/Y
 _161_/Y
 _162_/Y
 _163_/Y
 _164_/Y
 _165_/Y
 _166_/Y
 _167_/Y
 _168_/Y
 _169_/Y
 _170_/Y
 _171_/Y
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/Y
 _179_/Y
 _180_/Y
 _181_/X
 _182_/Y
 _183_/X
 _184_/Y
 _185_/Y
 _186_/Y
 _187_/Y
 _188_/Y
 _189_/Y
 _190_/Y
 _191_/Y
 _192_/Y
 _193_/Y
 _194_/X
 _195_/X
 _196_/X
 _197_/Y
 _198_/Y
 _199_/Y
 _200_/X
 _201_/X
 _202_/X
 _203_/Y
 _204_/X
 _205_/Y
 _206_/Y
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/Y
 _212_/Y
 _213_/Y
 _214_/Y
 _215_/Y
 _216_/Y
 _217_/Y
 _218_/Y
 _219_/Y
 _220_/X
 _221_/Y
 _222_/Y
 _223_/X
 _224_/Y
 _225_/Y
 _226_/X
 _227_/Y
 _228_/Y
 _229_/Y
 _230_/Y
 _231_/Y
 _232_/Y
 _233_/Y
 _234_/Y
 _235_/Y
 _236_/Y
 _237_/Y
 _238_/Y
 _239_/X
 _240_/Y
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/Y
 _245_/Y
 _246_/Y
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/Y
 _251_/Y
 _252_/Y
 _253_/Y
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/X
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/Y
 _266_/X
 _267_/Y
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Y
 _274_/Y
 _275_/Y
 _276_/Y
 _277_/Y
 _278_/Y
 _279_/Y
 _280_/Y
 _281_/Y
 _282_/Y
 _283_/Y
 _284_/X
 _285_/Y
 _286_/Y
 _287_/Y
 _288_/Y
 _289_/Y
 _290_/Y
 _291_/Y
 _292_/Y
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 10
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 10
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.162580e-04 0.000000e+00 9.376656e-09 1.162673e-04  98.9%
Combinational        3.450956e-07 8.714438e-07 4.345063e-08 1.259990e-06   1.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.166031e-04 8.714438e-07 5.282729e-08 1.175273e-04 100.0%
                            99.2%         0.7%         0.0%
%OL_METRIC_F power__internal__total 0.00011660306336125359
%OL_METRIC_F power__switching__total 8.714437740309222e-7
%OL_METRIC_F power__leakage__total 5.2827289209744777e-8
%OL_METRIC_F power__total 0.00011752733553294092

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.25
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.015419 source latency _293_/CLK ^
-0.015419 target latency _293_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.25
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.015419 source latency _293_/CLK ^
-0.015419 target latency _293_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C -0.03546750493688437
nom_fast_1p32V_m40C: -0.03546750493688437
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.9976415531620875
nom_fast_1p32V_m40C: 2.9976415531620875
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C -0.03546750493688437
nom_fast_1p32V_m40C: -0.03546750493688437
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C -0.03546750493688437
nom_fast_1p32V_m40C: -0.03546750493688437
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
[hold reg-reg] _300_/Q -> _300_/D : -0.035468
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 1
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C -0.035468
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 1
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.843736
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.015419         network latency _293_/CLK
        0.015419 network latency _293_/CLK
---------------
0.015419 0.015419 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.011520         network latency _293_/CLK
        0.011520 network latency _293_/CLK
---------------
0.011520 0.011520 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.16 fmax = 864.85
%OL_END_REPORT
Writing SDF files for all corners…
