#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 16 16:03:31 2021
# Process ID: 13232
# Current directory: /afs/ee.cooper.edu/user/d/david.yang/Week3_Verilog/Week3_Verilog.sim/sim_1/impl/timing/xsim
# Command line: wbtcv -mode batch -source /afs/ee.cooper.edu/user/d/david.yang/Week3_Verilog/Week3_Verilog.sim/sim_1/impl/timing/xsim/xsim.dir/test_file_time_impl/webtalk/xsim_webtalk.tcl -notrace
# Log file: /afs/ee.cooper.edu/user/d/david.yang/Week3_Verilog/Week3_Verilog.sim/sim_1/impl/timing/xsim/webtalk.log
# Journal file: /afs/ee.cooper.edu/user/d/david.yang/Week3_Verilog/Week3_Verilog.sim/sim_1/impl/timing/xsim/webtalk.jou
#-----------------------------------------------------------
source /afs/ee.cooper.edu/user/d/david.yang/Week3_Verilog/Week3_Verilog.sim/sim_1/impl/timing/xsim/xsim.dir/test_file_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ee.cooper.edu/user/d/david.yang/Week3_Verilog/Week3_Verilog.sim/sim_1/impl/timing/xsim/xsim.dir/test_file_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 16 16:03:33 2021. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 16 16:03:33 2021...
