;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB <900, 2
	SUB <50, @3
	SUB @-127, 100
	MOV -4, <-20
	DJN 3, 0
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	ADD 103, @23
	ADD #270, 0
	DJN <13, -2
	SUB @121, 103
	SUB @121, 103
	SUB 0, <12
	SUB @-127, 100
	SPL 0, <802
	JMN 3, <805
	JMN 3, <805
	DJN -1, @-20
	SUB 300, 300
	SUB 300, <-300
	SUB <124, -103
	JMP 33, 9
	ADD 30, 9
	SUB -7, <-120
	SUB @121, 103
	SUB @121, 103
	CMP -120, -0
	SLT #40, 7
	CMP @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB 30, -30
	DJN <13, -2
	DJN <13, -2
	SUB 100, -0
	SUB 300, 300
	DJN -1, @-20
	ADD #270, <91
	ADD #270, <91
	SUB @121, 103
	SPL 0, <802
	ADD 30, 9
	CMP -207, <-120
	ADD 560, 9
	ADD 30, 9
