
14_input_capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000274  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800040c  08000414  00001414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800040c  0800040c  00001414  2**0
                  CONTENTS
  4 .ARM          00000000  0800040c  0800040c  00001414  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800040c  08000414  00001414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800040c  0800040c  0000140c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000410  08000410  00001410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001414  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000414  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000414  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001414  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000062c  00000000  00000000  00001444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001a4  00000000  00000000  00001a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  00001c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000004d  00000000  00000000  00001c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000e9f  00000000  00000000  00001cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000d4f  00000000  00000000  00002b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053928  00000000  00000000  000038cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000571f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c8  00000000  00000000  00057238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00057300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080003f4 	.word	0x080003f4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080003f4 	.word	0x080003f4

080001d8 <main>:


int timestamp = 0;

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0

	tim2_1hz_init();
 80001dc:	f000 f816 	bl	800020c <tim2_1hz_init>
	tim2_PA5output_compare();
 80001e0:	f000 f832 	bl	8000248 <tim2_PA5output_compare>
	tim3_input_capture();
 80001e4:	f000 f878 	bl	80002d8 <tim3_input_capture>


	while(1)
	{
		/*Wait until the edge is completed*/
		while(!(TIM3->SR & SR_CC1IF)){}
 80001e8:	bf00      	nop
 80001ea:	4b06      	ldr	r3, [pc, #24]	@ (8000204 <main+0x2c>)
 80001ec:	691b      	ldr	r3, [r3, #16]
 80001ee:	f003 0302 	and.w	r3, r3, #2
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d0f9      	beq.n	80001ea <main+0x12>

		/*read capture*/
		timestamp = TIM3->CCR1;
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <main+0x2c>)
 80001f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80001fa:	461a      	mov	r2, r3
 80001fc:	4b02      	ldr	r3, [pc, #8]	@ (8000208 <main+0x30>)
 80001fe:	601a      	str	r2, [r3, #0]
		while(!(TIM3->SR & SR_CC1IF)){}
 8000200:	e7f2      	b.n	80001e8 <main+0x10>
 8000202:	bf00      	nop
 8000204:	40000400 	.word	0x40000400
 8000208:	2000001c 	.word	0x2000001c

0800020c <tim2_1hz_init>:
#define AFR5_TIM			(1U<<20)
#define AFR6_TIM			(1U<<25)
#define CCER_CC1S			(1U<<0)

void tim2_1hz_init(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
	/*Enable clock access to tim2*/
	RCC-> APB1ENR |= TIM2EN;
 8000210:	4b0c      	ldr	r3, [pc, #48]	@ (8000244 <tim2_1hz_init+0x38>)
 8000212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000214:	4a0b      	ldr	r2, [pc, #44]	@ (8000244 <tim2_1hz_init+0x38>)
 8000216:	f043 0301 	orr.w	r3, r3, #1
 800021a:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Set prescaler value*/
	TIM2 -> PSC = 1600-1;  //16000000/1600 = 10000
 800021c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000220:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000224:	629a      	str	r2, [r3, #40]	@ 0x28

	/*clear counter*/
	TIM2 -> ARR = 10000-1;
 8000226:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800022a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800022e:	62da      	str	r2, [r3, #44]	@ 0x2c
	//10000/10000 = 1

	/*Enable timer*/
	TIM2 -> CR1 = CR1_CEN;
 8000230:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000234:	2201      	movs	r2, #1
 8000236:	601a      	str	r2, [r3, #0]

}
 8000238:	bf00      	nop
 800023a:	46bd      	mov	sp, r7
 800023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	40023800 	.word	0x40023800

08000248 <tim2_PA5output_compare>:


void tim2_PA5output_compare(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
	/*Enable clock access to tim2*/
	RCC -> AHB1ENR |= GPIOAEN;
 800024c:	4b20      	ldr	r3, [pc, #128]	@ (80002d0 <tim2_PA5output_compare+0x88>)
 800024e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000250:	4a1f      	ldr	r2, [pc, #124]	@ (80002d0 <tim2_PA5output_compare+0x88>)
 8000252:	f043 0301 	orr.w	r3, r3, #1
 8000256:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA5 as alternate function mode*/
	GPIOA -> MODER &= ~(1<<10);
 8000258:	4b1e      	ldr	r3, [pc, #120]	@ (80002d4 <tim2_PA5output_compare+0x8c>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a1d      	ldr	r2, [pc, #116]	@ (80002d4 <tim2_PA5output_compare+0x8c>)
 800025e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000262:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |= (1<<11);
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <tim2_PA5output_compare+0x8c>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a1a      	ldr	r2, [pc, #104]	@ (80002d4 <tim2_PA5output_compare+0x8c>)
 800026a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800026e:	6013      	str	r3, [r2, #0]

	/*set PA5 alternate function type to TIM2_CH1 (AF01)*/
	GPIOA -> AFR[0] |= AFR5_TIM;
 8000270:	4b18      	ldr	r3, [pc, #96]	@ (80002d4 <tim2_PA5output_compare+0x8c>)
 8000272:	6a1b      	ldr	r3, [r3, #32]
 8000274:	4a17      	ldr	r2, [pc, #92]	@ (80002d4 <tim2_PA5output_compare+0x8c>)
 8000276:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800027a:	6213      	str	r3, [r2, #32]

	/*Enable clock access to TIM2*/
	RCC -> APB1ENR |= TIM2EN;
 800027c:	4b14      	ldr	r3, [pc, #80]	@ (80002d0 <tim2_PA5output_compare+0x88>)
 800027e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000280:	4a13      	ldr	r2, [pc, #76]	@ (80002d0 <tim2_PA5output_compare+0x88>)
 8000282:	f043 0301 	orr.w	r3, r3, #1
 8000286:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Set pre-scaler value*/
	TIM2 -> PSC = 1600-1;
 8000288:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800028c:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000290:	629a      	str	r2, [r3, #40]	@ 0x28

	/*Set auto-relode value*/
	TIM2 -> ARR = 10000-1;
 8000292:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000296:	f242 720f 	movw	r2, #9999	@ 0x270f
 800029a:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Set output compare toggle mode*/
	TIM2 -> CCMR1 = OC_TOGGLE;
 800029c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002a0:	2230      	movs	r2, #48	@ 0x30
 80002a2:	619a      	str	r2, [r3, #24]

	/*Enable tim2 ch1 in compare mode*/
	TIM2 -> CCER |= CCER_CC1E;
 80002a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002a8:	6a1b      	ldr	r3, [r3, #32]
 80002aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6213      	str	r3, [r2, #32]

	/*Clear counter*/
	TIM2 -> CNT = 0;
 80002b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002b8:	2200      	movs	r2, #0
 80002ba:	625a      	str	r2, [r3, #36]	@ 0x24

	/*Enable timer*/
	TIM2 -> CR1 = CR1_CEN;
 80002bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002c0:	2201      	movs	r2, #1
 80002c2:	601a      	str	r2, [r3, #0]

}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40023800 	.word	0x40023800
 80002d4:	40020000 	.word	0x40020000

080002d8 <tim3_input_capture>:




void tim3_input_capture(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
	/*Enable clock access to tim3*/
	RCC -> AHB1ENR |= GPIOAEN;
 80002dc:	4b1b      	ldr	r3, [pc, #108]	@ (800034c <tim3_input_capture+0x74>)
 80002de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002e0:	4a1a      	ldr	r2, [pc, #104]	@ (800034c <tim3_input_capture+0x74>)
 80002e2:	f043 0301 	orr.w	r3, r3, #1
 80002e6:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA6 as alternate function mode*/
	GPIOA -> MODER &= ~(1<<12);
 80002e8:	4b19      	ldr	r3, [pc, #100]	@ (8000350 <tim3_input_capture+0x78>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a18      	ldr	r2, [pc, #96]	@ (8000350 <tim3_input_capture+0x78>)
 80002ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80002f2:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |= (1<<13);
 80002f4:	4b16      	ldr	r3, [pc, #88]	@ (8000350 <tim3_input_capture+0x78>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a15      	ldr	r2, [pc, #84]	@ (8000350 <tim3_input_capture+0x78>)
 80002fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002fe:	6013      	str	r3, [r2, #0]

	/*set PA6 alternate function type to TIM3_CH1 (AF02)*/
	GPIOA -> AFR[0] |= AFR6_TIM;
 8000300:	4b13      	ldr	r3, [pc, #76]	@ (8000350 <tim3_input_capture+0x78>)
 8000302:	6a1b      	ldr	r3, [r3, #32]
 8000304:	4a12      	ldr	r2, [pc, #72]	@ (8000350 <tim3_input_capture+0x78>)
 8000306:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800030a:	6213      	str	r3, [r2, #32]

	/*Enable clock access to TIM2*/
	RCC -> APB1ENR |= TIM3EN;
 800030c:	4b0f      	ldr	r3, [pc, #60]	@ (800034c <tim3_input_capture+0x74>)
 800030e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000310:	4a0e      	ldr	r2, [pc, #56]	@ (800034c <tim3_input_capture+0x74>)
 8000312:	f043 0302 	orr.w	r3, r3, #2
 8000316:	6413      	str	r3, [r2, #64]	@ 0x40

	/*Set prescaler value*/
	TIM3 -> PSC = 1600-1;
 8000318:	4b0e      	ldr	r3, [pc, #56]	@ (8000354 <tim3_input_capture+0x7c>)
 800031a:	f240 623f 	movw	r2, #1599	@ 0x63f
 800031e:	629a      	str	r2, [r3, #40]	@ 0x28

	/*Set CH1 to input capture mode*/
	TIM3 -> CCMR1 = CCER_CC1S;
 8000320:	4b0c      	ldr	r3, [pc, #48]	@ (8000354 <tim3_input_capture+0x7c>)
 8000322:	2201      	movs	r2, #1
 8000324:	619a      	str	r2, [r3, #24]

	/*Set CH1 to capture at raising edge*/
	TIM3 -> CCER = CCER_CC1E;
 8000326:	4b0b      	ldr	r3, [pc, #44]	@ (8000354 <tim3_input_capture+0x7c>)
 8000328:	2201      	movs	r2, #1
 800032a:	621a      	str	r2, [r3, #32]


	/*Set auto-relode value*/
	TIM3 -> ARR = 10000-1;
 800032c:	4b09      	ldr	r3, [pc, #36]	@ (8000354 <tim3_input_capture+0x7c>)
 800032e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000332:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Clear counter*/
	TIM3 -> CNT = 0;
 8000334:	4b07      	ldr	r3, [pc, #28]	@ (8000354 <tim3_input_capture+0x7c>)
 8000336:	2200      	movs	r2, #0
 8000338:	625a      	str	r2, [r3, #36]	@ 0x24

	/*Enable timer*/
	TIM3 -> CR1 = CR1_CEN;
 800033a:	4b06      	ldr	r3, [pc, #24]	@ (8000354 <tim3_input_capture+0x7c>)
 800033c:	2201      	movs	r2, #1
 800033e:	601a      	str	r2, [r3, #0]

}
 8000340:	bf00      	nop
 8000342:	46bd      	mov	sp, r7
 8000344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	40023800 	.word	0x40023800
 8000350:	40020000 	.word	0x40020000
 8000354:	40000400 	.word	0x40000400

08000358 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000358:	480d      	ldr	r0, [pc, #52]	@ (8000390 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800035a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800035c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000360:	480c      	ldr	r0, [pc, #48]	@ (8000394 <LoopForever+0x6>)
  ldr r1, =_edata
 8000362:	490d      	ldr	r1, [pc, #52]	@ (8000398 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000364:	4a0d      	ldr	r2, [pc, #52]	@ (800039c <LoopForever+0xe>)
  movs r3, #0
 8000366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000368:	e002      	b.n	8000370 <LoopCopyDataInit>

0800036a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800036a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800036c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800036e:	3304      	adds	r3, #4

08000370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000374:	d3f9      	bcc.n	800036a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000376:	4a0a      	ldr	r2, [pc, #40]	@ (80003a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000378:	4c0a      	ldr	r4, [pc, #40]	@ (80003a4 <LoopForever+0x16>)
  movs r3, #0
 800037a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800037c:	e001      	b.n	8000382 <LoopFillZerobss>

0800037e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800037e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000380:	3204      	adds	r2, #4

08000382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000384:	d3fb      	bcc.n	800037e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000386:	f000 f811 	bl	80003ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800038a:	f7ff ff25 	bl	80001d8 <main>

0800038e <LoopForever>:

LoopForever:
  b LoopForever
 800038e:	e7fe      	b.n	800038e <LoopForever>
  ldr   r0, =_estack
 8000390:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000398:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800039c:	08000414 	.word	0x08000414
  ldr r2, =_sbss
 80003a0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003a4:	20000020 	.word	0x20000020

080003a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a8:	e7fe      	b.n	80003a8 <ADC_IRQHandler>
	...

080003ac <__libc_init_array>:
 80003ac:	b570      	push	{r4, r5, r6, lr}
 80003ae:	4d0d      	ldr	r5, [pc, #52]	@ (80003e4 <__libc_init_array+0x38>)
 80003b0:	4c0d      	ldr	r4, [pc, #52]	@ (80003e8 <__libc_init_array+0x3c>)
 80003b2:	1b64      	subs	r4, r4, r5
 80003b4:	10a4      	asrs	r4, r4, #2
 80003b6:	2600      	movs	r6, #0
 80003b8:	42a6      	cmp	r6, r4
 80003ba:	d109      	bne.n	80003d0 <__libc_init_array+0x24>
 80003bc:	4d0b      	ldr	r5, [pc, #44]	@ (80003ec <__libc_init_array+0x40>)
 80003be:	4c0c      	ldr	r4, [pc, #48]	@ (80003f0 <__libc_init_array+0x44>)
 80003c0:	f000 f818 	bl	80003f4 <_init>
 80003c4:	1b64      	subs	r4, r4, r5
 80003c6:	10a4      	asrs	r4, r4, #2
 80003c8:	2600      	movs	r6, #0
 80003ca:	42a6      	cmp	r6, r4
 80003cc:	d105      	bne.n	80003da <__libc_init_array+0x2e>
 80003ce:	bd70      	pop	{r4, r5, r6, pc}
 80003d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80003d4:	4798      	blx	r3
 80003d6:	3601      	adds	r6, #1
 80003d8:	e7ee      	b.n	80003b8 <__libc_init_array+0xc>
 80003da:	f855 3b04 	ldr.w	r3, [r5], #4
 80003de:	4798      	blx	r3
 80003e0:	3601      	adds	r6, #1
 80003e2:	e7f2      	b.n	80003ca <__libc_init_array+0x1e>
 80003e4:	0800040c 	.word	0x0800040c
 80003e8:	0800040c 	.word	0x0800040c
 80003ec:	0800040c 	.word	0x0800040c
 80003f0:	08000410 	.word	0x08000410

080003f4 <_init>:
 80003f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003f6:	bf00      	nop
 80003f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003fa:	bc08      	pop	{r3}
 80003fc:	469e      	mov	lr, r3
 80003fe:	4770      	bx	lr

08000400 <_fini>:
 8000400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000402:	bf00      	nop
 8000404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000406:	bc08      	pop	{r3}
 8000408:	469e      	mov	lr, r3
 800040a:	4770      	bx	lr
