Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 11 19:09:48 2021
| Host         : PetrBigPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.237        0.000                      0                  123        0.181        0.000                      0                  123        2.845        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                            ------------         ----------      --------------
VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_800x600                                                {0.000 2.500}        5.000           200.000         
  ClkVgaxCO_clk_vga_hdmi_800x600                                                 {0.000 12.500}       25.000          40.000          
  clkfbout_clk_vga_hdmi_800x600                                                  {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_800x600                                                                                                                                                                                                  2.845        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_800x600                                                      19.237        0.000                      0                  123        0.181        0.000                      0                  123       12.000        0.000                       0                    75  
  clkfbout_clk_vga_hdmi_800x600                                                                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                        7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_800x600
  To Clock:  ClkHdmixCO_clk_vga_hdmi_800x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_800x600
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_800x600
  To Clock:  ClkVgaxCO_clk_vga_hdmi_800x600

Setup :            0  Failing Endpoints,  Worst Slack       19.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.237ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.520ns (26.656%)  route 4.182ns (73.344%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 26.708 - 25.000 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.832     1.832    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X160Y144       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y144       FDCE (Prop_fdce_C_Q)         0.456     2.288 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=149, routed)         1.962     4.251    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_0
    SLICE_X160Y138       LUT3 (Prop_lut3_I2_O)        0.124     4.375 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_52/O
                         net (fo=1, routed)           0.000     4.375    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_52_n_0
    SLICE_X160Y138       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.925 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.925    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD_reg[17]_i_10_n_0
    SLICE_X160Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           1.273     6.311    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/FpgaUserCDxB.ImageGeneratorxI/DataxD36_in
    SLICE_X159Y141       LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_2/O
                         net (fo=1, routed)           0.947     7.383    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_2_n_0
    SLICE_X159Y138       LUT5 (Prop_lut5_I2_O)        0.152     7.535 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DataxD[17]_i_1/O
                         net (fo=1, routed)           0.000     7.535    FpgaUserCDxB.ImageGeneratorxI/D[1]
    SLICE_X159Y138       FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.708    26.708    FpgaUserCDxB.ImageGeneratorxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/C
                         clock pessimism              0.075    26.783    
                         clock uncertainty           -0.087    26.696    
    SLICE_X159Y138       FDCE (Setup_fdce_C_D)        0.075    26.771    FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]
  -------------------------------------------------------------------
                         required time                         26.771    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 19.237    

Slack (MET) :             20.335ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.196ns (25.970%)  route 3.409ns (74.030%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 26.708 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          1.048     6.309    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X159Y138       LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[7]_i_1/O
                         net (fo=1, routed)           0.000     6.433    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[7]
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.708    26.708    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[7]/C
                         clock pessimism              0.114    26.822    
                         clock uncertainty           -0.087    26.735    
    SLICE_X159Y138       FDCE (Setup_fdce_C_D)        0.032    26.767    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[7]
  -------------------------------------------------------------------
                         required time                         26.767    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                 20.335    

Slack (MET) :             20.339ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.196ns (25.998%)  route 3.404ns (74.002%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 26.708 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          1.043     6.304    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X159Y138       LUT2 (Prop_lut2_I1_O)        0.124     6.428 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[4]_i_1/O
                         net (fo=1, routed)           0.000     6.428    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[4]
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.708    26.708    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[4]/C
                         clock pessimism              0.114    26.822    
                         clock uncertainty           -0.087    26.735    
    SLICE_X159Y138       FDCE (Setup_fdce_C_D)        0.031    26.766    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[4]
  -------------------------------------------------------------------
                         required time                         26.766    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                 20.339    

Slack (MET) :             20.353ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.226ns (26.478%)  route 3.404ns (73.522%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 26.708 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          1.043     6.304    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X159Y138       LUT2 (Prop_lut2_I1_O)        0.154     6.458 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[5]_i_1/O
                         net (fo=1, routed)           0.000     6.458    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[5]
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.708    26.708    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[5]/C
                         clock pessimism              0.114    26.822    
                         clock uncertainty           -0.087    26.735    
    SLICE_X159Y138       FDCE (Setup_fdce_C_D)        0.075    26.810    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[5]
  -------------------------------------------------------------------
                         required time                         26.810    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 20.353    

Slack (MET) :             20.353ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.221ns (26.370%)  route 3.409ns (73.630%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 26.708 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          1.048     6.309    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X159Y138       LUT2 (Prop_lut2_I1_O)        0.149     6.458 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[8]_i_1/O
                         net (fo=1, routed)           0.000     6.458    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[8]
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.708    26.708    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                         clock pessimism              0.114    26.822    
                         clock uncertainty           -0.087    26.735    
    SLICE_X159Y138       FDCE (Setup_fdce_C_D)        0.075    26.810    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]
  -------------------------------------------------------------------
                         required time                         26.810    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                 20.353    

Slack (MET) :             20.396ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.072ns (24.810%)  route 3.249ns (75.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 26.711 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.888     6.148    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X158Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.711    26.711    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X158Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                         clock pessimism              0.089    26.800    
                         clock uncertainty           -0.087    26.713    
    SLICE_X158Y145       FDCE (Setup_fdce_C_CE)      -0.169    26.544    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         26.544    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 20.396    

Slack (MET) :             20.397ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.196ns (26.498%)  route 3.318ns (73.502%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 26.707 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.957     6.217    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[1]_i_1/O
                         net (fo=1, routed)           0.000     6.341    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[1]
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.707    26.707    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y137       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]/C
                         clock pessimism              0.089    26.796    
                         clock uncertainty           -0.087    26.709    
    SLICE_X157Y137       FDCE (Setup_fdce_C_D)        0.029    26.738    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[1]
  -------------------------------------------------------------------
                         required time                         26.738    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                 20.397    

Slack (MET) :             20.416ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.072ns (25.139%)  route 3.192ns (74.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 26.711 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.831     6.092    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X157Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.711    26.711    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]/C
                         clock pessimism              0.089    26.800    
                         clock uncertainty           -0.087    26.713    
    SLICE_X157Y145       FDCE (Setup_fdce_C_CE)      -0.205    26.508    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[10]
  -------------------------------------------------------------------
                         required time                         26.508    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 20.416    

Slack (MET) :             20.416ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.072ns (25.139%)  route 3.192ns (74.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 26.711 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.831     6.092    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X157Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.711    26.711    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[13]/C
                         clock pessimism              0.089    26.800    
                         clock uncertainty           -0.087    26.713    
    SLICE_X157Y145       FDCE (Setup_fdce_C_CE)      -0.205    26.508    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[13]
  -------------------------------------------------------------------
                         required time                         26.508    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 20.416    

Slack (MET) :             20.416ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@25.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.072ns (25.139%)  route 3.192ns (74.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 26.711 - 25.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.827     1.827    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X159Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419     2.246 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[8]/Q
                         net (fo=18, routed)          1.513     3.760    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[8]
    SLICE_X161Y142       LUT4 (Prop_lut4_I0_O)        0.327     4.087 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4/O
                         net (fo=2, routed)           0.848     4.934    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_4_n_0
    SLICE_X159Y141       LUT6 (Prop_lut6_I1_O)        0.326     5.260 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[15]_i_1/O
                         net (fo=32, routed)          0.831     6.092    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_0
    SLICE_X157Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    26.972    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    22.335 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    24.909    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          1.711    26.711    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X157Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[14]/C
                         clock pessimism              0.089    26.800    
                         clock uncertainty           -0.087    26.713    
    SLICE_X157Y145       FDCE (Setup_fdce_C_CE)      -0.205    26.508    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[14]
  -------------------------------------------------------------------
                         required time                         26.508    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                 20.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/Q
                         net (fo=10, routed)          0.099     0.884    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/p_1_in
    SLICE_X161Y136       LUT5 (Prop_lut5_I0_O)        0.045     0.929 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.929    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[0]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X161Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.091     0.748    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=5, routed)           0.141     0.926    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X160Y135       LUT6 (Prop_lut6_I2_O)        0.045     0.971 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.971    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_1__1_n_0
    SLICE_X160Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X160Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.091     0.748    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X161Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/Q
                         net (fo=5, routed)           0.141     0.926    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg_n_0_[0]
    SLICE_X160Y136       LUT5 (Prop_lut5_I3_O)        0.045     0.971 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.971    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[1]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.091     0.748    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X161Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/Q
                         net (fo=5, routed)           0.142     0.927    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg_n_0_[0]
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.972 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[2]_i_1/O
                         net (fo=1, routed)           0.000     0.972    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[2]_i_1_n_0
    SLICE_X160Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X160Y135       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.092     0.749    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X161Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/Q
                         net (fo=5, routed)           0.142     0.927    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg_n_0_[0]
    SLICE_X160Y136       LUT6 (Prop_lut6_I3_O)        0.045     0.972 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.972    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[2]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.092     0.749    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.646     0.646    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X163Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDCE (Prop_fdce_C_Q)         0.141     0.787 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=7, routed)           0.185     0.972    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I0_O)        0.045     1.017 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[3]_i_1/O
                         net (fo=1, routed)           0.000     1.017    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[2]
    SLICE_X162Y137       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.917     0.917    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X162Y137       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
                         clock pessimism             -0.257     0.660    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.121     0.781    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.913%)  route 0.194ns (51.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.646     0.646    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X163Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDCE (Prop_fdce_C_Q)         0.141     0.787 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=7, routed)           0.194     0.981    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I0_O)        0.045     1.026 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.026    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[1]
    SLICE_X162Y137       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.917     0.917    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X162Y137       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
                         clock pessimism             -0.257     0.660    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.121     0.781    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.643     0.643    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X159Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/Q
                         net (fo=4, routed)           0.168     0.952    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg_n_0_[0]
    SLICE_X159Y136       LUT5 (Prop_lut5_I1_O)        0.045     0.997 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.997    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[0]_i_1__0_n_0
    SLICE_X159Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.915     0.915    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X159Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
                         clock pessimism             -0.272     0.643    
    SLICE_X159Y136       FDRE (Hold_fdre_C_D)         0.091     0.734    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.647     0.647    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X158Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y145       FDCE (Prop_fdce_C_Q)         0.164     0.811 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=11, routed)          0.175     0.986    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/Q[0]
    SLICE_X158Y145       LUT1 (Prop_lut1_I0_O)        0.045     1.031 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.031    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1_n_0
    SLICE_X158Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.920     0.920    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X158Y145       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X158Y145       FDCE (Hold_fdce_C_D)         0.120     0.767    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_800x600  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_800x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_800x600 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.560%)  route 0.175ns (48.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.644     0.644    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 f  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/Q
                         net (fo=3, routed)           0.175     0.959    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg_n_0_[2]
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.045     1.004 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.004    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1_n_0
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_800x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO_clk_vga_hdmi_800x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/O
                         net (fo=73, routed)          0.916     0.916    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X160Y136       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.092     0.736    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_800x600
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X159Y138   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X159Y138   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X161Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X161Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X159Y141   VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X158Y141   VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X159Y138   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X159Y138   FpgaUserCDxB.ImageGeneratorxI/DataxD_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X162Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X161Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X161Y137   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_800x600
  To Clock:  clkfbout_clk_vga_hdmi_800x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_800x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.BUFGClkSysToClkVgaHdmixI/I



