<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p302" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_302{left:719px;top:1124px;}
#t2_302{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_302{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_302{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_302{left:164px;top:168px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t6_302{left:102px;top:193px;letter-spacing:-0.2px;}
#t7_302{left:235px;top:193px;letter-spacing:-0.6px;}
#t8_302{left:250px;top:212px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t9_302{left:164px;top:238px;}
#ta_302{left:235px;top:238px;letter-spacing:-0.1px;}
#tb_302{left:164px;top:263px;letter-spacing:-0.1px;}
#tc_302{left:235px;top:263px;letter-spacing:-0.2px;word-spacing:0.1px;}
#td_302{left:235px;top:280px;letter-spacing:-0.1px;}
#te_302{left:235px;top:296px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tf_302{left:235px;top:313px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tg_302{left:235px;top:330px;letter-spacing:-0.3px;word-spacing:0.1px;}
#th_302{left:235px;top:347px;letter-spacing:-0.2px;word-spacing:0.1px;}
#ti_302{left:235px;top:364px;letter-spacing:-0.1px;}
#tj_302{left:235px;top:380px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tk_302{left:235px;top:397px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tl_302{left:235px;top:414px;letter-spacing:-0.3px;word-spacing:0.2px;}
#tm_302{left:235px;top:431px;letter-spacing:-0.1px;}
#tn_302{left:164px;top:455px;letter-spacing:-0.1px;}
#to_302{left:235px;top:455px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tp_302{left:235px;top:472px;letter-spacing:-0.1px;word-spacing:0.1px;}
#tq_302{left:235px;top:489px;letter-spacing:-0.2px;word-spacing:0.2px;}
#tr_302{left:235px;top:506px;letter-spacing:-0.2px;word-spacing:0.3px;}
#ts_302{left:235px;top:523px;letter-spacing:-0.1px;word-spacing:0.1px;}
#tt_302{left:235px;top:539px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tu_302{left:235px;top:556px;letter-spacing:-0.1px;}
#tv_302{left:235px;top:573px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tw_302{left:235px;top:590px;letter-spacing:-0.2px;}
#tx_302{left:164px;top:614px;letter-spacing:-0.8px;}
#ty_302{left:235px;top:614px;letter-spacing:-0.1px;}
#tz_302{left:164px;top:639px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t10_302{left:102px;top:663px;letter-spacing:-0.1px;}
#t11_302{left:164px;top:663px;}
#t12_302{left:235px;top:663px;}
#t13_302{left:235px;top:680px;}
#t14_302{left:235px;top:697px;}
#t15_302{left:164px;top:721px;letter-spacing:-0.1px;}
#t16_302{left:235px;top:721px;}
#t17_302{left:235px;top:738px;}
#t18_302{left:164px;top:762px;letter-spacing:-0.1px;}
#t19_302{left:235px;top:762px;}
#t1a_302{left:164px;top:787px;letter-spacing:-0.5px;}
#t1b_302{left:235px;top:787px;}
#t1c_302{left:164px;top:811px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1d_302{left:102px;top:836px;letter-spacing:-0.1px;}
#t1e_302{left:235px;top:836px;letter-spacing:-0.6px;}
#t1f_302{left:250px;top:856px;letter-spacing:-0.2px;}
#t1g_302{left:250px;top:875px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1h_302{left:250px;top:895px;letter-spacing:-0.1px;}
#t1i_302{left:250px;top:915px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1j_302{left:248px;top:935px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1k_302{left:164px;top:959px;}
#t1l_302{left:235px;top:959px;}
#t1m_302{left:164px;top:984px;letter-spacing:-0.1px;}
#t1n_302{left:235px;top:984px;}
#t1o_302{left:164px;top:1008px;letter-spacing:-0.1px;}
#t1p_302{left:235px;top:1008px;}
#t1q_302{left:164px;top:1033px;}
#t1r_302{left:235px;top:1033px;}
#t1s_302{left:247px;top:102px;letter-spacing:-0.4px;word-spacing:0.7px;}
#t1t_302{left:323px;top:102px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t1u_302{left:83px;top:127px;word-spacing:-0.2px;}
#t1v_302{left:97px;top:144px;}
#t1w_302{left:374px;top:144px;}

.s1_302{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_302{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_302{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel-Italic_2kok;
	color: rgb(0,0,0);
}

.s4_302{
	FONT-SIZE: 55px;
	FONT-FAMILY: Arial_9zu;
	color: rgb(0,0,0);
}

.s5_302{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s6_302{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s7_302{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s8_302{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts302" type="text/css" >

@font-face {
	font-family: Arial_9zu;
	src: url("fonts/Arial_9zu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_2kok;
	src: url("fonts/NeoSansIntel-Italic_2kok.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg302Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg302" style="-webkit-user-select: none;"><object width="935" height="1210" data="302/302.svg" type="image/svg+xml" id="pdf302" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_302" class="t s1_302">CPUID—CPU Identification</div>
<div id="t2_302" class="t s2_302">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t3_302" class="t s1_302">3-200</div>
<div id="t4_302" class="t s1_302">Vol. 2A</div>
<div id="t5_302" class="t s3_302">Intel Processor Trace Enumeration Main Leaf (EAX = 14H, ECX = 0)</div>
<div id="t6_302" class="t s4_302">14H</div>
<div id="t7_302" class="t s5_302">NOTES:</div>
<div id="t8_302" class="t s6_302">Leaf 14H main leaf (ECX = 0). </div>
<div id="t9_302" class="t s6_302">EAX</div>
<div id="ta_302" class="t s6_302">Bits 31 - 00: Reports the maximum sub-leaf supported in leaf 14H.</div>
<div id="tb_302" class="t s6_302">EBX</div>
<div id="tc_302" class="t s6_302">Bit 00: If 1, indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH </div>
<div id="td_302" class="t s6_302">MSR can be accessed.</div>
<div id="te_302" class="t s6_302">Bit 01: If 1, indicates support of Configurable PSB and Cycle-Accurate Mode.</div>
<div id="tf_302" class="t s6_302">Bit 02: If 1, indicates support of IP Filtering, TraceStop filtering, and preservation of Intel PT MSRs across </div>
<div id="tg_302" class="t s6_302">warm reset.</div>
<div id="th_302" class="t s6_302">Bit 03: If 1, indicates support of MTC timing packet and suppression of COFI-based packets.</div>
<div id="ti_302" class="t s6_302">Bit 04: If 1, indicates support of PTWRITE. Writes can set IA32_RTIT_CTL[12] (PTWEn) and </div>
<div id="tj_302" class="t s6_302">IA32_RTIT_CTL[5] (FUPonPTW), and PTWRITE can generate packets.</div>
<div id="tk_302" class="t s6_302">Bit 05: If 1, indicates support of Power Event Trace. Writes can set IA32_RTIT_CTL[4] (PwrEvtEn), </div>
<div id="tl_302" class="t s6_302">enabling Power Event Trace packet generation.</div>
<div id="tm_302" class="t s6_302">Bit 31 - 06: Reserved. </div>
<div id="tn_302" class="t s6_302">ECX</div>
<div id="to_302" class="t s6_302">Bit 00: If 1, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output </div>
<div id="tp_302" class="t s6_302">scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed.</div>
<div id="tq_302" class="t s6_302">Bit 01: If 1, ToPA tables can hold any number of output entries, up to the maximum allowed by the Mas-</div>
<div id="tr_302" class="t s6_302">kOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS.</div>
<div id="ts_302" class="t s6_302">Bit 02: If 1, indicates support of Single-Range Output scheme.</div>
<div id="tt_302" class="t s6_302">Bit 03: If 1, indicates support of output to Trace Transport subsystem.</div>
<div id="tu_302" class="t s6_302">Bit 30 - 04: Reserved.</div>
<div id="tv_302" class="t s6_302">Bit 31: If 1, generated packets which contain IP payloads have LIP values, which include the CS base com-</div>
<div id="tw_302" class="t s6_302">ponent.</div>
<div id="tx_302" class="t s6_302">EDX</div>
<div id="ty_302" class="t s6_302">Bits 31 - 00: Reserved.</div>
<div id="tz_302" class="t s3_302">Intel Processor Trace Enumeration Sub-leaf (EAX = 14H, ECX = 1)</div>
<div id="t10_302" class="t s6_302">14H</div>
<div id="t11_302" class="t s6_302">EAX</div>
<div id="t12_302" class="t s6_302">Bits 02 - 00: Number of configurable Address Ranges for filtering.</div>
<div id="t13_302" class="t s6_302">Bits 15 - 03: Reserved.</div>
<div id="t14_302" class="t s6_302">Bits 31 - 16: Bitmap of supported MTC period encodings.</div>
<div id="t15_302" class="t s6_302">EBX</div>
<div id="t16_302" class="t s6_302">Bits 15 - 00: Bitmap of supported Cycle Threshold value encodings.</div>
<div id="t17_302" class="t s6_302">Bit 31 - 16: Bitmap of supported Configurable PSB frequency encodings.</div>
<div id="t18_302" class="t s6_302">ECX</div>
<div id="t19_302" class="t s6_302">Bits 31 - 00: Reserved.</div>
<div id="t1a_302" class="t s6_302">EDX </div>
<div id="t1b_302" class="t s6_302">Bits 31 - 00: Reserved.</div>
<div id="t1c_302" class="t s3_302">Time Stamp Counter and Nominal Core Crystal Clock Information Leaf </div>
<div id="t1d_302" class="t s6_302">15H</div>
<div id="t1e_302" class="t s5_302">NOTES:</div>
<div id="t1f_302" class="t s6_302">If EBX[31:0] is 0, the TSC/”core crystal clock” ratio is not enumerated.</div>
<div id="t1g_302" class="t s6_302">EBX[31:0]/EAX[31:0] indicates the ratio of the TSC frequency and the core crystal clock frequency.</div>
<div id="t1h_302" class="t s6_302">If ECX is 0, the nominal core crystal clock frequency is not enumerated.</div>
<div id="t1i_302" class="t s6_302">“TSC frequency” = “core crystal clock frequency” * EBX/EAX.</div>
<div id="t1j_302" class="t s6_302">The core crystal clock may differ from the reference clock, bus clock, or core clock frequencies.</div>
<div id="t1k_302" class="t s6_302">EAX</div>
<div id="t1l_302" class="t s6_302">Bits 31 - 00: An unsigned integer which is the denominator of the TSC/”core crystal clock” ratio.</div>
<div id="t1m_302" class="t s6_302">EBX</div>
<div id="t1n_302" class="t s6_302">Bits 31 - 00: An unsigned integer which is the numerator of the TSC/”core crystal clock” ratio.</div>
<div id="t1o_302" class="t s6_302">ECX</div>
<div id="t1p_302" class="t s6_302">Bits 31 - 00: An unsigned integer which is the nominal frequency of the core crystal clock in Hz.</div>
<div id="t1q_302" class="t s6_302">EDX</div>
<div id="t1r_302" class="t s6_302">Bits 31 - 00: Reserved = 0.</div>
<div id="t1s_302" class="t s7_302">Table 3-8. </div>
<div id="t1t_302" class="t s7_302">Information Returned by CPUID Instruction (Contd.)</div>
<div id="t1u_302" class="t s8_302">Initial EAX </div>
<div id="t1v_302" class="t s8_302">Value</div>
<div id="t1w_302" class="t s8_302">Information Provided about the Processor</div>

<!-- End text definitions -->


</div>
</body>
</html>
