Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Nov  5 15:47:12 2018
| Host         : COM1490 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |              39 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+------------------+------------------+----------------+
|        Clock Signal        |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------+------------------+------------------+----------------+
|  read_addr_reg[16]_i_2_n_0 | top_reverb/delay_in[12]_i_1_n_0 |                  |                8 |             12 |
|  clk_IBUF_BUFG             | xadc/aux_data[15]_i_1_n_0       |                  |                3 |             12 |
|  clk_IBUF_BUFG             | pwm_0/new_pwm_0                 | reset_IBUF       |                4 |             12 |
|  read_addr_reg[16]_i_2_n_0 | top_delay/delay_in[15]_i_1_n_0  |                  |                4 |             15 |
|  clk_IBUF_BUFG             |                                 |                  |                7 |             22 |
|  clk_IBUF_BUFG             |                                 | reset_IBUF       |                6 |             22 |
|  read_addr_reg[16]_i_2_n_0 |                                 |                  |                8 |             25 |
|  read_addr_reg[16]_i_2_n_0 | ready3_IBUF                     | reset_IBUF       |               12 |             34 |
|  read_addr_reg[16]_i_2_n_0 | ready2_IBUF                     | reset_IBUF       |               12 |             38 |
+----------------------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 12     |                     3 |
| 15     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


