Reading OpenROAD database at '/local/proj/swanson/revA0/digital/tristate_test/runs/RUN_2024-10-24_18-27-05/15-odb-setpowerconnections/tristate_test.odb'…
Reading library file at '/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly8g3mcmscy67krhznzmkhbdvmqi6y4d-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING] No CLOCK_PORT found. A dummy clock will be used.
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/local/proj/swanson/revA0/digital/tristate_test/runs/RUN_2024-10-24_18-27-05/17-openroad-cutrows/tristate_test.odb'…
Writing layout to '/local/proj/swanson/revA0/digital/tristate_test/runs/RUN_2024-10-24_18-27-05/17-openroad-cutrows/tristate_test.def'…
