TOP_FILE :=  +define+PYGMY_ES1Y+FPGA+STATION_VP_PKG__SV+USE_POWER_PINS \
    $(TEST_DIR)rtl/common/pygmy_define.sv \
    $(TEST_DIR)rtl/common/pygmy_cfg.sv \
    $(TEST_DIR)rtl/common/pygmy_typedef.sv \
    $(TEST_DIR)rtl/common/pygmy_func.sv \
    $(TEST_DIR)subproj/es1y/rtl_gen/pygmy_intf_typedef.sv\
    $(TEST_DIR)rtl/png-32/rtl/orv/orv_cfg.sv\
    $(TEST_DIR)rtl/png-32/rtl/orv/orv_typedef.sv\
    $(TEST_DIR)rtl/png-32/rtl/orv/orv_func.sv\
    $(TEST_DIR)rtl/plic/plic_typedef.sv\
    $(TEST_DIR)rtl/orv64/orv64_param_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_typedef_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_func_pkg.sv\
    $(TEST_DIR)rtl/orv64/orv64_ptw_core.sv\
    $(TEST_DIR)rtl/orv64/orv64_ptw.sv\
    $(TEST_DIR)rtl/orv64/orv64.sv



TOP_MODULE := orv64_ptw_core
SURELOG_FLAGS := +define+SYNTHESIS +define+FPGA +define+PYGMY_ES1Y --disable-feature=parametersubstitution
