

================================================================
== Vitis HLS Report for 'computeP2'
================================================================
* Date:           Wed May 11 12:58:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   430802|  6067124|  4.308 ms|  60.671 ms|  430803|  6067125|     none|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+----------+-------+-------+---------+
        |grp_linear_combination_fu_527    |linear_combination    |      485|    12595|   4.850 us|  0.126 ms|    485|  12595|     none|
        |grp_linear_combination_2_fu_535  |linear_combination_2  |    17215|    19315|   0.172 ms|  0.193 ms|  17215|  19315|     none|
        |grp_linear_combination_1_fu_544  |linear_combination_1  |    17215|    19315|   0.172 ms|  0.193 ms|  17215|  19315|     none|
        |grp_remainder_fu_553             |remainder             |        2|       14|  20.000 ns|  0.140 us|      2|     14|     none|
        |grp_remainder_fu_558             |remainder             |        2|       14|  20.000 ns|  0.140 us|      2|     14|     none|
        +---------------------------------+----------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) |    Iteration   |  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |     Latency    |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+
        |- LOOP_P1                |   214480|  4404400|    3830 ~ 78650|          -|          -|     56|        no|
        | + LOOP_P12              |     3828|    78648|     638 ~ 13108|          -|          -|      6|        no|
        |  ++ add_vectors_label1  |      150|      510|         10 ~ 34|          -|          -|     15|        no|
        |- LOOP_P2                |    51184|   172144|      914 ~ 3074|          -|          -|     56|        no|
        | + LOOP_P21              |      912|     3072|       152 ~ 512|          -|          -|      6|        no|
        |  ++ add_vectors_label1  |      150|      510|         10 ~ 34|          -|          -|     15|        no|
        |- Loop 3                 |    20160|    20160|               1|          -|          -|  20160|        no|
        |- LOOP_P3                |    41004|    41004|            6834|          -|          -|      6|        no|
        | + LOOP_P31              |     6832|     6832|             122|          -|          -|     56|        no|
        |  ++ LOOP_P31.1          |      120|      120|               2|          -|          -|     60|        no|
        |- LOOP_P4                |   103338|  1428780|  17223 ~ 238130|          -|          -|      6|        no|
        | + LOOP_P4_1             |    17221|   238128|   17221 ~ 39688|          -|          -|  1 ~ 6|        no|
        |  ++ LOOP_P4_1.1         |       60|       60|               1|          -|          -|     60|        no|
        |  ++ add_vectors_label1  |      270|      990|         18 ~ 66|          -|          -|     15|        no|
        |- LOOP_N                 |      630|      630|               1|          -|          -|    630|        no|
        +-------------------------+---------+---------+----------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   1088|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    2|    2008|   2680|    -|
|Memory           |       24|    -|      24|     12|    -|
|Multiplexer      |        -|    -|       -|    745|    -|
|Register         |        -|    -|     651|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       27|    3|    2683|   4525|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        9|    1|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |grp_linear_combination_fu_527    |linear_combination    |        1|   0|  586|  776|    0|
    |grp_linear_combination_1_fu_544  |linear_combination_1  |        1|   1|  557|  753|    0|
    |grp_linear_combination_2_fu_535  |linear_combination_2  |        1|   1|  563|  753|    0|
    |grp_remainder_fu_553             |remainder             |        0|   0|  151|  199|    0|
    |grp_remainder_fu_558             |remainder             |        0|   0|  151|  199|    0|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                            |                      |        3|   2| 2008| 2680|    0|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_15s_13ns_15_4_1_U26  |mul_mul_15s_13ns_15_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +---------+-------+---------+----+----+-----+-------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+----+----+-----+-------+-----+------+-------------+
    |temp_U   |temp   |       12|   0|   0|    0|  20160|    6|     1|       120960|
    |tempt_U  |tempt  |       12|   0|   0|    0|  20160|    6|     1|       120960|
    |vec_U    |vec    |        0|  12|   6|    0|     60|    6|     1|          360|
    |vec_1_U  |vec_1  |        0|  12|   6|    0|     60|    6|     1|          360|
    +---------+-------+---------+----+----+-----+-------+-----+------+-------------+
    |Total    |       |       24|  24|  12|    0|  40440|   24|     4|       242640|
    +---------+-------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln122_1_fu_972_p2             |         +|   0|  0|  14|           6|           3|
    |add_ln122_2_fu_1379_p2            |         +|   0|  0|  14|           6|           3|
    |add_ln122_fu_690_p2               |         +|   0|  0|  14|           6|           3|
    |add_ln124_10_fu_998_p2            |         +|   0|  0|  20|          15|          15|
    |add_ln124_12_fu_1044_p2           |         +|   0|  0|  20|          15|          15|
    |add_ln124_14_fu_1064_p2           |         +|   0|  0|  20|          15|          15|
    |add_ln124_2_fu_721_p2             |         +|   0|  0|  20|          15|          15|
    |add_ln124_4_fu_790_p2             |         +|   0|  0|  20|          15|          15|
    |add_ln124_6_fu_815_p2             |         +|   0|  0|  20|          15|          15|
    |add_ln124_8_fu_978_p2             |         +|   0|  0|  20|          15|          15|
    |add_ln124_fu_696_p2               |         +|   0|  0|  20|          15|          15|
    |add_ln19_fu_573_p2                |         +|   0|  0|  14|           6|           1|
    |add_ln23_fu_624_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln29_fu_640_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln34_fu_869_p2                |         +|   0|  0|  14|           6|           1|
    |add_ln38_fu_911_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln41_fu_927_p2                |         +|   0|  0|  13|          10|          10|
    |add_ln48_fu_1117_p2               |         +|   0|  0|  11|           3|           1|
    |add_ln52_fu_1163_p2               |         +|   0|  0|  14|           6|           1|
    |add_ln55_1_fu_1244_p2             |         +|   0|  0|  10|          10|          10|
    |add_ln55_fu_1179_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln60_1_fu_1320_p2             |         +|   0|  0|  20|          15|          12|
    |add_ln60_fu_1314_p2               |         +|   0|  0|  11|           3|           1|
    |add_ln64_fu_1385_p2               |         +|   0|  0|  71|          64|           1|
    |add_ln85_fu_1518_p2               |         +|   0|  0|  12|          11|           2|
    |add_ptr523_sum_fu_1305_p2         |         +|   0|  0|  20|          15|          15|
    |add_ptr584_sum_fu_1295_p2         |         +|   0|  0|  20|          15|          15|
    |empty_54_fu_1100_p2               |         +|   0|  0|  20|          15|           1|
    |empty_59_fu_1279_p2               |         +|   0|  0|  14|           6|           1|
    |empty_64_fu_1351_p2               |         +|   0|  0|  14|           6|           1|
    |tmp_10_fu_769_p2                  |         +|   0|  0|  14|           9|           9|
    |tmp_11_fu_841_p2                  |         +|   0|  0|  14|           9|           9|
    |tmp_16_fu_863_p2                  |         +|   0|  0|  14|           9|           9|
    |tmp_17_fu_1016_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_18_fu_1029_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_19_fu_1082_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_20_fu_1095_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_21_fu_1403_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_22_fu_1436_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_23_fu_1469_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_24_fu_1502_p2                 |         +|   0|  0|  14|           9|           9|
    |tmp_fu_747_p2                     |         +|   0|  0|  14|           9|           9|
    |empty_46_fu_609_p2                |         -|   0|  0|  13|          10|          10|
    |empty_50_fu_905_p2                |         -|   0|  0|  13|          10|          10|
    |empty_57_fu_1157_p2               |         -|   0|  0|  13|          10|          10|
    |sub_ln28_fu_615_p2                |         -|   0|  0|  14|           5|           6|
    |sub_ln29_fu_669_p2                |         -|   0|  0|  20|          15|          15|
    |sub_ln41_fu_956_p2                |         -|   0|  0|  20|          15|          15|
    |sub_ln55_1_fu_1238_p2             |         -|   0|  0|  10|          10|          10|
    |sub_ln55_2_fu_1273_p2             |         -|   0|  0|  20|          15|          15|
    |sub_ln55_fu_1208_p2               |         -|   0|  0|  20|          15|          15|
    |exitcond2_fu_1362_p2              |      icmp|   0|  0|  10|           6|           4|
    |exitcond426_fu_1289_p2            |      icmp|   0|  0|  10|           6|           4|
    |exitcond5511_fu_1111_p2           |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln122_1_fu_966_p2            |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln122_2_fu_1373_p2           |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln122_fu_684_p2              |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln19_fu_579_p2               |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln23_fu_634_p2               |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln34_fu_875_p2               |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln38_fu_921_p2               |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln48_fu_1127_p2              |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln52_fu_1173_p2              |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln60_fu_1330_p2              |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln64_fu_1336_p2              |      icmp|   0|  0|  29|          64|           3|
    |icmp_ln69_fu_1346_p2              |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln85_fu_1512_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state16_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln122_1_fu_775_p2              |        or|   0|  0|   6|           6|           2|
    |or_ln122_2_fu_800_p2              |        or|   0|  0|   6|           6|           2|
    |or_ln122_3_fu_988_p2              |        or|   0|  0|   6|           6|           1|
    |or_ln122_4_fu_1034_p2             |        or|   0|  0|   6|           6|           2|
    |or_ln122_5_fu_1054_p2             |        or|   0|  0|   6|           6|           2|
    |or_ln122_6_fu_1409_p2             |        or|   0|  0|   6|           6|           1|
    |or_ln122_7_fu_1442_p2             |        or|   0|  0|   6|           6|           2|
    |or_ln122_8_fu_1475_p2             |        or|   0|  0|   6|           6|           2|
    |or_ln122_fu_706_p2                |        or|   0|  0|   6|           6|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1088|         837|         594|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |P2_o                    |   20|          4|    8|         32|
    |P2_o_ap_vld             |   14|          3|    1|          3|
    |ap_NS_fsm               |  189|         43|    1|         43|
    |empty_53_reg_405        |    9|          2|   15|         30|
    |empty_63_reg_482        |    9|          2|    6|         12|
    |grp_remainder_fu_553_x  |   48|          9|    9|         81|
    |grp_remainder_fu_558_x  |   25|          5|    9|         45|
    |i_10_reg_504            |    9|          2|    6|         12|
    |i_11_reg_449            |    9|          2|    3|          6|
    |i_4_reg_371             |    9|          2|    6|         12|
    |i_5_reg_416             |    9|          2|    3|          6|
    |i_6_reg_359             |    9|          2|    6|         12|
    |i_7_reg_516             |    9|          2|   11|         22|
    |i_8_reg_393             |    9|          2|    6|         12|
    |i_reg_337               |    9|          2|    6|         12|
    |j_1_reg_382             |    9|          2|    3|          6|
    |j_3_reg_427             |    9|          2|    6|         12|
    |j_4_reg_472             |    9|          2|   64|        128|
    |j_reg_348               |    9|          2|    3|          6|
    |loop_index_reg_438      |    9|          2|    6|         12|
    |phi_mul_reg_460         |    9|          2|   15|         30|
    |temp_address0           |   53|         10|   15|        150|
    |temp_address1           |   48|          9|   15|        135|
    |tempt_address0          |   25|          5|   15|         75|
    |tempt_ce0               |   20|          4|    1|          4|
    |tempt_d0                |   14|          3|    6|         18|
    |v1_0_i_reg_493          |    9|          2|    8|         16|
    |vec_1_address0          |   20|          4|    6|         24|
    |vec_1_address1          |   14|          3|    6|         18|
    |vec_1_ce0               |   14|          3|    1|          3|
    |vec_1_we0               |    9|          2|    1|          2|
    |vec_address0            |   37|          7|    6|         42|
    |vec_ce0                 |   14|          3|    1|          3|
    |vec_d0                  |   14|          3|    6|         18|
    |vec_we0                 |   14|          3|    1|          3|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  745|        157|  281|       1045|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln122_1_reg_1686                          |   6|   0|    6|          0|
    |add_ln122_2_reg_1845                          |   6|   0|    6|          0|
    |add_ln122_reg_1589                            |   6|   0|    6|          0|
    |add_ln19_reg_1544                             |   6|   0|    6|          0|
    |add_ln23_reg_1570                             |   3|   0|    3|          0|
    |add_ln34_reg_1654                             |   6|   0|    6|          0|
    |add_ln38_reg_1667                             |   3|   0|    3|          0|
    |add_ln48_reg_1739                             |   3|   0|    3|          0|
    |add_ln52_reg_1757                             |   6|   0|    6|          0|
    |add_ln60_1_reg_1798                           |  15|   0|   15|          0|
    |add_ln60_reg_1793                             |   3|   0|    3|          0|
    |add_ptr523_sum_reg_1788                       |  15|   0|   15|          0|
    |ap_CS_fsm                                     |  42|   0|   42|          0|
    |empty_46_reg_1552                             |   9|   0|   10|          1|
    |empty_50_reg_1662                             |   9|   0|   10|          1|
    |empty_53_reg_405                              |  15|   0|   15|          0|
    |empty_57_reg_1752                             |   7|   0|   10|          3|
    |empty_59_reg_1775                             |   6|   0|    6|          0|
    |empty_63_reg_482                              |   6|   0|    6|          0|
    |grp_linear_combination_1_fu_544_ap_start_reg  |   1|   0|    1|          0|
    |grp_linear_combination_2_fu_535_ap_start_reg  |   1|   0|    1|          0|
    |grp_linear_combination_fu_527_ap_start_reg    |   1|   0|    1|          0|
    |grp_remainder_fu_553_ap_start_reg             |   1|   0|    1|          0|
    |grp_remainder_fu_558_ap_start_reg             |   1|   0|    1|          0|
    |i_10_reg_504                                  |   6|   0|    6|          0|
    |i_11_reg_449                                  |   3|   0|    3|          0|
    |i_4_reg_371                                   |   6|   0|    6|          0|
    |i_5_reg_416                                   |   3|   0|    3|          0|
    |i_6_reg_359                                   |   6|   0|    6|          0|
    |i_7_reg_516                                   |  11|   0|   11|          0|
    |i_8_reg_393                                   |   6|   0|    6|          0|
    |i_reg_337                                     |   6|   0|    6|          0|
    |icmp_ln69_reg_1820                            |   1|   0|    1|          0|
    |j_1_reg_382                                   |   3|   0|    3|          0|
    |j_3_reg_427                                   |   6|   0|    6|          0|
    |j_4_reg_472                                   |  64|   0|   64|          0|
    |j_reg_348                                     |   3|   0|    3|          0|
    |loop_index_reg_438                            |   6|   0|    6|          0|
    |mul_ln67_reg_1824                             |  15|   0|   15|          0|
    |phi_mul_reg_460                               |  15|   0|   15|          0|
    |reg_563                                       |   6|   0|    6|          0|
    |reg_568                                       |   6|   0|    6|          0|
    |sub_ln28_reg_1557                             |   6|   0|    6|          0|
    |sub_ln29_reg_1578                             |  13|   0|   15|          2|
    |sub_ln41_reg_1675                             |  13|   0|   15|          2|
    |sub_ln55_2_reg_1770                           |  13|   0|   15|          2|
    |sub_ln55_reg_1765                             |  13|   0|   15|          2|
    |temp_addr_1_reg_1604                          |  14|   0|   15|          1|
    |temp_addr_2_reg_1624                          |  15|   0|   15|          0|
    |temp_addr_3_reg_1634                          |  13|   0|   15|          2|
    |temp_addr_4_reg_1691                          |  15|   0|   15|          0|
    |temp_addr_5_reg_1696                          |  14|   0|   15|          1|
    |temp_addr_6_reg_1711                          |  15|   0|   15|          0|
    |temp_addr_7_reg_1716                          |  13|   0|   15|          2|
    |temp_addr_reg_1594                            |  15|   0|   15|          0|
    |tmp_10_reg_1619                               |   9|   0|    9|          0|
    |tmp_11_reg_1644                               |   9|   0|    9|          0|
    |tmp_16_reg_1649                               |   9|   0|    9|          0|
    |tmp_17_reg_1701                               |   9|   0|    9|          0|
    |tmp_18_reg_1706                               |   9|   0|    9|          0|
    |tmp_19_reg_1721                               |   9|   0|    9|          0|
    |tmp_20_reg_1726                               |   9|   0|    9|          0|
    |tmp_21_reg_1860                               |   9|   0|    9|          0|
    |tmp_22_reg_1870                               |   9|   0|    9|          0|
    |tmp_23_reg_1880                               |   9|   0|    9|          0|
    |tmp_24_reg_1890                               |   9|   0|    9|          0|
    |tmp_reg_1614                                  |   9|   0|    9|          0|
    |v1_0_i_reg_493                                |   8|   0|    8|          0|
    |zext_ln34_reg_1562                            |   8|   0|    9|          1|
    |zext_ln48_reg_1744                            |   3|   0|   10|          7|
    |zext_ln60_reg_1803                            |   3|   0|   64|         61|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 651|   0|  739|         88|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|     computeP2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|     computeP2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|     computeP2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|     computeP2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|     computeP2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|     computeP2|  return value|
|oil_space    |   in|    8|     ap_none|     oil_space|       pointer|
|P1           |   in|    8|     ap_none|            P1|       pointer|
|P2_i         |   in|    8|     ap_ovld|            P2|       pointer|
|P2_o         |  out|    8|     ap_ovld|            P2|       pointer|
|P2_o_ap_vld  |  out|    1|     ap_ovld|            P2|       pointer|
+-------------+-----+-----+------------+--------------+--------------+

