Model {
  Name			  "demo_interconnect"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.130"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Sep 21 17:11:04 2009"
  Creator		  "wjm"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "wjm"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jul  8 15:47:05 2010"
  RTWModifiedTimeStamp	  200504809
  ModelVersionFormat	  "1.%<AutoIncrement:130>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "100"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "demo_interconnect"
    Location		    [5, 77, 1845, 692]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    692
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      1
      Tag		      "genX"
      Ports		      []
      Position		      [16, 12, 62, 55]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vsx95t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./demo_interconnect/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "10.1.1"
      sg_icon_stat	      "46,43,-1,-1,red,beige,0,07734,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 46 46 0 ],[0 0 43 43 ],[0.93 0.92 0"
      ".86]);\npatch([11 4 14 4 11 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 11 ],[5 12 22 32 39 39 36 39 39 29 38 3"
      "1 22 13 6 15 5 5 8 5 5 ],[0.6 0.2 0.25]);\nplot([0 46 46 0 0 ],[0 0 43 43 0 ]);\nfprintf('','COMMENT: end icon g"
      "raphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat2"
      SID		      650
      Ports		      [6, 1]
      Position		      [2525, 376, 2575, 469]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poin"
      "t at zero."
      num_inputs	      "6"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "1,25,348,272"
      block_type	      "concat"
      block_version	      "11.3"
      sg_icon_stat	      "50,93,6,1,white,blue,0,d0d135ea,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22"
      " ],[0.290323 0.376344 0.505376 0.634409 0.72043 0.72043 0.677419 0.72043 0.72043 0.602151 0.72043 0.634409 0.505"
      "376 0.376344 0.290323 0.408602 0.290323 0.290323 0.333333 0.290323 0.290323 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 "
      "0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('b"
      "lack');port_label('input',1,'hi');\ncolor('black');port_label('input',6,'lo');\nfprintf('','COMMENT: end icon te"
      "xt');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant0"
      SID		      451
      Ports		      [0, 1]
      Position		      [435, 348, 485, 362]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "4"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "95,381,400,346"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      SID		      559
      Ports		      [0, 1]
      Position		      [1635, 388, 1685, 402]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "4"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant10"
      SID		      643
      Ports		      [0, 1]
      Position		      [1635, 408, 1685, 422]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant11"
      SID		      673
      Ports		      [0, 1]
      Position		      [2095, 413, 2145, 427]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant12"
      SID		      560
      Ports		      [0, 1]
      Position		      [1635, 238, 1685, 252]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "4"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant13"
      SID		      674
      Ports		      [0, 1]
      Position		      [2095, 473, 2145, 487]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant14"
      SID		      679
      Ports		      [0, 1]
      Position		      [2095, 538, 2145, 552]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      SID		      641
      Ports		      [0, 1]
      Position		      [1635, 113, 1685, 127]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant3"
      SID		      651
      Ports		      [0, 1]
      Position		      [2595, 449, 2610, 461]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "15,12,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.266667 0.133333 0.333333 0.133333 0.266667 0.466667 0.533333 0.6 0.8 0.6 0.4 0.266667 0.466667 0.26"
      "6667 0.4 0.6 0.8 0.6 0.533333 0.466667 0.266667 ],[0.0833333 0.25 0.5 0.75 0.916667 0.916667 0.833333 0.916667 0"
      ".916667 0.666667 0.916667 0.75 0.5 0.25 0.0833333 0.333333 0.0833333 0.0833333 0.166667 0.0833333 0.0833333 ],[0"
      ".98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
      "NT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      SID		      642
      Ports		      [0, 1]
      Position		      [1635, 258, 1685, 272]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant5"
      SID		      664
      Ports		      [0, 1]
      Position		      [1635, 93, 1685, 107]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "4"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,554,541"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "50,14,0,1,white,blue,0,bf4ddd8b,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant7"
      SID		      608
      Ports		      [0, 1]
      Position		      [2800, 134, 2815, 146]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "15,12,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.266667 0.133333 0.333333 0.133333 0.266667 0.466667 0.533333 0.6 0.8 0.6 0.4 0.266667 0.466667 0.26"
      "6667 0.4 0.6 0.8 0.6 0.533333 0.466667 0.266667 ],[0.0833333 0.25 0.5 0.75 0.916667 0.916667 0.833333 0.916667 0"
      ".916667 0.666667 0.916667 0.75 0.5 0.25 0.0833333 0.333333 0.0833333 0.0833333 0.166667 0.0833333 0.0833333 ],[0"
      ".98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
      "NT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant8"
      SID		      610
      Ports		      [0, 1]
      Position		      [2800, 199, 2815, 211]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "15,12,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.266667 0.133333 0.333333 0.133333 0.266667 0.466667 0.533333 0.6 0.8 0.6 0.4 0.266667 0.466667 0.26"
      "6667 0.4 0.6 0.8 0.6 0.533333 0.466667 0.266667 ],[0.0833333 0.25 0.5 0.75 0.916667 0.916667 0.833333 0.916667 0"
      ".916667 0.666667 0.916667 0.75 0.5 0.25 0.0833333 0.333333 0.0833333 0.0833333 0.166667 0.0833333 0.0833333 ],[0"
      ".98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
      "NT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant9"
      SID		      612
      Ports		      [0, 1]
      Position		      [2800, 264, 2815, 276]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "10.1.1"
      sg_icon_stat	      "15,12,0,1,white,blue,0,1c72b5be,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.266667 0.133333 0.333333 0.133333 0.266667 0.466667 0.533333 0.6 0.8 0.6 0.4 0.266667 0.466667 0.26"
      "6667 0.4 0.6 0.8 0.6 0.533333 0.466667 0.266667 ],[0.0833333 0.25 0.5 0.75 0.916667 0.916667 0.833333 0.916667 0"
      ".916667 0.666667 0.916667 0.75 0.5 0.25 0.0833333 0.333333 0.0833333 0.0833333 0.166667 0.0833333 0.0833333 ],[0"
      ".98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
      "NT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      SID		      689
      Ports		      [1, 1]
      Position		      [2705, 38, 2755, 52]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay10"
      SID		      660
      Ports		      [1, 1]
      Position		      [2445, 423, 2495, 437]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "17"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1003b046,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-17}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay11"
      SID		      661
      Ports		      [1, 1]
      Position		      [2445, 438, 2495, 452]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "17"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1003b046,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-17}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay12"
      SID		      440
      Ports		      [1, 1]
      Position		      [390, 88, 440, 102]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay13"
      SID		      441
      Ports		      [1, 1]
      Position		      [390, 103, 440, 117]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay14"
      SID		      442
      Ports		      [1, 1]
      Position		      [390, 73, 440, 87]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay15"
      SID		      452
      Ports		      [1, 1]
      Position		      [435, 333, 485, 347]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay16"
      SID		      471
      Ports		      [1, 1]
      Position		      [1020, 43, 1070, 57]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay17"
      SID		      472
      Ports		      [1, 1]
      Position		      [1020, 113, 1070, 127]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay18"
      SID		      473
      Ports		      [1, 1]
      Position		      [1020, 183, 1070, 197]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay19"
      SID		      474
      Ports		      [1, 1]
      Position		      [1020, 253, 1070, 267]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      SID		      621
      Ports		      [1, 1]
      Position		      [2705, 178, 2755, 192]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay20"
      SID		      475
      Ports		      [1, 1]
      Position		      [1020, 323, 1070, 337]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay21"
      SID		      476
      Ports		      [1, 1]
      Position		      [1020, 393, 1070, 407]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay22"
      SID		      477
      Ports		      [1, 1]
      Position		      [1020, 463, 1070, 477]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay23"
      SID		      478
      Ports		      [1, 1]
      Position		      [1020, 533, 1070, 547]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay24"
      SID		      479
      Ports		      [1, 1]
      Position		      [1020, 18, 1070, 32]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay25"
      SID		      662
      Ports		      [1, 1]
      Position		      [2445, 453, 2495, 467]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "17"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1003b046,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-17}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay26"
      SID		      622
      Ports		      [1, 1]
      Position		      [2705, 118, 2755, 132]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay27"
      SID		      623
      Ports		      [1, 1]
      Position		      [2705, 58, 2755, 72]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay28"
      SID		      691
      Ports		      [1, 1]
      Position		      [2095, 488, 2145, 502]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay29"
      SID		      692
      Ports		      [1, 1]
      Position		      [2095, 553, 2145, 567]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      SID		      652
      Ports		      [1, 1]
      Position		      [2525, 478, 2575, 492]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      SID		      682
      Ports		      [1, 1]
      Position		      [1995, 573, 2045, 587]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay5"
      SID		      690
      Ports		      [1, 1]
      Position		      [2095, 428, 2145, 442]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,07b98262,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay6"
      SID		      657
      Ports		      [1, 1]
      Position		      [2445, 378, 2495, 392]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "17"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1003b046,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-17}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay7"
      SID		      434
      Ports		      [1, 1]
      Position		      [390, 23, 440, 37]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,543,392"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,24450e6f,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay8"
      SID		      658
      Ports		      [1, 1]
      Position		      [2445, 393, 2495, 407]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "17"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1003b046,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-17}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay9"
      SID		      659
      Ports		      [1, 1]
      Position		      [2445, 408, 2495, 422]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "17"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,315"
      block_type	      "delay"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1003b046,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";disp('z^{-17}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      645
      Position		      [2170, 218, 2230, 232]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "reset"
    }
    Block {
      BlockType		      From
      Name		      "From10"
      SID		      688
      Position		      [1985, 553, 2045, 567]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncZ"
    }
    Block {
      BlockType		      From
      Name		      "From118"
      SID		      563
      Position		      [1550, 73, 1610, 87]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataX"
    }
    Block {
      BlockType		      From
      Name		      "From13"
      SID		      565
      Position		      [1550, 53, 1610, 67]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "reset"
    }
    Block {
      BlockType		      From
      Name		      "From14"
      SID		      424
      Position		      [2470, 218, 2530, 232]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "corr_id"
    }
    Block {
      BlockType		      From
      Name		      "From144"
      SID		      566
      Position		      [1550, 368, 1610, 382]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataZ"
    }
    Block {
      BlockType		      From
      Name		      "From145"
      SID		      567
      Position		      [1550, 218, 1610, 232]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tx_dataY"
    }
    Block {
      BlockType		      From
      Name		      "From17"
      SID		      58
      Position		      [1205, 98, 1265, 112]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg3"
    }
    Block {
      BlockType		      From
      Name		      "From18"
      SID		      59
      Position		      [1205, 178, 1265, 192]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg7"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      SID		      60
      Position		      [1205, 118, 1265, 132]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg4"
    }
    Block {
      BlockType		      From
      Name		      "From23"
      SID		      70
      Position		      [1205, 138, 1265, 152]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg5"
    }
    Block {
      BlockType		      From
      Name		      "From24"
      SID		      71
      Position		      [1205, 158, 1265, 172]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg6"
    }
    Block {
      BlockType		      From
      Name		      "From28"
      SID		      75
      Position		      [2170, 38, 2230, 52]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncX"
    }
    Block {
      BlockType		      From
      Name		      "From29"
      SID		      76
      Position		      [2170, 68, 2230, 82]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataX"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      653
      Position		      [2440, 478, 2500, 492]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rst"
    }
    Block {
      BlockType		      From
      Name		      "From30"
      SID		      339
      Position		      [1205, 203, 1265, 217]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "corr_id"
    }
    Block {
      BlockType		      From
      Name		      "From31"
      SID		      79
      Position		      [2170, 98, 2230, 112]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncY"
    }
    Block {
      BlockType		      From
      Name		      "From32"
      SID		      80
      Position		      [2170, 128, 2230, 142]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataY"
    }
    Block {
      BlockType		      From
      Name		      "From34"
      SID		      82
      Position		      [2170, 158, 2230, 172]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncZ"
    }
    Block {
      BlockType		      From
      Name		      "From35"
      SID		      83
      Position		      [2170, 188, 2230, 202]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rx_dataZ"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      SID		      683
      Position		      [1910, 573, 1970, 587]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "rst"
    }
    Block {
      BlockType		      From
      Name		      "From46"
      SID		      95
      Position		      [1205, 18, 1265, 32]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg_sync"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      99
      Position		      [1205, 38, 1265, 52]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg0"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      SID		      686
      Position		      [1985, 428, 2045, 442]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncX"
    }
    Block {
      BlockType		      From
      Name		      "From65"
      SID		      114
      Position		      [525, 368, 585, 382]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "arm"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      SID		      118
      Position		      [1205, 58, 1265, 72]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg1"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      SID		      687
      Position		      [1985, 488, 2045, 502]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "syncY"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      SID		      137
      Position		      [1205, 78, 1265, 92]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "tvg2"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      435
      Position		      [465, 23, 525, 37]
      ShowName		      off
      GotoTag		      "corr_id"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      146
      Position		      [1095, 43, 1155, 57]
      ShowName		      off
      GotoTag		      "tvg0"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto10"
      SID		      398
      Position		      [2060, 363, 2120, 377]
      ShowName		      off
      GotoTag		      "rx_dataZ"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto11"
      SID		      443
      Position		      [465, 88, 525, 102]
      ShowName		      off
      GotoTag		      "trig"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto12"
      SID		      400
      Position		      [2060, 333, 2120, 347]
      ShowName		      off
      GotoTag		      "syncZ"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto13"
      SID		      433
      Position		      [760, 353, 820, 367]
      ShowName		      off
      GotoTag		      "rst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto14"
      SID		      402
      Position		      [2060, 183, 2120, 197]
      ShowName		      off
      GotoTag		      "syncY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto15"
      SID		      403
      Position		      [2060, 38, 2120, 52]
      ShowName		      off
      GotoTag		      "syncX"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      SID		      162
      Position		      [1440, 38, 1500, 52]
      ShowName		      off
      GotoTag		      "tx_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto21"
      SID		      164
      Position		      [1095, 323, 1155, 337]
      ShowName		      off
      GotoTag		      "tvg4"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto22"
      SID		      165
      Position		      [1095, 393, 1155, 407]
      ShowName		      off
      GotoTag		      "tvg5"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto23"
      SID		      166
      Position		      [1095, 463, 1155, 477]
      ShowName		      off
      GotoTag		      "tvg6"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto24"
      SID		      167
      Position		      [1095, 533, 1155, 547]
      ShowName		      off
      GotoTag		      "tvg7"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto25"
      SID		      444
      Position		      [465, 103, 525, 117]
      ShowName		      off
      GotoTag		      "arm"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto27"
      SID		      170
      Position		      [760, 368, 820, 382]
      ShowName		      off
      GotoTag		      "armed"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      SID		      173
      Position		      [1095, 113, 1155, 127]
      ShowName		      off
      GotoTag		      "tvg1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      SID		      184
      Position		      [1095, 183, 1155, 197]
      ShowName		      off
      GotoTag		      "tvg2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto47"
      SID		      445
      Position		      [465, 73, 525, 87]
      ShowName		      off
      GotoTag		      "reset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      SID		      188
      Position		      [1095, 253, 1155, 267]
      ShowName		      off
      GotoTag		      "tvg3"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      SID		      394
      Position		      [2060, 63, 2120, 77]
      ShowName		      off
      GotoTag		      "rx_dataX"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto72"
      SID		      191
      Position		      [1440, 78, 1500, 92]
      ShowName		      off
      GotoTag		      "tx_dataX"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto73"
      SID		      192
      Position		      [1440, 118, 1500, 132]
      ShowName		      off
      GotoTag		      "tx_dataY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto74"
      SID		      193
      Position		      [1440, 158, 1500, 172]
      ShowName		      off
      GotoTag		      "tx_dataZ"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto75"
      SID		      194
      Position		      [1440, 198, 1500, 212]
      ShowName		      off
      GotoTag		      "tx_valid"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      SID		      273
      Position		      [1095, 18, 1155, 32]
      ShowName		      off
      GotoTag		      "tvg_sync"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto9"
      SID		      396
      Position		      [2060, 213, 2120, 227]
      ShowName		      off
      GotoTag		      "rx_dataY"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Relational0"
      SID		      456
      Ports		      [2, 1]
      Position		      [510, 333, 560, 362]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Relational"
      SourceType	      "Xilinx Arithmetic Relational Operator Block"
      mode		      "a!=b"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "0,0,419,209"
      block_type	      "relational"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,29,2,1,white,blue,0,9551bfee,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],"
      "[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.5"
      "17241 0.275862 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 "
      "0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
      "'black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\"
      "bf{a!=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
      sg_list_contents	      "{'table'=>{'mode'=>'popup(a=b|a!=b|a<b|a>b|a<=b|a>=b)','userSelections'=>{'mode'=>'a!=b'"
      "}}}"
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY1"
      SID		      457
      Position		      [390, 140, 410, 160]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY10"
      SID		      458
      Position		      [390, 340, 410, 360]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY11"
      SID		      615
      Position		      [2705, 75, 2725, 95]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY12"
      SID		      616
      Position		      [2705, 95, 2725, 115]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY13"
      SID		      617
      Position		      [2705, 135, 2725, 155]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY14"
      SID		      618
      Position		      [2705, 155, 2725, 175]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY15"
      SID		      619
      Position		      [2705, 195, 2725, 215]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY16"
      SID		      620
      Position		      [2705, 215, 2725, 235]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY17"
      SID		      665
      Position		      [1935, 85, 1955, 105]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY18"
      SID		      672
      Position		      [1935, 110, 1955, 130]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY2"
      SID		      459
      Position		      [390, 160, 410, 180]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY3"
      SID		      460
      Position		      [390, 180, 410, 200]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY4"
      SID		      461
      Position		      [390, 200, 410, 220]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY5"
      SID		      462
      Position		      [390, 220, 410, 240]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY6"
      SID		      463
      Position		      [390, 240, 410, 260]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY7"
      SID		      464
      Position		      [390, 260, 410, 280]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY8"
      SID		      465
      Position		      [390, 280, 410, 300]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "TerminatorY9"
      SID		      466
      Position		      [390, 320, 410, 340]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      SID		      209
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [15, 89, 61, 132]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      hw_sys		      "ROACH:sx95t"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      iBOB_clk_src	      "sys_clk"
      BEE2_ctrl_clk_src	      "sys_clk"
      BEE2_usr_clk_src	      "sys_clk"
      ROACH_clk_src	      "adc0_clk"
      CORR_clk_src	      "sys_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc440_ext"
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc083000x2"
      SID		      467
      Tag		      "xps:adc083000x2"
      Ports		      [3, 11]
      Position		      [165, 136, 365, 364]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/adc083000x2"
      LibraryVersion	      "*1.419"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "adc_083000x2"
      MaskDescription	      "The ADC block converts analog inputs to digital outputs. \nEvery clock cycle, the inputs "
      "are sampled and digitized to \n8 bit binary point numbers in the range of [-1, 1).  \n\nOnline block-specific do"
      "cumentation: http://casper.berkeley.edu/wiki/Adc083000"
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\sys_adc\\sys_adc.html''])')"
      MaskPromptString	      "Use ZD0K0?|Use ZDOK1?|Demux ADCs by 2?|Interleave 2 ADC boards?|Verbose Block Creation?|"
      "Add ports for control registers?|ADC clock rate (MHz)|Sample Period|Output Bit Width"
      MaskStyleString	      "checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskVariables	      "use_adc0=@1;use_adc1=@2;demux_adc=@3;clock_sync=@4;verbose=@5;using_ctrl=@6;adc_clk_rate=@7"
      ";sample_period=@8;bit_width=@9;"
      MaskInitialization      "adc083000_mask;"
      MaskDisplay	      "\n"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "on|off|off|off|off|off|800|1|8"
      System {
	Name			"adc083000x2"
	Location		[95, 157, 1620, 1053]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	88
	SIDPrevWatermark	66
	Block {
	  BlockType		  Inport
	  Name			  "adc0_sync_sim"
	  SID			  1
	  Position		  [310, 503, 340, 517]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc0_data_valid_sim"
	  SID			  2
	  Position		  [310, 603, 340, 617]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc0_data_in"
	  SID			  67
	  Position		  [310, 208, 340, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc0_sim"
	  SID			  68
	  Ports			  [1, 9]
	  Position		  [425, 100, 520, 330]
	  AncestorBlock		  "xps_library/ADCs/adc_sim"
	  LibraryVersion	  "*1.419"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "adc_sim"
	  MaskDescription	  "This block simulates the behavior of a demuxed ADC, which takes\nas input a waveform and returns"
	  " digital samples in parallel at\na slower rate.  \n\nThis block is used to simulate the behavior "
	  MaskPromptString	  "Number of Output Streams|Sample Bit Width"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVariables		  "nStreams=@1;bit_width=@2;"
	  MaskInitialization	  "adc_sim_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', bit_width);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|8"
	  System {
	    Name		    "adc0_sim"
	    Location		    [101, 142, 1011, 669]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    35
	    SIDPrevWatermark	    35
	    Block {
	      BlockType		      Inport
	      Name		      "sim_adc_data_in"
	      SID		      15
	      Position		      [310, 103, 340, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "adc_bias"
	      SID		      16
	      Position		      [445, 100, 475, 120]
	      Bias		      "128"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "adc_gain"
	      SID		      17
	      Position		      [390, 100, 420, 120]
	      Gain		      "128"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "overflow_detector"
	      SID		      18
	      Ports		      [8, 1]
	      Position		      [740, 507, 850, 698]
	      AncestorBlock	      "casper_library/Misc/of_detect_bus"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "of_detect_bus"
	      MaskPromptString	      "Number of Streams|Bit Width"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVariables	      "nStreams=@1;bit_width=@2;"
	      MaskInitialization      "adc_overflow_detector_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', b"
	      "it_width);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|8"
	      System {
		Name			"overflow_detector"
		Location		[584, 262, 941, 683]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	13
		Block {
		  BlockType		  Inport
		  Name			  "s0"
		  SID			  1
		  Position		  [45, 33, 75, 47]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s1"
		  SID			  2
		  Position		  [45, 118, 75, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s2"
		  SID			  3
		  Position		  [45, 203, 75, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s3"
		  SID			  4
		  Position		  [45, 288, 75, 302]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s4"
		  SID			  5
		  Position		  [45, 58, 75, 72]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s5"
		  SID			  6
		  Position		  [45, 143, 75, 157]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s6"
		  SID			  7
		  Position		  [45, 228, 75, 242]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s7"
		  SID			  8
		  Position		  [45, 313, 75, 327]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  9
		  Ports			  [4, 1]
		  Position		  [235, 117, 265, 153]
		  Inputs		  "++++"
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "of0"
		  SID			  10
		  Ports			  [2, 1]
		  Position		  [105, 25, 145, 80]
		  LibraryVersion	  "1.1209"
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of1"
		  SID			  11
		  Ports			  [2, 1]
		  Position		  [105, 110, 145, 165]
		  LibraryVersion	  "1.1209"
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of2"
		  SID			  12
		  Ports			  [2, 1]
		  Position		  [105, 195, 145, 250]
		  LibraryVersion	  "1.1209"
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of3"
		  SID			  13
		  Ports			  [2, 1]
		  Position		  [105, 280, 145, 335]
		  LibraryVersion	  "1.1209"
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Outport
		  Name			  "overflow"
		  SID			  14
		  Position		  [285, 118, 315, 132]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "s0"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s4"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of0"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s1"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s5"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of1"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "s2"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s6"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of2"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "s3"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s7"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of3"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "overflow"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample0_ds"
	      SID		      19
	      Ports		      [1, 1]
	      Position		      [640, 93, 675, 127]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "1"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample1_ds"
	      SID		      20
	      Ports		      [1, 1]
	      Position		      [640, 143, 675, 177]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "2"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample2_ds"
	      SID		      21
	      Ports		      [1, 1]
	      Position		      [640, 193, 675, 227]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "3"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample3_ds"
	      SID		      22
	      Ports		      [1, 1]
	      Position		      [640, 243, 675, 277]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "4"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample4_ds"
	      SID		      23
	      Ports		      [1, 1]
	      Position		      [640, 293, 675, 327]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "5"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample5_ds"
	      SID		      24
	      Ports		      [1, 1]
	      Position		      [640, 343, 675, 377]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "6"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample6_ds"
	      SID		      25
	      Ports		      [1, 1]
	      Position		      [640, 393, 675, 427]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "7"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample7_ds"
	      SID		      26
	      Ports		      [1, 1]
	      Position		      [640, 443, 675, 477]
	      LibraryVersion	      "1.672"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "0"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s0"
	      SID		      27
	      Position		      [735, 103, 765, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s1"
	      SID		      28
	      Position		      [735, 153, 765, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s2"
	      SID		      29
	      Position		      [735, 203, 765, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s3"
	      SID		      30
	      Position		      [735, 253, 765, 267]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s4"
	      SID		      31
	      Position		      [735, 303, 765, 317]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s5"
	      SID		      32
	      Position		      [735, 353, 765, 367]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s6"
	      SID		      33
	      Position		      [735, 403, 765, 417]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s7"
	      SID		      34
	      Position		      [735, 453, 765, 467]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      35
	      Position		      [865, 598, 895, 612]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "sim_adc_data_in"
	      SrcPort		      1
	      DstBlock		      "adc_gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_gain"
	      SrcPort		      1
	      DstBlock		      "adc_bias"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "overflow_detector"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_bias"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"sample0_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample1_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample2_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample3_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample4_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample5_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample6_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample7_ds"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample0_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			1
	      }
	      Branch {
		DstBlock		"s0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample1_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			2
	      }
	      Branch {
		DstBlock		"s1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample2_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			3
	      }
	      Branch {
		DstBlock		"s2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample3_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			4
	      }
	      Branch {
		DstBlock		"s3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample4_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			5
	      }
	      Branch {
		DstBlock		"s4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample5_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			6
	      }
	      Branch {
		DstBlock		"s5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample6_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			7
	      }
	      Branch {
		DstBlock		"s6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample7_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			8
	      }
	      Branch {
		DstBlock		"s7"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_data_valid"
	  SID			  88
	  Ports			  [1, 1]
	  Position		  [840, 598, 895, 622]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_outofrange"
	  SID			  86
	  Ports			  [1, 1]
	  Position		  [840, 548, 895, 572]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s0"
	  SID			  69
	  Ports			  [1, 1]
	  Position		  [840, 98, 895, 122]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s0_conv"
	  SID			  70
	  Ports			  [1, 1]
	  Position		  [1050, 95, 1130, 125]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s1"
	  SID			  71
	  Ports			  [1, 1]
	  Position		  [840, 148, 895, 172]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s1_conv"
	  SID			  72
	  Ports			  [1, 1]
	  Position		  [1050, 145, 1130, 175]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s2"
	  SID			  73
	  Ports			  [1, 1]
	  Position		  [840, 198, 895, 222]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s2_conv"
	  SID			  74
	  Ports			  [1, 1]
	  Position		  [1050, 195, 1130, 225]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s3"
	  SID			  75
	  Ports			  [1, 1]
	  Position		  [840, 248, 895, 272]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s3_conv"
	  SID			  76
	  Ports			  [1, 1]
	  Position		  [1050, 245, 1130, 275]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s4"
	  SID			  77
	  Ports			  [1, 1]
	  Position		  [840, 298, 895, 322]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s4_conv"
	  SID			  78
	  Ports			  [1, 1]
	  Position		  [1050, 295, 1130, 325]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s5"
	  SID			  79
	  Ports			  [1, 1]
	  Position		  [840, 348, 895, 372]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s5_conv"
	  SID			  80
	  Ports			  [1, 1]
	  Position		  [1050, 345, 1130, 375]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s6"
	  SID			  81
	  Ports			  [1, 1]
	  Position		  [840, 398, 895, 422]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s6_conv"
	  SID			  82
	  Ports			  [1, 1]
	  Position		  [1050, 395, 1130, 425]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s7"
	  SID			  83
	  Ports			  [1, 1]
	  Position		  [840, 448, 895, 472]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_s7_conv"
	  SID			  84
	  Ports			  [1, 1]
	  Position		  [1050, 445, 1130, 475]
	  LibraryVersion	  "1.419"
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "demo_interconnect_adc083000x2_adc0_user_sync"
	  SID			  85
	  Ports			  [1, 1]
	  Position		  [840, 498, 895, 522]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s0"
	  SID			  45
	  Position		  [1220, 103, 1250, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s1"
	  SID			  47
	  Position		  [1220, 153, 1250, 167]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s2"
	  SID			  49
	  Position		  [1220, 203, 1250, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s3"
	  SID			  51
	  Position		  [1220, 253, 1250, 267]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s4"
	  SID			  53
	  Position		  [1220, 303, 1250, 317]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s5"
	  SID			  55
	  Position		  [1220, 353, 1250, 367]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s6"
	  SID			  57
	  Position		  [1220, 403, 1250, 417]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s7"
	  SID			  59
	  Position		  [1220, 453, 1250, 467]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_sync"
	  SID			  61
	  Position		  [1220, 503, 1250, 517]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_outofrange"
	  SID			  62
	  Position		  [1220, 553, 1250, 567]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_data_valid"
	  SID			  63
	  Position		  [1220, 603, 1250, 617]
	  Port			  "11"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "sim_adc0_data_in"
	  SrcPort		  1
	  DstBlock		  "adc0_sim"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s0"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s0_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s0_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  2
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s1"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s1_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s1_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  3
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s2"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s2_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s2_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  4
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s3"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s3_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s3_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  5
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s4"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s4_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s4_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  6
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s5"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s5_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s5_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  7
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s6"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s6_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s6_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  8
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s7"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_s7_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_s7_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sync_sim"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_sync"
	  SrcPort		  1
	  DstBlock		  "adc0_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  9
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_outofrange"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_outofrange"
	  SrcPort		  1
	  DstBlock		  "adc0_outofrange"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_data_valid_sim"
	  SrcPort		  1
	  DstBlock		  "demo_interconnect_adc083000x2_adc0_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demo_interconnect_adc083000x2_adc0_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "adc0_data_valid"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "armed_trig"
      SID		      210
      Ports		      [2, 2]
      Position		      [610, 337, 660, 388]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/armed_trig"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      SubSystem
      Name		      "clump"
      SID		      648
      Ports		      [9, 5]
      Position		      [1290, 19, 1340, 191]
      AncestorBlock	      "isi_correlator_lib/clump"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"clump"
	Location		[185, 609, 511, 964]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1858
	SIDPrevWatermark	1857
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  203
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  SID			  204
	  Position		  [15, 63, 45, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  SID			  205
	  Position		  [15, 78, 45, 92]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  SID			  206
	  Position		  [15, 93, 45, 107]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  SID			  207
	  Position		  [15, 148, 45, 162]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  SID			  208
	  Position		  [15, 163, 45, 177]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  SID			  209
	  Position		  [15, 178, 45, 192]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  SID			  210
	  Position		  [15, 233, 45, 247]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  SID			  211
	  Position		  [15, 248, 45, 262]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert0"
	  SID			  1358
	  Ports			  [1, 1]
	  Position		  [95, 63, 145, 77]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert1"
	  SID			  1359
	  Ports			  [1, 1]
	  Position		  [95, 78, 145, 92]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert2"
	  SID			  1360
	  Ports			  [1, 1]
	  Position		  [95, 93, 145, 107]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert3"
	  SID			  1361
	  Ports			  [1, 1]
	  Position		  [95, 148, 145, 162]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert4"
	  SID			  1362
	  Ports			  [1, 1]
	  Position		  [95, 163, 145, 177]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert5"
	  SID			  1363
	  Ports			  [1, 1]
	  Position		  [95, 178, 145, 192]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert6"
	  SID			  1364
	  Ports			  [1, 1]
	  Position		  [95, 233, 145, 247]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert7"
	  SID			  1365
	  Ports			  [1, 1]
	  Position		  [95, 248, 145, 262]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert8"
	  SID			  1366
	  Ports			  [1, 1]
	  Position		  [95, 263, 145, 277]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConcatA"
	  SID			  1855
	  Ports			  [4, 1]
	  Position		  [195, 47, 245, 108]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,61,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1803"
	  "28 0.311475 0.508197 0.704918 0.836066 0.836066 0.770492 0.836066 0.836066 0.655738 0.836066 0.704918 0.508197 0.31"
	  "1475 0.180328 0.360656 0.180328 0.180328 0.245902 0.180328 0.180328 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConcatB"
	  SID			  1856
	  Ports			  [4, 1]
	  Position		  [195, 132, 245, 193]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,61,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1803"
	  "28 0.311475 0.508197 0.704918 0.836066 0.836066 0.770492 0.836066 0.836066 0.655738 0.836066 0.704918 0.508197 0.31"
	  "1475 0.180328 0.360656 0.180328 0.180328 0.245902 0.180328 0.180328 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConcatC"
	  SID			  1857
	  Ports			  [4, 1]
	  Position		  [195, 217, 245, 278]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,348,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,61,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1803"
	  "28 0.311475 0.508197 0.704918 0.836066 0.836066 0.770492 0.836066 0.836066 0.655738 0.836066 0.704918 0.508197 0.31"
	  "1475 0.180328 0.360656 0.180328 0.180328 0.245902 0.180328 0.180328 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  1351
	  Ports			  [0, 1]
	  Position		  [195, 303, 245, 317]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ground"
	  SID			  218
	  Ports			  [0, 1]
	  Position		  [15, 263, 45, 277]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "8"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  221
	  Position		  [270, 13, 300, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "A"
	  SID			  222
	  Position		  [270, 73, 300, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "B"
	  SID			  223
	  Position		  [270, 158, 300, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "C"
	  SID			  224
	  Position		  [270, 243, 300, 257]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  225
	  Position		  [270, 303, 300, 317]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "Assert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "Assert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "Assert0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ground"
	  SrcPort		  1
	  DstBlock		  "Assert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "Assert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "Assert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "Assert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "Assert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "Assert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [115, 0]
	  Branch {
	    DstBlock		    "sync_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    Branch {
	      DstBlock		      "ConcatA"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 85]
	      Branch {
		Points			[0, 85]
		DstBlock		"ConcatC"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ConcatB"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConcatA"
	  SrcPort		  1
	  DstBlock		  "A"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConcatB"
	  SrcPort		  1
	  DstBlock		  "B"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConcatC"
	  SrcPort		  1
	  DstBlock		  "C"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assert0"
	  SrcPort		  1
	  DstBlock		  "ConcatA"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Assert1"
	  SrcPort		  1
	  DstBlock		  "ConcatA"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Assert2"
	  SrcPort		  1
	  DstBlock		  "ConcatA"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Assert3"
	  SrcPort		  1
	  DstBlock		  "ConcatB"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Assert4"
	  SrcPort		  1
	  DstBlock		  "ConcatB"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Assert5"
	  SrcPort		  1
	  DstBlock		  "ConcatB"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Assert6"
	  SrcPort		  1
	  DstBlock		  "ConcatC"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Assert7"
	  SrcPort		  1
	  DstBlock		  "ConcatC"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Assert8"
	  SrcPort		  1
	  DstBlock		  "ConcatC"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "control"
      SID		      446
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 65, 290, 95]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "demo_interconnect_control_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "control0"
      SID		      447
      Ports		      [1, 1]
      Position		      [315, 103, 365, 117]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control5"
      SID		      448
      Ports		      [1, 1]
      Position		      [315, 88, 365, 102]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "0,0,537,482"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "control6"
      SID		      449
      Ports		      [1, 1]
      Position		      [315, 73, 365, 87]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "2"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "0,0,537,482"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "corr_id"
      SID		      436
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [190, 15, 290, 45]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "demo_interconnect_corr_id_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "counter"
      SID		      675
      Ports		      [1, 1]
      Position		      [2095, 398, 2145, 412]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      load_pin		      off
      rst		      on
      en		      off
      explicit_period	      "on"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "0,0,543,936"
      block_type	      "counter"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,c59595e6,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('input',1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text'"
      ");\n"
    }
    Block {
      BlockType		      Reference
      Name		      "counter1"
      SID		      684
      Ports		      [1, 1]
      Position		      [2095, 458, 2145, 472]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      load_pin		      off
      rst		      on
      en		      off
      explicit_period	      "on"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "0,0,543,936"
      block_type	      "counter"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,c59595e6,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('input',1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text'"
      ");\n"
    }
    Block {
      BlockType		      Reference
      Name		      "counter2"
      SID		      685
      Ports		      [1, 1]
      Position		      [2095, 523, 2145, 537]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited cou"
      "nter is implemented by combining a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      load_pin		      off
      rst		      on
      en		      off
      explicit_period	      "on"
      period		      "1"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      implementation	      "Fabric"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      use_rpm		      "off"
      has_advanced_control    "0"
      sggui_pos		      "0,0,543,936"
      block_type	      "counter"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,c59595e6,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('input',1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text'"
      ");\n"
    }
    Block {
      BlockType		      Constant
      Name		      "default_control"
      SID		      450
      Position		      [130, 65, 160, 95]
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "default_corr_id"
      SID		      437
      Position		      [130, 15, 160, 45]
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "loopback"
      SID		      414
      Ports		      [5, 4]
      Position		      [1735, 30, 1885, 130]
      AncestorBlock	      "isi_correlator_lib/loopback"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "loopback"
      MaskDescription	      "A loopback link. Stores data in BRAM for long delay periods.\n\nIntended for buffering a "
      "stream of data until the other two\narrive over XAUI for resyncing.  Its delay should be set to\nsomething on th"
      "e order of (but less than) the XAUI latency."
      MaskPromptString	      "Delay: (2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "delay=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"loopback"
	Location		[1126, 80, 1496, 308]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1864
	SIDPrevWatermark	1854
	Block {
	  BlockType		  Inport
	  Name			  "rx_get"
	  SID			  451
	  Position		  [15, 103, 45, 117]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_reset"
	  SID			  452
	  Position		  [15, 133, 45, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  SID			  453
	  Position		  [15, 43, 45, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_oob"
	  SID			  1856
	  Position		  [15, 183, 45, 197]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  SID			  1857
	  Position		  [15, 73, 45, 87]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO"
	  SID			  1855
	  Ports			  [4, 4]
	  Position		  [95, 35, 195, 155]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  depth			  "4K"
	  percent_nbits		  "1"
	  rst			  "on"
	  en			  "off"
	  use_dcount		  "off"
	  use_almost_empty	  "off"
	  almost_empty_thresh	  "2"
	  use_almost_full	  "off"
	  almost_full_thresh	  "14"
	  dbl_ovrd		  "off"
	  mem_type		  "Block RAM"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fifo"
	  block_version		  "11.4"
	  sg_icon_stat		  "100,120,4,4,white,blue,0,7b30cb60,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.24 0.07 0.3 0.07 0.24 0.5 0.57 0.64 0.92 0.7 0.49 0.33 0.56 0.33 0.49 0.7 0.92 0.64 0.57 0.5 0.24 ],[0.175 0."
	  "316667 0.508333 0.7 0.841667 0.841667 0.783333 0.841667 0.841667 0.658333 0.833333 0.7 0.508333 0.316667 0.183333 0"
	  ".358333 0.175 0.175 0.233333 0.175 0.175 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolo"
	  "r('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncolor('black');port_label('inpu"
	  "t',4,'rst');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor("
	  "'black');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'full');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	  sg_list_contents	  "{'table'=>{'depth'=>'popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|32K|64K)','percent_nbits'=>'pop"
	  "up(1|2|3|4|5)','userSelections'=>{'depth'=>'4K','percent_nbits'=>'1'}}}"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY1"
	  SID			  1860
	  Position		  [95, 180, 115, 200]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY2"
	  SID			  1864
	  Position		  [245, 100, 265, 120]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_tvg0"
	  SID			  1861
	  Ports			  [1, 1]
	  Position		  [245, 13, 295, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_tvg1"
	  SID			  1862
	  Ports			  [1, 1]
	  Position		  [245, 43, 295, 57]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_sync"
	  SID			  458
	  Position		  [320, 13, 350, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  SID			  457
	  Position		  [320, 43, 350, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_empty"
	  SID			  459
	  Position		  [320, 73, 350, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_full"
	  SID			  1863
	  Position		  [320, 133, 350, 147]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "FIFO"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  DstBlock		  "FIFO"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rx_get"
	  SrcPort		  1
	  DstBlock		  "FIFO"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "rx_reset"
	  SrcPort		  1
	  DstBlock		  "FIFO"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "FIFO"
	  SrcPort		  2
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "slice_tvg1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "slice_tvg0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "tx_oob"
	  SrcPort		  1
	  DstBlock		  "TerminatorY1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_tvg1"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_tvg0"
	  SrcPort		  1
	  DstBlock		  "rx_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO"
	  SrcPort		  4
	  DstBlock		  "tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO"
	  SrcPort		  3
	  DstBlock		  "TerminatorY2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "shuffle"
      SID		      332
      Ports		      [6, 5]
      Position		      [1365, 19, 1415, 226]
      AncestorBlock	      "isi_correlator_lib/shuffle"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3"
      System {
	Name			"shuffle"
	Location		[1162, 386, 1527, 884]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1854
	SIDPrevWatermark	1854
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  511
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "A"
	  SID			  512
	  Position		  [15, 73, 45, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "B"
	  SID			  513
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "C"
	  SID			  514
	  Position		  [15, 113, 45, 127]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid"
	  SID			  515
	  Position		  [15, 423, 45, 437]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "id"
	  SID			  516
	  Position		  [15, 463, 45, 477]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert"
	  SID			  1547
	  Ports			  [1, 1]
	  Position		  [75, 463, 125, 477]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant0"
	  SID			  517
	  Ports			  [0, 1]
	  Position		  [15, 133, 45, 147]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "25"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  518
	  Ports			  [0, 1]
	  Position		  [15, 258, 45, 272]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "25"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  519
	  Ports			  [0, 1]
	  Position		  [15, 383, 45, 397]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "25"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_X"
	  SID			  522
	  Ports			  [5, 1]
	  Position		  [235, 47, 285, 153]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Y"
	  SID			  523
	  Ports			  [5, 1]
	  Position		  [235, 172, 285, 278]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Z"
	  SID			  524
	  Ports			  [5, 1]
	  Position		  [235, 297, 285, 403]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  525
	  Ports			  [1, 1]
	  Position		  [235, 13, 285, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_delay"
	  SID			  526
	  Ports			  [1, 1]
	  Position		  [235, 423, 285, 437]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  527
	  Position		  [315, 13, 345, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  SID			  528
	  Position		  [315, 93, 345, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  SID			  529
	  Position		  [315, 218, 345, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  SID			  530
	  Position		  [315, 343, 345, 357]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  SID			  531
	  Position		  [315, 423, 345, 437]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "valid_delay"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  DstBlock		  "valid_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assert"
	  SrcPort		  1
	  Points		  [85, 0; 0, -160]
	  Branch {
	    DstBlock		    "mux_Z"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -125]
	    Branch {
	      DstBlock		      "mux_Y"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -125]
	      DstBlock		      "mux_X"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "mux_Z"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "id"
	  SrcPort		  1
	  DstBlock		  "Assert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "C"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "mux_Z"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "mux_Y"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 270]
	    DstBlock		    "mux_Z"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [90, 0]
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "mux_Y"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, 270]
	    DstBlock		    "mux_Z"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      Points		      [0, 165]
	      DstBlock		      "mux_Y"
	      DstPort		      4
	    }
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "mux_Y"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_X"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant0"
	  SrcPort		  1
	  DstBlock		  "mux_X"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "mux_Y"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "mux_Z"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "slice_corr_id"
      SID		      438
      Ports		      [1, 1]
      Position		      [315, 23, 365, 37]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P"
      ">Hardware notes: In hardware this block costs nothing."
      nbits		      "2"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,376"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg0"
      SID		      298
      Ports		      [1, 1]
      Position		      [945, 43, 995, 57]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg1"
      SID		      299
      Ports		      [1, 1]
      Position		      [945, 113, 995, 127]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg2"
      SID		      300
      Ports		      [1, 1]
      Position		      [945, 183, 995, 197]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg3"
      SID		      301
      Ports		      [1, 1]
      Position		      [945, 253, 995, 267]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg4"
      SID		      302
      Ports		      [1, 1]
      Position		      [945, 323, 995, 337]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg5"
      SID		      303
      Ports		      [1, 1]
      Position		      [945, 393, 995, 407]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg6"
      SID		      304
      Ports		      [1, 1]
      Position		      [945, 463, 995, 477]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "slice_tvg7"
      SID		      305
      Ports		      [1, 1]
      Position		      [945, 533, 995, 547]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "8"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,14,1,1,white,blue,0,1fd851a7,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]"
      ");\npatch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 "
      "],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0."
      "285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
      ";port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_meta"
      SID		      654
      Ports		      [3]
      Position		      [2625, 419, 2650, 461]
      LibraryVersion	      "1.1209"
      SourceBlock	      "casper_library/Scopes/snap"
      SourceType	      "snap"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nsamples		      "13"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_syncX"
      SID		      676
      Ports		      [3]
      Position		      [2170, 399, 2195, 441]
      LibraryVersion	      "1.1209"
      SourceBlock	      "casper_library/Scopes/snap"
      SourceType	      "snap"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nsamples		      "13"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_syncY"
      SID		      677
      Ports		      [3]
      Position		      [2170, 459, 2195, 501]
      LibraryVersion	      "1.1209"
      SourceBlock	      "casper_library/Scopes/snap"
      SourceType	      "snap"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nsamples		      "13"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_syncZ"
      SID		      678
      Ports		      [3]
      Position		      [2170, 524, 2195, 566]
      LibraryVersion	      "1.1209"
      SourceBlock	      "casper_library/Scopes/snap"
      SourceType	      "snap"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nsamples		      "13"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_unclump_XA"
      SID		      609
      Ports		      [3]
      Position		      [2830, 104, 2855, 146]
      LibraryVersion	      "1.1209"
      SourceBlock	      "casper_library/Scopes/snap"
      SourceType	      "snap"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nsamples		      "13"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_unclump_YA"
      SID		      611
      Ports		      [3]
      Position		      [2830, 169, 2855, 211]
      LibraryVersion	      "1.1209"
      SourceBlock	      "casper_library/Scopes/snap"
      SourceType	      "snap"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nsamples		      "13"
    }
    Block {
      BlockType		      Reference
      Name		      "snap_unclump_ZA"
      SID		      613
      Ports		      [3]
      Position		      [2830, 234, 2855, 276]
      LibraryVersion	      "1.1209"
      SourceBlock	      "casper_library/Scopes/snap"
      SourceType	      "snap"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      nsamples		      "13"
    }
    Block {
      BlockType		      Reference
      Name		      "sync_gen2"
      SID		      260
      Ports		      [1, 1]
      Position		      [685, 285, 735, 335]
      LibraryVersion	      "1.661"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "isi_correlator_lib/sync_gen2"
      SourceType	      "sync_gen2"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_rx_get0"
      SID		      637
      Ports		      [4, 2]
      Position		      [1935, 173, 2035, 232]
      NamePlacement	      "alternate"
      AncestorBlock	      "isi_correlator_lib/sync_rx_get"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"sync_rx_get0"
	Location		[765, 789, 1094, 953]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1859
	SIDPrevWatermark	1854
	Block {
	  BlockType		  Inport
	  Name			  "rx_data"
	  SID			  1822
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_oob"
	  SID			  1823
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_empty"
	  SID			  1831
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_valid"
	  SID			  1832
	  Position		  [15, 118, 45, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY1"
	  SID			  1858
	  Position		  [70, 80, 90, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY2"
	  SID			  1859
	  Position		  [70, 115, 90, 135]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY9"
	  SID			  1857
	  Position		  [70, 45, 90, 65]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_tvg0"
	  SID			  1855
	  Ports			  [1, 1]
	  Position		  [145, 13, 195, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_tvg1"
	  SID			  1856
	  Ports			  [1, 1]
	  Position		  [145, 48, 195, 62]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  1835
	  Position		  [270, 13, 300, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  SID			  1836
	  Position		  [270, 48, 300, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "rx_data"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "slice_tvg0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "slice_tvg1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slice_tvg0"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_tvg1"
	  SrcPort		  1
	  DstBlock		  "data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_oob"
	  SrcPort		  1
	  DstBlock		  "TerminatorY9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_empty"
	  SrcPort		  1
	  DstBlock		  "TerminatorY1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_valid"
	  SrcPort		  1
	  DstBlock		  "TerminatorY2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_rx_get1"
      SID		      663
      Ports		      [4, 2]
      Position		      [1935, 323, 2035, 382]
      NamePlacement	      "alternate"
      AncestorBlock	      "isi_correlator_lib/sync_rx_get"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"sync_rx_get1"
	Location		[765, 789, 1094, 953]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1859
	SIDPrevWatermark	1859
	Block {
	  BlockType		  Inport
	  Name			  "rx_data"
	  SID			  1822
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_oob"
	  SID			  1823
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_empty"
	  SID			  1831
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_valid"
	  SID			  1832
	  Position		  [15, 118, 45, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY1"
	  SID			  1858
	  Position		  [70, 80, 90, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY2"
	  SID			  1859
	  Position		  [70, 115, 90, 135]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "TerminatorY9"
	  SID			  1857
	  Position		  [70, 45, 90, 65]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_tvg0"
	  SID			  1855
	  Ports			  [1, 1]
	  Position		  [145, 13, 195, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_tvg1"
	  SID			  1856
	  Ports			  [1, 1]
	  Position		  [145, 48, 195, 62]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  1835
	  Position		  [270, 13, 300, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  SID			  1836
	  Position		  [270, 48, 300, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "rx_valid"
	  SrcPort		  1
	  DstBlock		  "TerminatorY2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_empty"
	  SrcPort		  1
	  DstBlock		  "TerminatorY1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_oob"
	  SrcPort		  1
	  DstBlock		  "TerminatorY9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_tvg1"
	  SrcPort		  1
	  DstBlock		  "data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_tvg0"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_data"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "slice_tvg1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice_tvg0"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator1"
      SID		      274
      Position		      [945, 85, 965, 105]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator3"
      SID		      275
      Position		      [945, 155, 965, 175]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator4"
      SID		      292
      Position		      [945, 225, 965, 245]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator5"
      SID		      293
      Position		      [945, 295, 965, 315]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator6"
      SID		      294
      Position		      [945, 365, 965, 385]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator7"
      SID		      295
      Position		      [945, 435, 965, 455]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "terminator8"
      SID		      296
      Position		      [945, 505, 965, 525]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "tvg0"
      SID		      266
      Ports		      [1, 2]
      Position		      [870, 12, 920, 63]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg1"
      SID		      269
      Ports		      [1, 2]
      Position		      [870, 82, 920, 133]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg2"
      SID		      270
      Ports		      [1, 2]
      Position		      [870, 152, 920, 203]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg3"
      SID		      279
      Ports		      [1, 2]
      Position		      [870, 222, 920, 273]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg4"
      SID		      280
      Ports		      [1, 2]
      Position		      [870, 292, 920, 343]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg5"
      SID		      281
      Ports		      [1, 2]
      Position		      [870, 362, 920, 413]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg6"
      SID		      290
      Ports		      [1, 2]
      Position		      [870, 432, 920, 483]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      Reference
      Name		      "tvg7"
      SID		      291
      Ports		      [1, 2]
      Position		      [870, 502, 920, 553]
      LibraryVersion	      "1.661"
      SourceBlock	      "isi_correlator_lib/tvg"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      addr_width	      "11"
    }
    Block {
      BlockType		      SubSystem
      Name		      "unclump"
      SID		      649
      Ports		      [4, 10]
      Position		      [2630, 25, 2680, 245]
      AncestorBlock	      "isi_correlator_lib/unclump"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"unclump"
	Location		[790, 581, 1115, 911]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1863
	SIDPrevWatermark	1863
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  573
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "X"
	  SID			  574
	  Position		  [15, 63, 45, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Y"
	  SID			  575
	  Position		  [15, 153, 45, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Z"
	  SID			  576
	  Position		  [15, 243, 45, 257]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert0"
	  SID			  1367
	  Ports			  [1, 1]
	  Position		  [95, 63, 145, 77]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert1"
	  SID			  1368
	  Ports			  [1, 1]
	  Position		  [95, 153, 145, 167]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert2"
	  SID			  1369
	  Ports			  [1, 1]
	  Position		  [95, 243, 145, 257]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceXA"
	  SID			  1855
	  Ports			  [1, 1]
	  Position		  [195, 63, 245, 77]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceXB"
	  SID			  1856
	  Ports			  [1, 1]
	  Position		  [195, 83, 245, 97]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceXC"
	  SID			  1857
	  Ports			  [1, 1]
	  Position		  [195, 103, 245, 117]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceYA"
	  SID			  1858
	  Ports			  [1, 1]
	  Position		  [195, 153, 245, 167]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceYB"
	  SID			  1859
	  Ports			  [1, 1]
	  Position		  [195, 173, 245, 187]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceYC"
	  SID			  1860
	  Ports			  [1, 1]
	  Position		  [195, 193, 245, 207]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceZA"
	  SID			  1861
	  Ports			  [1, 1]
	  Position		  [195, 243, 245, 257]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceZB"
	  SID			  1862
	  Ports			  [1, 1]
	  Position		  [195, 263, 245, 277]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceZC"
	  SID			  1863
	  Ports			  [1, 1]
	  Position		  [195, 283, 245, 297]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  583
	  Position		  [270, 13, 300, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XA"
	  SID			  584
	  Position		  [270, 63, 300, 77]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XB"
	  SID			  585
	  Position		  [270, 83, 300, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XC"
	  SID			  586
	  Position		  [270, 103, 300, 117]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YA"
	  SID			  587
	  Position		  [270, 153, 300, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YB"
	  SID			  588
	  Position		  [270, 173, 300, 187]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YC"
	  SID			  589
	  Position		  [270, 193, 300, 207]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZA"
	  SID			  590
	  Position		  [270, 243, 300, 257]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZB"
	  SID			  591
	  Position		  [270, 263, 300, 277]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZC"
	  SID			  592
	  Position		  [270, 283, 300, 297]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X"
	  SrcPort		  1
	  DstBlock		  "Assert0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Y"
	  SrcPort		  1
	  DstBlock		  "Assert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Z"
	  SrcPort		  1
	  DstBlock		  "Assert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assert0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "SliceXA"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "SliceXC"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "SliceXB"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Assert1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "SliceYA"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "SliceYC"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "SliceYB"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Assert2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "SliceZA"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "SliceZC"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "SliceZB"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "SliceXA"
	  SrcPort		  1
	  DstBlock		  "XA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceXB"
	  SrcPort		  1
	  DstBlock		  "XB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceXC"
	  SrcPort		  1
	  DstBlock		  "XC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceYA"
	  SrcPort		  1
	  DstBlock		  "YA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceYB"
	  SrcPort		  1
	  DstBlock		  "YB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceYC"
	  SrcPort		  1
	  DstBlock		  "YC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceZA"
	  SrcPort		  1
	  DstBlock		  "ZA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceZB"
	  SrcPort		  1
	  DstBlock		  "ZB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceZC"
	  SrcPort		  1
	  DstBlock		  "ZC"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "unshuffle"
      SID		      331
      Ports		      [5, 4]
      Position		      [2555, 25, 2605, 245]
      AncestorBlock	      "isi_correlator_lib/unshuffle"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3"
      System {
	Name			"unshuffle"
	Location		[1162, 386, 1527, 849]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1854
	SIDPrevWatermark	1854
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  1520
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "A"
	  SID			  1543
	  Position		  [15, 73, 45, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "B"
	  SID			  1544
	  Position		  [15, 113, 45, 127]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "C"
	  SID			  1545
	  Position		  [15, 93, 45, 107]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "id"
	  SID			  1525
	  Position		  [15, 423, 45, 437]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert"
	  SID			  1546
	  Ports			  [1, 1]
	  Position		  [75, 423, 125, 437]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware this bl"
	  "ock costs nothing."
	  assert_type		  "on"
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  assert_rate		  "on"
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "assert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,9657e937,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant0"
	  SID			  1526
	  Ports			  [0, 1]
	  Position		  [15, 133, 45, 147]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "24"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  1527
	  Ports			  [0, 1]
	  Position		  [15, 258, 45, 272]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "24"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  1528
	  Ports			  [0, 1]
	  Position		  [15, 383, 45, 397]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "24"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_X"
	  SID			  1531
	  Ports			  [5, 1]
	  Position		  [235, 47, 285, 153]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Y"
	  SID			  1532
	  Ports			  [5, 1]
	  Position		  [235, 172, 285, 278]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Z"
	  SID			  1533
	  Ports			  [5, 1]
	  Position		  [235, 297, 285, 403]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  "off"
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  1534
	  Ports			  [1, 1]
	  Position		  [235, 13, 285, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "latency"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  1536
	  Position		  [315, 13, 345, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  SID			  1537
	  Position		  [315, 93, 345, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  SID			  1538
	  Position		  [315, 218, 345, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  SID			  1539
	  Position		  [315, 343, 345, 357]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "mux_Z"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "mux_Y"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant0"
	  SrcPort		  1
	  DstBlock		  "mux_X"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "mux_X"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_Y"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 290]
	    DstBlock		    "mux_Z"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [75, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "mux_Y"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "C"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [30, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "mux_Y"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, 230]
	    DstBlock		    "mux_Z"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [75, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 85]
	      DstBlock		      "mux_Y"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 230]
	    DstBlock		    "mux_Z"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "id"
	  SrcPort		  1
	  DstBlock		  "Assert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_Z"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Assert"
	  SrcPort		  1
	  Points		  [85, 0; 0, -120]
	  Branch {
	    Points		    [0, -125]
	    Branch {
	      Points		      [0, -125]
	      DstBlock		      "mux_X"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mux_Y"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "mux_Z"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "xaui0"
      SID		      418
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [1735, 176, 1885, 274]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/XAUI"
      SourceType	      "xaui"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      demux		      "2"
      port		      "ROACH:0"
      open_phy		      off
      show_param	      off
      pre_emph		      "3"
      swing		      "800"
    }
    Block {
      BlockType		      Reference
      Name		      "xaui1"
      SID		      419
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [1735, 326, 1885, 424]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.419"
      SourceBlock	      "xps_library/XAUI"
      SourceType	      "xaui"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      demux		      "2"
      port		      "ROACH:1"
      open_phy		      off
      show_param	      off
      pre_emph		      "3"
      swing		      "800"
    }
    Block {
      BlockType		      SubSystem
      Name		      "xaui_resync"
      SID		      422
      Ports		      [7, 7]
      Position		      [2255, 24, 2355, 246]
      AncestorBlock	      "isi_correlator_lib/xaui_resync"
      LibraryVersion	      "*1.661"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "link_demux"
      MaskDescription	      "Resynchronizes three data streams based on their sync pulses.\n\nMaximum buffer depth is "
      "2^10."
      MaskPromptString	      "Buffer depth: (2^?)|Logic latency:"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "buffer_depth=@1;logic_latency=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10|1"
      System {
	Name			"xaui_resync"
	Location		[968, 113, 1656, 505]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	1869
	SIDPrevWatermark	1854
	Block {
	  BlockType		  Inport
	  Name			  "syncX"
	  SID			  677
	  Position		  [15, 43, 45, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataX"
	  SID			  678
	  Position		  [15, 283, 45, 297]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "syncY"
	  SID			  680
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataY"
	  SID			  681
	  Position		  [15, 318, 45, 332]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "syncZ"
	  SID			  683
	  Position		  [15, 143, 45, 157]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataZ"
	  SID			  684
	  Position		  [15, 353, 45, 367]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  1867
	  Position		  [15, 228, 45, 242]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConstantX"
	  SID			  1858
	  Ports			  [0, 1]
	  Position		  [65, 13, 115, 27]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConstantY"
	  SID			  1859
	  Ports			  [0, 1]
	  Position		  [65, 63, 115, 77]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ConstantZ"
	  SID			  1860
	  Ports			  [0, 1]
	  Position		  [65, 113, 115, 127]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','inp"
	  "1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN + A"
	  "*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','opsel"
	  "ect'=>'C'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  1868
	  Ports			  [1, 1]
	  Position		  [565, 188, 615, 202]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DelayX"
	  SID			  1861
	  Ports			  [1, 1]
	  Position		  [565, 283, 615, 297]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DelayY"
	  SID			  688
	  Ports			  [1, 1]
	  Position		  [565, 318, 615, 332]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "logic_latency"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DelayZ"
	  SID			  689
	  Ports			  [1, 1]
	  Position		  [565, 353, 615, 367]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "logic_latency"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  1495
	  Ports			  [3, 1]
	  Position		  [290, 157, 340, 203]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "NOR"
	  inputs		  "3"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,46,3,1,white,blue,0,488b1eb1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.26 ],[0.10869"
	  "6 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0.521739 0.2608"
	  "7 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlinenor\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'NOR'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  1869
	  Ports			  [2, 1]
	  Position		  [490, 212, 540, 243]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,31,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0.34 ],[0.096"
	  "7742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.709677 0.483871 0."
	  "258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],["
	  "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	  "isp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'OR'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  1866
	  Ports			  [3, 1]
	  Position		  [390, 172, 440, 218]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,419,209"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,46,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.26 ],[0.10869"
	  "6 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0.521739 0.2608"
	  "7 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('b"
	  "lack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RegisterX"
	  SID			  1855
	  Ports			  [3, 1]
	  Position		  [165, 12, 215, 58]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "1"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,419,209"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,46,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.26 ],[0.10869"
	  "6 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0.521739 0.2608"
	  "7 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('b"
	  "lack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RegisterY"
	  SID			  1856
	  Ports			  [3, 1]
	  Position		  [165, 62, 215, 108]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "1"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,419,209"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,46,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.26 ],[0.10869"
	  "6 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0.521739 0.2608"
	  "7 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('b"
	  "lack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RegisterZ"
	  SID			  1857
	  Ports			  [3, 1]
	  Position		  [165, 112, 215, 158]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "1"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "0,0,419,209"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,46,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.1 0.32 0.1 0.26 0.5 0.56 0.62 0.88 0.68 0.48 0.34 0.58 0.34 0.48 0.68 0.88 0.62 0.56 0.5 0.26 ],[0.10869"
	  "6 0.282609 0.521739 0.76087 0.934783 0.934783 0.869565 0.934783 0.934783 0.717391 0.934783 0.782609 0.521739 0.2608"
	  "7 0.108696 0.326087 0.108696 0.108696 0.173913 0.108696 0.108696 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('b"
	  "lack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  SID			  1865
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [490, 188, 540, 202]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1209"
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  716
	  Position		  [640, 188, 670, 202]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  SID			  717
	  Position		  [640, 283, 670, 297]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  SID			  718
	  Position		  [640, 318, 670, 332]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  SID			  719
	  Position		  [640, 353, 670, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X_get"
	  SID			  1862
	  Position		  [640, 28, 670, 42]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y_get"
	  SID			  1863
	  Position		  [640, 78, 670, 92]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z_get"
	  SID			  1864
	  Position		  [640, 128, 670, 142]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "DelayZ"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DelayY"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConstantX"
	  SrcPort		  1
	  DstBlock		  "RegisterX"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConstantY"
	  SrcPort		  1
	  DstBlock		  "RegisterY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ConstantZ"
	  SrcPort		  1
	  DstBlock		  "RegisterZ"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "syncX"
	  SrcPort		  1
	  DstBlock		  "RegisterX"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "syncY"
	  SrcPort		  1
	  DstBlock		  "RegisterY"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "syncZ"
	  SrcPort		  1
	  DstBlock		  "RegisterZ"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DelayX"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dataX"
	  SrcPort		  1
	  DstBlock		  "DelayX"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dataY"
	  SrcPort		  1
	  DstBlock		  "DelayY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dataZ"
	  SrcPort		  1
	  DstBlock		  "DelayZ"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RegisterY"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Y_get"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "RegisterX"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "X_get"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 160]
	    DstBlock		    "Logical"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "RegisterZ"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "Z_get"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [305, 0]
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25; -415, 0; 0, -120]
	  Branch {
	    Points		    [0, -50]
	    Branch {
	      Points		      [0, -50]
	      DstBlock		      "RegisterX"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "RegisterY"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "RegisterZ"
	    DstPort		    2
	  }
	}
      }
    }
    Line {
      SrcBlock		      "armed_trig"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"sync_gen2"
	DstPort			1
      }
      Branch {
	Points			[0, 10]
	DstBlock		"Goto13"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "armed_trig"
      SrcPort		      2
      DstBlock		      "Goto27"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From46"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From17"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From23"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From24"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      8
    }
    Line {
      SrcBlock		      "tvg0"
      SrcPort		      2
      DstBlock		      "slice_tvg0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg1"
      SrcPort		      2
      DstBlock		      "slice_tvg1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg2"
      SrcPort		      2
      DstBlock		      "slice_tvg2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg0"
      SrcPort		      1
      DstBlock		      "Delay24"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg1"
      SrcPort		      1
      DstBlock		      "terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg2"
      SrcPort		      1
      DstBlock		      "terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg7"
      SrcPort		      2
      DstBlock		      "slice_tvg7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg5"
      SrcPort		      2
      DstBlock		      "slice_tvg5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg6"
      SrcPort		      2
      DstBlock		      "slice_tvg6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg4"
      SrcPort		      2
      DstBlock		      "slice_tvg4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg3"
      SrcPort		      2
      DstBlock		      "slice_tvg3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg3"
      SrcPort		      1
      DstBlock		      "terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg4"
      SrcPort		      1
      DstBlock		      "terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg5"
      SrcPort		      1
      DstBlock		      "terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg6"
      SrcPort		      1
      DstBlock		      "terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "tvg7"
      SrcPort		      1
      DstBlock		      "terminator8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg0"
      SrcPort		      1
      DstBlock		      "Delay16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg1"
      SrcPort		      1
      DstBlock		      "Delay17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg2"
      SrcPort		      1
      DstBlock		      "Delay18"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg3"
      SrcPort		      1
      DstBlock		      "Delay19"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg4"
      SrcPort		      1
      DstBlock		      "Delay20"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg5"
      SrcPort		      1
      DstBlock		      "Delay21"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg6"
      SrcPort		      1
      DstBlock		      "Delay22"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_tvg7"
      SrcPort		      1
      DstBlock		      "Delay23"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      1
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      2
      DstBlock		      "Goto72"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      3
      DstBlock		      "Goto73"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      4
      DstBlock		      "Goto74"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shuffle"
      SrcPort		      5
      DstBlock		      "Goto75"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From18"
      SrcPort		      1
      DstBlock		      "clump"
      DstPort		      9
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      1
      DstBlock		      "shuffle"
      DstPort		      1
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      2
      DstBlock		      "shuffle"
      DstPort		      2
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      3
      DstBlock		      "shuffle"
      DstPort		      3
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      4
      DstBlock		      "shuffle"
      DstPort		      4
    }
    Line {
      SrcBlock		      "clump"
      SrcPort		      5
      DstBlock		      "shuffle"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From30"
      SrcPort		      1
      DstBlock		      "shuffle"
      DstPort		      6
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      1
      DstBlock		      "unclump"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      2
      DstBlock		      "unclump"
      DstPort		      2
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      3
      DstBlock		      "unclump"
      DstPort		      3
    }
    Line {
      SrcBlock		      "unshuffle"
      SrcPort		      4
      DstBlock		      "unclump"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From65"
      SrcPort		      1
      DstBlock		      "armed_trig"
      DstPort		      2
    }
    Line {
      SrcBlock		      "default_corr_id"
      SrcPort		      1
      DstBlock		      "corr_id"
      DstPort		      1
    }
    Line {
      SrcBlock		      "corr_id"
      SrcPort		      1
      DstBlock		      "slice_corr_id"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay7"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "slice_corr_id"
      SrcPort		      1
      DstBlock		      "Delay7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "default_control"
      SrcPort		      1
      DstBlock		      "control"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control6"
      SrcPort		      1
      DstBlock		      "Delay14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control5"
      SrcPort		      1
      DstBlock		      "Delay12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control0"
      SrcPort		      1
      DstBlock		      "Delay13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "control"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"control6"
	DstPort			1
      }
      Branch {
	Points			[0, 15]
	Branch {
	  DstBlock		  "control0"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "control5"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Delay14"
      SrcPort		      1
      DstBlock		      "Goto47"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay12"
      SrcPort		      1
      DstBlock		      "Goto11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay13"
      SrcPort		      1
      DstBlock		      "Goto25"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      1
      DstBlock		      "TerminatorY1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      2
      DstBlock		      "TerminatorY2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      3
      DstBlock		      "TerminatorY3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      4
      DstBlock		      "TerminatorY4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      5
      DstBlock		      "TerminatorY5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      6
      DstBlock		      "TerminatorY6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      7
      DstBlock		      "TerminatorY7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      8
      DstBlock		      "TerminatorY8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      10
      DstBlock		      "TerminatorY9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      11
      DstBlock		      "TerminatorY10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant0"
      SrcPort		      1
      DstBlock		      "Relational0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      9
      Points		      [50, 0]
      DstBlock		      "Delay15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay15"
      SrcPort		      1
      DstBlock		      "Relational0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Relational0"
      SrcPort		      1
      DstBlock		      "armed_trig"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_gen2"
      SrcPort		      1
      Points		      [105, 0]
      Branch {
	Points			[0, 10]
	Branch {
	  DstBlock		  "tvg4"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 70]
	  Branch {
	    DstBlock		    "tvg5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "tvg7"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "tvg6"
	      DstPort		      1
	    }
	  }
	}
      }
      Branch {
	Points			[0, -60]
	Branch {
	  DstBlock		  "tvg3"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -70]
	  Branch {
	    DstBlock		    "tvg2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "tvg0"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "tvg1"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Delay16"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay17"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay18"
      SrcPort		      1
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay19"
      SrcPort		      1
      DstBlock		      "Goto5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay20"
      SrcPort		      1
      DstBlock		      "Goto21"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay21"
      SrcPort		      1
      DstBlock		      "Goto22"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay22"
      SrcPort		      1
      DstBlock		      "Goto23"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay23"
      SrcPort		      1
      DstBlock		      "Goto24"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay24"
      SrcPort		      1
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From144"
      SrcPort		      1
      DstBlock		      "xaui1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "xaui1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Constant12"
      SrcPort		      1
      DstBlock		      "xaui0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From145"
      SrcPort		      1
      DstBlock		      "xaui0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      DstBlock		      "snap_unclump_XA"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      DstBlock		      "snap_unclump_YA"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      DstBlock		      "snap_unclump_ZA"
      DstPort		      3
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      2
      DstBlock		      "Delay27"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      5
      DstBlock		      "Delay26"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      8
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      3
      DstBlock		      "TerminatorY11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      4
      DstBlock		      "TerminatorY12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      6
      DstBlock		      "TerminatorY13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      7
      DstBlock		      "TerminatorY14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      9
      DstBlock		      "TerminatorY15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      10
      DstBlock		      "TerminatorY16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      Points		      [20, 0; 0, 55]
      DstBlock		      "snap_unclump_ZA"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay26"
      SrcPort		      1
      Points		      [20, 0; 0, 50]
      DstBlock		      "snap_unclump_YA"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay27"
      SrcPort		      1
      Points		      [20, 0; 0, 45]
      DstBlock		      "snap_unclump_XA"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui1"
      SrcPort		      1
      DstBlock		      "sync_rx_get1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui1"
      SrcPort		      2
      DstBlock		      "sync_rx_get1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "xaui1"
      SrcPort		      3
      DstBlock		      "sync_rx_get1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "xaui1"
      SrcPort		      4
      DstBlock		      "sync_rx_get1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      1
      DstBlock		      "sync_rx_get0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      2
      DstBlock		      "sync_rx_get0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      3
      DstBlock		      "sync_rx_get0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "xaui0"
      SrcPort		      4
      DstBlock		      "sync_rx_get0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From118"
      SrcPort		      1
      DstBlock		      "loopback"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "loopback"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "xaui0"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      DstBlock		      "xaui1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From13"
      SrcPort		      1
      Points		      [85, 0]
      Branch {
	DstBlock		"loopback"
	DstPort			2
      }
      Branch {
	Points			[0, 145]
	Branch {
	  Points		  [0, 150]
	  DstBlock		  "xaui1"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "xaui0"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "From14"
      SrcPort		      1
      DstBlock		      "unshuffle"
      DstPort		      5
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      1
      DstBlock		      "unshuffle"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      2
      Points		      [125, 0; 0, 15]
      DstBlock		      "unshuffle"
      DstPort		      2
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      3
      Points		      [110, 0; 0, 30]
      DstBlock		      "unshuffle"
      DstPort		      3
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      4
      Points		      [95, 0; 0, 45]
      DstBlock		      "unshuffle"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From28"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"xaui_resync"
	DstPort			1
      }
      Branch {
	Points			[0, 340]
	DstBlock		"Delay6"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From29"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From31"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"xaui_resync"
	DstPort			3
      }
      Branch {
	Points			[0, 295]
	DstBlock		"Delay8"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From32"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From34"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"xaui_resync"
	DstPort			5
      }
      Branch {
	Points			[0, 250]
	DstBlock		"Delay9"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From35"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      6
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      5
      Points		      [35, 0; 0, 120]
      Branch {
	Points			[-235, 0; 0, -270; -445, 0; 0, 25]
	DstBlock		"loopback"
	DstPort			1
      }
      Branch {
	Points			[0, 145]
	DstBlock		"Delay10"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      6
      Points		      [25, 0; 0, 100]
      Branch {
	Points			[-235, 0; 0, -135; -435, 0; 0, 25]
	DstBlock		"xaui0"
	DstPort			1
      }
      Branch {
	Points			[0, 150]
	DstBlock		"Delay11"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "xaui_resync"
      SrcPort		      7
      Points		      [15, 0; 0, 80]
      Branch {
	Points			[-660, 0; 0, 30]
	DstBlock		"xaui1"
	DstPort			1
      }
      Branch {
	Points			[0, 155]
	DstBlock		"Delay25"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "xaui_resync"
      DstPort		      7
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      1
      DstBlock		      "Goto15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      2
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "snap_meta"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [5, 0; 0, -45]
      DstBlock		      "snap_meta"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "Delay3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Concat2"
      SrcPort		      1
      DstBlock		      "snap_meta"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_rx_get1"
      SrcPort		      1
      DstBlock		      "Goto12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_rx_get1"
      SrcPort		      2
      DstBlock		      "Goto10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_rx_get0"
      SrcPort		      1
      DstBlock		      "Goto14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_rx_get0"
      SrcPort		      2
      DstBlock		      "Goto9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "loopback"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Delay6"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay8"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Delay9"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay10"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Delay11"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Delay25"
      SrcPort		      1
      DstBlock		      "Concat2"
      DstPort		      6
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      3
      DstBlock		      "TerminatorY17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "loopback"
      SrcPort		      4
      DstBlock		      "TerminatorY18"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant11"
      SrcPort		      1
      DstBlock		      "snap_syncX"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant13"
      SrcPort		      1
      DstBlock		      "snap_syncY"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant14"
      SrcPort		      1
      DstBlock		      "snap_syncZ"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "counter"
      SrcPort		      1
      DstBlock		      "snap_syncX"
      DstPort		      1
    }
    Line {
      SrcBlock		      "counter1"
      SrcPort		      1
      DstBlock		      "snap_syncY"
      DstPort		      1
    }
    Line {
      SrcBlock		      "counter2"
      SrcPort		      1
      DstBlock		      "snap_syncZ"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      Points		      [15, 0; 0, -50]
      Branch {
	DstBlock		"counter2"
	DstPort			1
      }
      Branch {
	Points			[0, -65]
	Branch {
	  Points		  [0, -60]
	  DstBlock		  "counter"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "counter1"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      DstBlock		      "Delay5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      DstBlock		      "Delay28"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From10"
      SrcPort		      1
      DstBlock		      "Delay29"
      DstPort		      1
    }
    Line {
      SrcBlock		      "unclump"
      SrcPort		      1
      DstBlock		      "Delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      Points		      [35, 0; 0, 80]
      Branch {
	DstBlock		"snap_unclump_XA"
	DstPort			2
      }
      Branch {
	Points			[0, 65]
	Branch {
	  Points		  [0, 65]
	  DstBlock		  "snap_unclump_ZA"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "snap_unclump_YA"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Delay5"
      SrcPort		      1
      DstBlock		      "snap_syncX"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay28"
      SrcPort		      1
      DstBlock		      "snap_syncY"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay29"
      SrcPort		      1
      DstBlock		      "snap_syncZ"
      DstPort		      3
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \" 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #S[V0$.    > 0  "
    " 8    (     @         %    \"     $    !     0         %  0 $P    $   #W    9&5F875L=',              '5S:6YG7W!F8E"
    "]F:7(       !P9F)?9FER7W1A<',         =7-I;F=?9F9T             &9F=%]S:7IE              !F9G1?:6YP=71S            "
    "9F9T7V]R9&5R<P           '5S:6YG7V-T              !C=%]T>7!E                =7-I;F=?=F%C8P           '9A8V-?;&5N9W"
    "1H          !U<VEN9U]S8V%L95]F86-T;W( <V-A;&5?9F%C=&]R           .    *     8    (     0         %    \"          "
    "      0         .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @            00 X    X    !@    @    &          4    "
    "(     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            !Q #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 X   !"
    "0    !@    @    &          4    (     0    0    !          D    @             $          0         !         \\#\\"
    ".    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8   "
    "      !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (     0    $    "
    "!          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"          "
    "     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    "
    "&          4    (     0    $    !          D    (            D$ "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    *#,   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   !H&0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8   "
    " (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0        "
    " %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<"
    "F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @   "
    " $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $    "
    "     $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B"
    "4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<V"
    "MS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %   "
    " \"     $    '     0         0    !P   $1E9F%U;'0 #@   + 4   &    \"     (         !0    @    !     0    $        "
    " !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    8 X   8    (     @         %    \"     $    !     0         %  0 "
    "'@    $    :!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=             "
    "                      <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES"
    "7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8V"
    "M?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960             "
    "=&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9     "
    "      :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9   "
    "            8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'"
    "9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9   "
    "                        :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='"
    "EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?"
    ";6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                  "
    "  8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                        "
    "        <')E<V5R=F5?:&EE<F%R8VAY                        #@   $@    &    \"     0         !0    @    !    $0    $  "
    "       $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    (     0        "
    " 0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4P  X   "
    " P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   #@    &    \"     0         !0    @    "
    "!    !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4    (               !         !       "
    "   #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    !          %  "
    "  \"                0         0          X   !     !@    @    $          4    (     0    T    !         !     -   "
    " 0VQO8VL@16YA8FQE<P    X   !(    !@    @    $          4    (     0   !<    !         !     7    +B]C;W)R7S-G:'I?,"
    "3!?,2]S>7-G96X #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    ! "
    "         %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !       "
    "  !   @ Q,   #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    !   "
    "       %    \"                0         0          X    P    !@    @    $          4    (               !         "
    "!          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !     "
    "     %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         ! "
    "    8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $       "
    "   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4  "
    "  (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #    "
    " .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    "
    "(     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    ! "
    "        !     &    <WES9V5N   .    .     8    (    !          %    \"     $    &     0         0    !@   #$P+C$N,0"
    "  #@   %@    &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP"
    "-S<S-\"QR:6=H=       #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\""
    "=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\""
    "G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 "
    "T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 P(# @72Q;,"
    "\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VE"
    "N(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !0  "
    "  @               $         $          .    ,     8    (    !          %    \"                0         0         "
    " X    P    !@    @    $          4    (               !         !          #@   #@    &    \"     0         !0    "
    "@    !    !P    $         $     <   !697)I;&]G  X    X    !@    @    &          4    (     0    $    !          D "
    "   (               .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   /@%"
    "   &    \"     (         !0    @    !     0    $         !0 $ !<    !    60$  &YG8U]C;VYF:6<                 <WEN="
    "&AE<VES7VQA;F=U86=E      !S>6YT:&5S:7-?=&]O;            'AI;&EN>&9A;6EL>0              <&%R=                      "
    "   !S<&5E9                        '1E<W1B96YC:                   <&%C:V%G90                    !D:7)E8W1O<GD      "
    "            '-Y<V-L:U]P97)I;V0             8VQO8VM?=W)A<'!E<@            !D8VU?:6YP=71?8VQO8VM?<&5R:6]D &-E7V-L<@ "
    "                     <')E<V5R=F5?:&EE<F%R8VAY      !C;&]C:U]L;V,                            .    Z     8    (     "
    "@         %    \"     $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@        "
    "              #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    X    !@"
    "    @    &          4    (     0    $    !          D    (               .    ,     8    (    !          %    \"  "
    "   $    $     0         0  0 5DA$3 X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   "
    "#@    &    \"     0         !0    @    !    !P    $         $     <   !6:7)T97@U  X   !     !@    @    $          "
    "4    (     0    D    !         !     )    >&,U=G-X.35T          X    P    !@    @    $          4    (     0    ( "
    "   !         !   @ M,0  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8  "
    "  (    !          %    \"     $    &     0         0    !@   &9F,3$S-@  #@   %     &    \"     0         !0    @  "
    "  !    &@    $         $    !H    N+V1E;6]?:6YT97)C;VYN96-T+W-Y<V=E;@        X    P    !@    @    $          4    "
    "(     0    $    !         !   0 U    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#"
    ";&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    .     8    ( "
    "   !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !"
    "     0    $         \"0    @               X    P    !@    @    $          4    (               !         !       "
    "   #@   &@9   &    \"     (         !0    @    !     0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&"
    "%T:6]N  X   !8!   !@    @    \"          4    (     0    $    !          4 !  3     0   )@   !C;VUP:6QA=&EO;@     "
    "     8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O="
    "G)D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X    !@    @    $          4    (     0 "
    "   <    !         !     '    =&%R9V5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P  "
    "  $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (     0    (    !          X   !     !@   "
    " @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4"
    "    (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@    @    !          4    (     0    ( "
    "   !          X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8   "
    " (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @   "
    " !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !"
    "(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    & "
    "   \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    ( "
    "   !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !  "
    "       !     '    1&5F875L=  .    L!0   8    (     @         %    \"     $    !     0         %  0 \"     $    0  "
    "  =&%R9V5T,0!T87)G970R  X   !@#@  !@    @    \"          4    (     0    $    !          4 !  >     0   !H$  !I;F9"
    "O961I=                             !X:6QI;GAF86UI;'D                       !P87)T                                 "
    " !S<&5E9                                 !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5"
    "D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R         "
    "             !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@        "
    "                   !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<"
    "W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V="
    "E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R="
    "6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                       "
    "   !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                 "
    "         !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D    "
    "               !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,      "
    "                     !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]"
    "H:65R87)C:'D                        .    2     8    (    !          %    \"     $    1     0         0    $0   \"!"
    "3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    @    !         !     (    5FER=&5X,"
    "E .    .     8    (    !          %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"     0  "
    "       !0    @    !     @    $         $  \" \"TW   .    .     8    (    !          %    \"     $    &     0      "
    "   0    !@   &9F,3$U,@  #@   #     &    \"     0         !0    @               $         $          .    ,     8  "
    "  (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (              "
    " !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5"
    "S    #@   $@    &    \"     0         !0    @    !    %P    $         $    !<    N+V-O<G)?,V=H>E\\Q,%\\Q+W-Y<V=E;@"
    " .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    "
    "(     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   "
    ".    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    P    !@    @    $          4    ("
    "               !         !          #@   #     &    \"     0         !0    @               $         $          . "
    "   ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (  "
    "             !         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-"
    "O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X    P   "
    " !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @         "
    "      $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !"
    "@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    !    \""
    "P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $         $ "
    "    8   !S>7-G96X   X    X    !@    @    $          4    (     0    8    !         !     &    ,3 N,2XQ   .    6   "
    "  8    (    !          %    \"     $    C     0         0    (P   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T+')I9V"
    "AT       .    P $   8    (    !          %    \"     $   \". 0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&"
    ")E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#"
    "0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0"
    "U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(#4Q(#4Q(# @,\"!=+%LP(# @-3 @-3 @,\""
    "!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD["
    "\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !          %    \"                0 "
    "        0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"   "
    "  0         !0    @               $         $          .    .     8    (    !          %    \"     $    '     0   "
    "      0    !P   %9E<FEL;V< #@   #@    &    \"     8         !0    @    !     0    $         \"0    @              "
    " X    X    !@    @    &          4    (     0    $    !          D    (               .    ^ 4   8    (     @     "
    "    %    \"     $    !     0         %  0 %P    $   !9 0  ;F=C7V-O;F9I9P                !S>6YT:&5S:7-?;&%N9W5A9V4 "
    "     '-Y;G1H97-I<U]T;V]L            >&EL:6YX9F%M:6QY              !P87)T                         '-P965D          "
    "              =&5S=&)E;F-H                  !P86-K86=E                     &1I<F5C=&]R>0                  <WES8VQK"
    "7W!E<FEO9             !C;&]C:U]W<F%P<&5R             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0 8V5?8VQR                      "
    "!P<F5S97)V95]H:65R87)C:'D      &-L;V-K7VQO8P                            X   #H    !@    @    \"          4    (   "
    "  0    $    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    "
    ".     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8        "
    " !0    @    !     0    $         \"0    @               X    P    !@    @    $          4    (     0    0    !    "
    "     !  ! !62$1,#@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    .     8    (    !"
    "          %    \"     $    '     0         0    !P   '9I<G1E>#4 #@   $     &    \"     0         !0    @    !    \""
    "0    $         $     D   !X8S5V<W@Y-70         #@   #     &    \"     0         !0    @    !     @    $         $ "
    " \" \"TQ   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $     "
    "     4    (     0    8    !         !     &    9F8Q,3,V   .    4     8    (    !          %    \"     $    :     0"
    "         0    &@   \"XO9&5M;U]I;G1E<F-O;FYE8W0O<WES9V5N        #@   #     &    \"     0         !0    @    !     0"
    "    $         $  ! #4    .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)"
    "L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    X    !@    @    &        "
    "  4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0   "
    "      )    \"               #@   #     &    \"     0         !0    @               $         $          "
  }
}
