EESchema Schematic File Version 4
LIBS:4-bit_processor-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 902
Title "4-bit_processor"
Date "2018-09-14"
Rev "1"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1100 1200 3300 2300
U 5B9D167A
F0 "CPU" 60
F1 "CPU.sch" 60
$EndSheet
$Sheet
S 6400 1450 1100 1350
U 5BD21588
F0 "sheet5BD2156C" 60
F1 "Ram.sch" 60
F2 "Clock" I R 7500 1500 60 
F3 "WD0" I L 6400 1950 60 
F4 "WD1" I L 6400 2050 60 
F5 "WD2" I L 6400 2150 60 
F6 "WD3" I L 6400 2250 60 
F7 "WAddr0" I L 6400 2400 60 
F8 "WAddr1" I L 6400 2500 60 
F9 "WAddr2" I L 6400 2600 60 
F10 "WAddr3" I L 6400 2700 60 
F11 "RAddr0" I L 6400 1500 50 
F12 "RAddr1" I L 6400 1600 50 
F13 "RAddr2" I L 6400 1700 50 
F14 "RAddr3" I L 6400 1800 50 
F15 "Q0" O R 7500 1750 50 
F16 "Q1" O R 7500 1850 50 
F17 "Q2" O R 7500 1950 50 
F18 "Q3" O R 7500 2050 50 
F19 "On" I R 7500 1600 50 
$EndSheet
$EndSCHEMATC
