/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z[3] | celloutsig_0_0z[16];
  assign celloutsig_0_2z = in_data[65] | in_data[95];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_0z[10:4];
  reg [28:0] _04_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 29'h00000000;
    else _04_ <= { celloutsig_0_2z, celloutsig_0_4z, _00_, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, _00_, celloutsig_0_2z, celloutsig_0_4z };
  assign out_data[60:32] = _04_;
  reg [11:0] _05_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 12'h000;
    else _05_ <= out_data[57:46];
  assign out_data[11:0] = _05_;
  assign celloutsig_0_5z = ! _00_[5:2];
  assign celloutsig_1_9z = { celloutsig_1_1z[18:11], celloutsig_1_8z, celloutsig_1_4z } * celloutsig_1_2z;
  assign celloutsig_0_0z = in_data[67:49] <<< in_data[22:4];
  assign celloutsig_1_0z = in_data[150:143] <<< in_data[169:162];
  assign celloutsig_1_16z = in_data[104:97] <<< celloutsig_1_2z[7:0];
  assign celloutsig_1_19z = celloutsig_1_18z[5:3] <<< celloutsig_1_9z[8:6];
  assign celloutsig_0_4z = _00_[4:1] - in_data[76:73];
  assign celloutsig_1_1z = in_data[176:156] - in_data[139:119];
  assign celloutsig_1_2z = { in_data[115:114], celloutsig_1_0z } - { in_data[121:120], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[5:4], celloutsig_1_0z } - in_data[110:101];
  assign celloutsig_1_18z = celloutsig_1_16z[7:1] - celloutsig_1_5z[7:1];
  assign celloutsig_1_4z = ~((celloutsig_1_0z[2] & in_data[141]) | celloutsig_1_1z[1]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[15] & celloutsig_1_4z) | celloutsig_1_5z[4]);
  assign { out_data[134:128], out_data[98:96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
