#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 11:34:35 2019
# Process ID: 12520
# Current directory: D:/SCL_VERILOG/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14892 D:\SCL_VERILOG\project_4\project_4.xpr
# Log file: D:/SCL_VERILOG/project_4/vivado.log
# Journal file: D:/SCL_VERILOG/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SCL_VERILOG/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SCL_VERILOG/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado/Vivado/2018.3/data/ip'.
open_bd_design {D:/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/mux4x1.bd}
Adding cell -- xilinx.com:user:notGate_3bit:1.0 - notGate_3bit_0
Adding cell -- xilinx.com:user:notGate_3bit:1.0 - notGate_3bit_1
Adding cell -- xilinx.com:user:andGate_3bit:1.0 - andGate_3bit_0
Adding cell -- xilinx.com:user:andGate_3bit:1.0 - andGate_3bit_1
Adding cell -- xilinx.com:user:andGate_3bit:1.0 - andGate_3bit_2
Adding cell -- xilinx.com:user:andGate_3bit:1.0 - andGate_3bit_3
Adding cell -- xilinx.com:user:orGate_3bit_2:1.0 - orGate_3bit_2_0
Successfully read diagram <mux4x1> from BD file <D:/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/mux4x1.bd>
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709186A
set_property PROGRAM.FILE {D:/SCL_VERILOG/project_4/project_4.runs/impl_1/mux4x1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/SCL_VERILOG/project_4/project_4.runs/impl_1/mux4x1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 11:42:33 2019...
