/********************************************************************************/
/*   The  Software  is  proprietary,  confidential,  and  valuable to Realtek   */
/*   Semiconductor  Corporation  ("Realtek").  All  rights, including but not   */
/*   limited  to  copyrights,  patents,  trademarks, trade secrets, mask work   */
/*   rights, and other similar rights and interests, are reserved to Realtek.   */
/*   Without  prior  written  consent  from  Realtek,  copying, reproduction,   */
/*   modification,  distribution,  or  otherwise  is strictly prohibited. The   */
/*   Software  shall  be  kept  strictly  in  confidence,  and  shall  not be   */
/*   disclosed to or otherwise accessed by any third party.                     */
/*   c<2003> - <2012>                                                           */
/*   The Software is provided "AS IS" without any warranty of any kind,         */
/*   express, implied, statutory or otherwise.                                  */
/********************************************************************************/

//----------------------------------------------------------------------------------------------------
// ID Code      : ScalerCommonTypeCRx0Pd.c No.0000
// Update Note  :
//----------------------------------------------------------------------------------------------------

#include "ScalerFunctionInclude.h"

#if(_D0_DP_TYPE_C_PORT_CTRL_TYPE == _PORT_CONTROLLER_EMBEDDED)

#if(_TYPE_C_EMB_CTS_FLOW == _ON)
#warning "NOTE: Type-C CTS Flow is Turned On, Please Check This is CTS Testing!!"
#endif

#if(_TYPE_C_EMD_USB_SPEED == _TYPE_C_USB_3_GEN2)
#warning "USB3 Gen2 is NOT Avaliable right now ! ! !"
#endif

//****************************************************************************
// DEFINITIONS / MACROS
//****************************************************************************
#define _PD_FW_DEBUG                            _OFF
#define _PD_PRODUCT_ID                          0x2788

// Status Setting Macros
#define GET_PD_RX0_FW_STATE()                   (g_stPdRx0Status.ucPDState)
#define SET_PD_RX0_FW_STATE(x)                  (g_stPdRx0Status.ucPDState = (x))

#define GET_PD_RX0_SUB_STATE()                  (g_stPdRx0Status.ucPDSubState)
#define SET_PD_RX0_SUB_STATE(x)                 (g_stPdRx0Status.ucPDSubState = (x))

#define GET_PD_RX0_CBL_STATE()                  (g_stPdRx0CableInfo.b4CableState)
#define SET_PD_RX0_CBL_STATE(x)                 (g_stPdRx0CableInfo.b4CableState = (x))

#define GET_PD_RX0_DP_ALT_STATE()               (g_stPdRx0Status.b6PDDpAltState)
#define SET_PD_RX0_DP_ALT_STATE(x)              (g_stPdRx0Status.b6PDDpAltState = (x))

#define GET_PD_RX0_AMS_STATUS()                 (g_stPdRx0Status.b2PDAmsStatus)
#define SET_PD_RX0_AMS_STATUS(x)                (g_stPdRx0Status.b2PDAmsStatus = (x))

#define GET_PD_RX0_EXPLICIT_CONTRACT()          (g_stPdRx0Status.b1PDPowerContract)
#define SET_PD_RX0_EXPLICIT_CONTRACT()          (g_stPdRx0Status.b1PDPowerContract = _TRUE)
#define CLR_PD_RX0_EXPLICIT_CONTRACT()          (g_stPdRx0Status.b1PDPowerContract = _FALSE)

#define GET_PD_RX0_UNCONSTRAIN_POWER()          (g_stPdRx0Status.b1UnconstrainedPower)
#define SET_PD_RX0_UNCONSTRAIN_POWER(x)         (g_stPdRx0Status.b1UnconstrainedPower = (x))

#define GET_PD_RX0_CBL_DISCOVER()               (g_stPdRx0CableInfo.b1CableDiscover)
#define SET_PD_RX0_CBL_DISCOVER()               (g_stPdRx0CableInfo.b1CableDiscover = _TRUE)
#define CLR_PD_RX0_CBL_DISCOVER()               (g_stPdRx0CableInfo.b1CableDiscover = _FALSE)

// Role Setting Macro
#define GET_PD_RX0_POWER_ROLE()                 (BYTE)(g_stPdRx0Status.b1PDPowerRole)
#define SET_PD_RX0_POWER_ROLE(x)                (g_stPdRx0Status.b1PDPowerRole = (x))

#define GET_PD_RX0_DATA_ROLE()                  (BYTE)(g_stPdRx0Status.b1PDDataRole)
#define SET_PD_RX0_DATA_ROLE(x)                 (g_stPdRx0Status.b1PDDataRole = (x))

#define GET_PD_RX0_VCONN_ROLE()                 (BYTE)(g_stPdRx0Status.b1PDVconnRole)
#define SET_PD_RX0_VCONN_ROLE(x)                (g_stPdRx0Status.b1PDVconnRole = (x))

#define GET_PD_RX0_SPEC_VER()                   ((BYTE)(g_stPdRx0Status.b2SpecVersion))
#define SET_PD_RX0_SPEC_VER(x)                  (g_stPdRx0Status.b2SpecVersion = (x))

#define GET_PD_RX0_CBL_SPEC_VER()               ((BYTE)(g_stPdRx0CableInfo.b2CableSpecVer))
#define SET_PD_RX0_CBL_SPEC_VER(x)              (g_stPdRx0CableInfo.b2CableSpecVer = (x))

#define GET_PD_RX0_CBL_MAX_CUR()                ((WORD)(g_stPdRx0CableInfo.b10CableMaxCur))
#define SET_PD_RX0_CBL_MAX_CUR(x)               (g_stPdRx0CableInfo.b10CableMaxCur = (x))

// PD EXINT Set Timer Event Macro
#define GET_PD_RX0_TIMER_EVENT_VALID()          (g_stPdTimerEvent.b1Valid)
#define SET_PD_RX0_TIMER_EVENT_VALID()          (g_stPdTimerEvent.b1Valid = _TRUE)
#define CLR_PD_RX0_TIMER_EVENT_VALID()          (g_stPdTimerEvent.b1Valid = _FALSE)

#define GET_PD_RX0_TIMER_EVENT_ID()             (g_stPdTimerEvent.enumEventID)
#define SET_PD_RX0_TIMER_EVENT_ID(x)            (g_stPdTimerEvent.enumEventID = (x))

#define GET_PD_RX0_TIMER_EVENT_CNT()            (g_stPdTimerEvent.usEventTime)
#define SET_PD_RX0_TIMER_EVENT_CNT(x)           (g_stPdTimerEvent.usEventTime = (x))

// Counter Control Macro
#define GET_DP_RX0_CBL_DISCOVER_CNT()           (g_stPdRx0CableInfo.ucDiscoverCnt)
#define ADD_DP_RX0_CBL_DISCOVER_CNT()           (g_stPdRx0CableInfo.ucDiscoverCnt += 1)
#define CLR_DP_RX0_CBL_DISCOVER_CNT()           (g_stPdRx0CableInfo.ucDiscoverCnt = 0)

#define GET_DP_RX0_SRC_CAP_CNT()                (g_stPdRx0Status.b6SrcCapCnt)
#define ADD_DP_RX0_SRC_CAP_CNT()                (g_stPdRx0Status.b6SrcCapCnt += 1)
#define CLR_DP_RX0_SRC_CAP_CNT()                (g_stPdRx0Status.b6SrcCapCnt = 0)

#define GET_DP_RX0_HARD_RST_CNT()               (g_stPdRx0Status.b2HardRstCnt)
#define ADD_DP_RX0_HARD_RST_CNT()               (g_stPdRx0Status.b2HardRstCnt += 1)
#define CLR_DP_RX0_HARD_RST_CNT()               (g_stPdRx0Status.b2HardRstCnt = 0)

// FW Flow Control Macro
#define GET_PD_RX0_HRST_PWR_OFF()               (g_stPdRx0Status.b1HRST_Pwr_Off)
#define SET_PD_RX0_HRST_PWR_OFF()               (g_stPdRx0Status.b1HRST_Pwr_Off = _TRUE)
#define CLR_PD_RX0_HRST_PWR_OFF()               (g_stPdRx0Status.b1HRST_Pwr_Off = _FALSE)

#define GET_PD_RX0_VCS_REQ_FROM_DRS()           (g_stPdRx0Status.b1VconnSwapReq)
#define SET_PD_RX0_VCS_REQ_FROM_DRS()           (g_stPdRx0Status.b1VconnSwapReq = _TRUE)
#define CLR_PD_RX0_VCS_REQ_FROM_DRS()           (g_stPdRx0Status.b1VconnSwapReq = _FALSE)

#define GET_PD_RX0_VCS_REJECT()                 (g_stPdRx0Status.b1PDVconnSwapReject)
#define SET_PD_RX0_VCS_REJECT()                 (g_stPdRx0Status.b1PDVconnSwapReject = _TRUE)
#define CLR_PD_RX0_VCS_REJECT()                 (g_stPdRx0Status.b1PDVconnSwapReject = _FALSE)

#define GET_PD_RX0_VCS_SENT()                   (g_stPdRx0Status.b1VconnSwapSent)
#define SET_PD_RX0_VCS_SENT()                   (g_stPdRx0Status.b1VconnSwapSent = _TRUE)
#define CLR_PD_RX0_VCS_SENT()                   (g_stPdRx0Status.b1VconnSwapSent = _FALSE)

#define GET_PD_RX0_GET_SNK_CAP_SENT()           (g_stPdRx0Status.b1GetSnkCapSent)
#define SET_PD_RX0_GET_SNK_CAP_SENT()           (g_stPdRx0Status.b1GetSnkCapSent = _TRUE)
#define CLR_PD_RX0_GET_SNK_CAP_SENT()           (g_stPdRx0Status.b1GetSnkCapSent = _FALSE)

#define GET_PD_RX0_RCV_SNK_CAP()                (g_stPdRx0Status.b1RcvSnkCap)
#define SET_PD_RX0_RCV_SNK_CAP()                (g_stPdRx0Status.b1RcvSnkCap = _TRUE)
#define CLR_PD_RX0_RCV_SNK_CAP()                (g_stPdRx0Status.b1RcvSnkCap = _FALSE)

#define GET_PD_RX0_RCV_SRC_CAP()                (g_stPdRx0Status.b1RcvSrcCap)
#define SET_PD_RX0_RCV_SRC_CAP()                (g_stPdRx0Status.b1RcvSrcCap = _TRUE)
#define CLR_PD_RX0_RCV_SRC_CAP()                (g_stPdRx0Status.b1RcvSrcCap = _FALSE)

#define GET_PD_RX0_REQ_WAIT_FLAG()              (g_stPdRx0Status.b1ReqWait)
#define SET_PD_RX0_REQ_WAIT_FLAG()              (g_stPdRx0Status.b1ReqWait = _TRUE)
#define CLR_PD_RX0_REQ_WAIT_FLAG()              (g_stPdRx0Status.b1ReqWait = _FALSE)

#define GET_PD_RX0_PRS_WAIT_FLAG()              (g_stPdRx0Status.b1PRSwapWait)
#define SET_PD_RX0_PRS_WAIT_FLAG()              (g_stPdRx0Status.b1PRSwapWait = _TRUE)
#define CLR_PD_RX0_PRS_WAIT_FLAG()              (g_stPdRx0Status.b1PRSwapWait = _FALSE)

#define GET_PD_RX0_DRS_WAIT_FLAG()              (g_stPdRx0Status.b1DRSwapWait)
#define SET_PD_RX0_DRS_WAIT_FLAG()              (g_stPdRx0Status.b1DRSwapWait = _TRUE)
#define CLR_PD_RX0_DRS_WAIT_FLAG()              (g_stPdRx0Status.b1DRSwapWait = _FALSE)

#define GET_PD_RX0_VCS_WAIT_FLAG()              (g_stPdRx0Status.b1VCSwapWait)
#define SET_PD_RX0_VCS_WAIT_FLAG()              (g_stPdRx0Status.b1VCSwapWait = _TRUE)
#define CLR_PD_RX0_VCS_WAIT_FLAG()              (g_stPdRx0Status.b1VCSwapWait = _FALSE)

#define GET_PD_RX0_SRC_CAP_SENT_FLAG()          (g_stPdRx0Status.b1SrcCapSent)
#define SET_PD_RX0_SRC_CAP_SENT_FLAG()          (g_stPdRx0Status.b1SrcCapSent = _TRUE)
#define CLR_PD_RX0_SRC_CAP_SENT_FLAG()          (g_stPdRx0Status.b1SrcCapSent = _FALSE)

#define GET_PD_RX0_SNK_CAP_WAIT_FLAG()          (g_stPdRx0Status.b1SnkCapWait)
#define SET_PD_RX0_SNK_CAP_WAIT_FLAG()          (g_stPdRx0Status.b1SnkCapWait = _TRUE)
#define CLR_PD_RX0_SNK_CAP_WAIT_FLAG()          (g_stPdRx0Status.b1SnkCapWait = _FALSE)

#define GET_PD_RX0_CBL_WAIT_FLAG()              (g_stPdRx0CableInfo.b1CableWait)
#define SET_PD_RX0_CBL_WAIT_FLAG()              (g_stPdRx0CableInfo.b1CableWait = _TRUE)
#define CLR_PD_RX0_CBL_WAIT_FLAG()              (g_stPdRx0CableInfo.b1CableWait = _FALSE)

#define GET_PD_RX0_PRS_PROCESSING()             (g_stPdRx0Status.b1PRS_Processing)
#define SET_PD_RX0_PRS_PROCESSING()             (g_stPdRx0Status.b1PRS_Processing = _TRUE)
#define CLR_PD_RX0_PRS_PROCESSING()             (g_stPdRx0Status.b1PRS_Processing = _FALSE)

#define GET_PD_RX0_INTEROP_S8()                 (g_stPdRx0Status.b1InteropS8)
#define SET_PD_RX0_INTEROP_S8()                 (g_stPdRx0Status.b1InteropS8 = _TRUE)
#define CLR_PD_RX0_INTEROP_S8()                 (g_stPdRx0Status.b1InteropS8 = _FALSE)

// Source Capability Macros
#define GET_PD_RX0_SRC_PDO_CNT()                ((BYTE)g_stPdRx0Status.b3PDNumOfSrcCap)
#define SET_PD_RX0_SRC_PDO_CNT(x)               (g_stPdRx0Status.b3PDNumOfSrcCap = (x))

#define GET_PD_RX0_SRC_PDO_TYPE(x)              (g_pstSrcPDO[x].enumPdoType)
#define SET_PD_RX0_SRC_PDO_TYPE(x, y)           (g_pstSrcPDO[x].enumPdoType = (y))

#define GET_PD_RX0_SRC_CAP_VOL_MAX(x)           ((WORD)(g_pstSrcPDO[x].b12MaxVoltage))
#define SET_PD_RX0_SRC_CAP_VOL_MAX(x, y)        (g_pstSrcPDO[x].b12MaxVoltage = (y))

#define GET_PD_RX0_SRC_CAP_VOL_MIN(x)           ((WORD)(g_pstSrcPDO[x].b12MinVoltage))
#define SET_PD_RX0_SRC_CAP_VOL_MIN(x, y)        (g_pstSrcPDO[x].b12MinVoltage = (y))

#define GET_PD_RX0_SRC_CAP_CUR(x)               ((WORD)(g_pstSrcPDO[x].b10MaxCurrent))
#define SET_PD_RX0_SRC_CAP_CUR(x, y)            (g_pstSrcPDO[x].b10MaxCurrent = (y))

#define GET_PD_RX0_SRC_CAP_PEAK(x)              (g_pstSrcPDO[x].b2PeakCurrent)
#define SET_PD_RX0_SRC_CAP_PEAK(x, y)           (g_pstSrcPDO[x].b2PeakCurrent = (y))

// PD Power Protect Marcos
#define GET_PD_RX0_OCP_RATIO(x)                 (g_pstPdProtectInfo[x].ucOcpCurRatio)
#define SET_PD_RX0_OCP_RATIO(x, y)              (g_pstPdProtectInfo[x].ucOcpCurRatio = (y))

// Request Macros
#define GET_PD_RX0_REQ_OBJ_POS()                ((BYTE)(g_stSnkRDO.b3ObjPos))
#define SET_PD_RX0_REQ_OBJ_POS(x)               (g_stSnkRDO.b3ObjPos = (x))

#define GET_PD_RX0_REQ_CAP_MIS()                ((BYTE)(g_stSnkRDO.b1CapMis))
#define SET_PD_RX0_REQ_CAP_MIS(x)               (g_stSnkRDO.b1CapMis = (x))

#define GET_PD_RX0_REQ_GIVE_BACK()              ((BYTE)(g_stSnkRDO.b1GiveBack))
#define SET_PD_RX0_REQ_GIVE_BACK(x)             (g_stSnkRDO.b1GiveBack = (x))

#define GET_PD_RX0_REQ_VOL()                    ((WORD)(g_stSnkRDO.b12Voltage))
#define SET_PD_RX0_REQ_VOL(x)                   (g_stSnkRDO.b12Voltage = (x))

#define GET_PD_RX0_REQ_OP_CUR()                 ((WORD)(g_stSnkRDO.b10OpCurrent))
#define SET_PD_RX0_REQ_OP_CUR(x)                (g_stSnkRDO.b10OpCurrent = (x))

#define GET_PD_RX0_REQ_MAX_CUR()                ((WORD)(g_stSnkRDO.b10MaxCurrent))
#define SET_PD_RX0_REQ_MAX_CUR(x)               (g_stSnkRDO.b10MaxCurrent = (x))

// Sink Capability Macros
#define GET_PD_RX0_SNK_CAP_VOL(x)               (g_pstSnkCap[x].b12Voltage)
#define SET_PD_RX0_SNK_CAP_VOL(x, y)            (g_pstSnkCap[x].b12Voltage = (y))

#define GET_PD_RX0_SNK_CAP_CUR(x)               (g_pstSnkCap[x].b10OpCurrent)
#define SET_PD_RX0_SNK_CAP_CUR(x, y)            (g_pstSnkCap[x].b10OpCurrent = (y))

// Port Partner(Other Side) General Info Setting Macros
#define GET_PD_RX0_PARTNER_DRP()                (g_stPdRx0PartnerInfo.b1DualRolePower)
#define SET_PD_RX0_PARTNER_DRP(x)               (g_stPdRx0PartnerInfo.b1DualRolePower = (x))

#define GET_PD_RX0_PARTNER_DRD()                (g_stPdRx0PartnerInfo.b1DualRoleData)
#define SET_PD_RX0_PARTNER_DRD(x)               (g_stPdRx0PartnerInfo.b1DualRoleData = (x))

#define GET_PD_RX0_PARTNER_SUSPEND()            (g_stPdRx0PartnerInfo.b1SuspendSupport)
#define SET_PD_RX0_PARTNER_SUSPEND(x)           (g_stPdRx0PartnerInfo.b1SuspendSupport = (x))
#define CLR_PD_RX0_PARTNER_SUSPEND()            (g_stPdRx0PartnerInfo.b1SuspendSupport = _FALSE)

#define GET_PD_RX0_PARTNER_EXT_PWR()            (g_stPdRx0PartnerInfo.b1ExtPower)
#define SET_PD_RX0_PARTNER_EXT_PWR(x)           (g_stPdRx0PartnerInfo.b1ExtPower = (x))
#define CLR_PD_RX0_PARTNER_EXT_PWR()            (g_stPdRx0PartnerInfo.b1ExtPower = _FALSE)

#define GET_PD_RX0_PARTNER_USB_CAP()            (g_stPdRx0PartnerInfo.b1UsbCapable)
#define SET_PD_RX0_PARTNER_USB_CAP(x)           (g_stPdRx0PartnerInfo.b1UsbCapable = (x))
#define CLR_PD_RX0_PARTNER_USB_CAP()            (g_stPdRx0PartnerInfo.b1UsbCapable = _FALSE)

#define GET_PD_RX0_PARTNER_UNCHK()              (g_stPdRx0PartnerInfo.b1UnchkSupport)
#define SET_PD_RX0_PARTNER_UNCHK(x)             (g_stPdRx0PartnerInfo.b1UnchkSupport = (x))
#define CLR_PD_RX0_PARTNER_UNCHK()              (g_stPdRx0PartnerInfo.b1UnchkSupport = _FALSE)

#define GET_PD_RX0_PARTNER_HIGH_CAP()           (g_stPdRx0PartnerInfo.b1HigherCap)
#define SET_PD_RX0_PARTNER_HIGH_CAP(x)          (g_stPdRx0PartnerInfo.b1HigherCap = (x))
#define CLR_PD_RX0_PARTNER_HIGH_CAP()           (g_stPdRx0PartnerInfo.b1HigherCap = _FALSE)

#define GET_PD_RX0_PARTNER_FRS_CUR()            (g_stPdRx0PartnerInfo.b2FrsCurrent)
#define SET_PD_RX0_PARTNER_FRS_CUR(x)           (g_stPdRx0PartnerInfo.b2FrsCurrent = (x))
#define CLR_PD_RX0_PARTNER_FRS_CUR()            (g_stPdRx0PartnerInfo.b2FrsCurrent = 0)

// Port Partner(Other Side) Source Cap Info Setting Macros
#define GET_PD_RX0_PARTNER_SRC_CAP_CNT()        (g_stPdRx0PartnerInfo.b3NumOfSrcCap)
#define SET_PD_RX0_PARTNER_SRC_CAP_CNT(x)       (g_stPdRx0PartnerInfo.b3NumOfSrcCap = (x))
#define CLR_PD_RX0_PARTNER_SRC_CAP_CNT()        (g_stPdRx0PartnerInfo.b3NumOfSrcCap = 0)

#define GET_PD_RX0_PARTNER_SRC_CAP_VOL(x)       (g_pstPartnerSrcCap[x].b12MaxVoltage)
#define SET_PD_RX0_PARTNER_SRC_CAP_VOL(x, y)    (g_pstPartnerSrcCap[x].b12MaxVoltage = (y))

#define GET_PD_RX0_PARTNER_SRC_CAP_CUR(x)       (g_pstPartnerSrcCap[x].b10MaxCurrent)
#define SET_PD_RX0_PARTNER_SRC_CAP_CUR(x, y)    (g_pstPartnerSrcCap[x].b10MaxCurrent = (y))

#define GET_PD_RX0_PARTNER_SRC_PEAK_CUR(x)      (g_pstPartnerSrcCap[x].b2PeakCurrent)
#define SET_PD_RX0_PARTNER_SRC_PEAK_CUR(x, y)   (g_pstPartnerSrcCap[x].b2PeakCurrent = (y))

// Port Partner(Other Side) Request Info Setting Macros
#define GET_PD_RX0_PARTNER_OBJ_POS()            (g_stPartnerRDO.b3ObjPos)
#define SET_PD_RX0_PARTNER_OBJ_POS(x)           (g_stPartnerRDO.b3ObjPos = (x))
#define CLR_PD_RX0_PARTNER_OBJ_POS()            (g_stPartnerRDO.b3ObjPos = 0)

#define GET_PD_RX0_PARTNER_CAP_MIS()            (g_stPartnerRDO.b1CapMis)
#define SET_PD_RX0_PARTNER_CAP_MIS(x)           (g_stPartnerRDO.b1CapMis = (x))
#define CLR_PD_RX0_PARTNER_CAP_MIS()            (g_stPartnerRDO.b1CapMis = _FALSE)

#define GET_PD_RX0_PARTNER_GIVE_BACK()          (g_stPartnerRDO.b1GiveBack)
#define SET_PD_RX0_PARTNER_GIVE_BACK(x)         (g_stPartnerRDO.b1GiveBack = (x))
#define CLR_PD_RX0_PARTNER_GIVE_BACK()          (g_stPartnerRDO.b1GiveBack = _FALSE)

#define GET_PD_RX0_PARTNER_REQ_VOL()            (g_stPartnerRDO.b12Voltage)
#define SET_PD_RX0_PARTNER_REQ_VOL(x)           (g_stPartnerRDO.b12Voltage = (x))

#define GET_PD_RX0_PARTNER_OP_CUR()             (g_stPartnerRDO.b10OpCurrent)
#define SET_PD_RX0_PARTNER_OP_CUR(x)            (g_stPartnerRDO.b10OpCurrent = (x))
#define CLR_PD_RX0_PARTNER_OP_CUR()             (g_stPartnerRDO.b10OpCurrent = 0)

#define GET_PD_RX0_PARTNER_MAX_CUR()            (g_stPartnerRDO.b10MaxCurrent)
#define SET_PD_RX0_PARTNER_MAX_CUR(x)           (g_stPartnerRDO.b10MaxCurrent = (x))
#define CLR_PD_RX0_PARTNER_MAX_CUR()            (g_stPartnerRDO.b10MaxCurrent = 0)

#define GET_PD_RX0_REQ_VOL_SMALL_STEP()         (g_stPartnerRDO.b1SmallStep)
#define SET_PD_RX0_REQ_VOL_SMALL_STEP(x)        (g_stPartnerRDO.b1SmallStep = (x))
#define CLR_PD_RX0_REQ_VOL_SMALL_STEP()         (g_stPartnerRDO.b1SmallStep = 0)

#define GET_PD_RX0_OCP_CURRENT()                (g_stPartnerRDO.usOcpCurrent)
#define SET_PD_RX0_OCP_CURRENT(x)               (g_stPartnerRDO.usOcpCurrent = (x))

// Power Contract Negotiated Power Status For User
#define GET_PD_RX0_PDO_STATUS_VOL()             (g_stPDOStatus.usVoltage)
#define SET_PD_RX0_PDO_STATUS_VOL(x)            (g_stPDOStatus.usVoltage = (x))

#define GET_PD_RX0_PDO_STATUS_CUR()             (g_stPDOStatus.usCurrent)
#define SET_PD_RX0_PDO_STATUS_CUR(x)            (g_stPDOStatus.usCurrent = (x))

// Port Partner(Other Side) Sink Cap Info Setting Macros
#define GET_PD_RX0_PARTNER_SNK_CAP_CNT()        (g_stPdRx0PartnerInfo.b3NumOfSnkCap)
#define SET_PD_RX0_PARTNER_SNK_CAP_CNT(x)       (g_stPdRx0PartnerInfo.b3NumOfSnkCap = (x))
#define CLR_PD_RX0_PARTNER_SNK_CAP_CNT()        (g_stPdRx0PartnerInfo.b3NumOfSnkCap = 0)

#define GET_PD_RX0_PARTNER_SNK_CAP_VOL(x)       (g_pstPartnerSnkCap[x].b12Voltage)
#define SET_PD_RX0_PARTNER_SNK_CAP_VOL(x, y)    (g_pstPartnerSnkCap[x].b12Voltage = (y))

#define GET_PD_RX0_PARTNER_SNK_CAP_CUR(x)       (g_pstPartnerSnkCap[x].b10OpCurrent)
#define SET_PD_RX0_PARTNER_SNK_CAP_CUR(x, y)    (g_pstPartnerSnkCap[x].b10OpCurrent = (y))

// Alt Mode Info Macros
#define GET_PD_RX0_DP_ALT_MODE_FUNCTION()       (g_stPdRx0AltModeInfo.b1DpAltModeFunc)
#define SET_PD_RX0_DP_ALT_MODE_FUNCTION()       (g_stPdRx0AltModeInfo.b1DpAltModeFunc = _TRUE)
#define CLR_PD_RX0_DP_ALT_MODE_FUNCTION()       (g_stPdRx0AltModeInfo.b1DpAltModeFunc = _FALSE)

#define GET_PD_RX0_RCV_VDM_CMD()                (g_stPdRx0AltModeInfo.ucRcvVdmMsg)
#define GET_PD_RX0_RCV_VDM_CMD_TYPE()           (g_stPdRx0AltModeInfo.ucRcvVdmMsg & (_BIT7 | _BIT6))
#define SET_PD_RX0_RCV_VDM_CMD(x)               (g_stPdRx0AltModeInfo.ucRcvVdmMsg = (x))
#define CLR_PD_RX0_RCV_VDM_CMD()                (g_stPdRx0AltModeInfo.ucRcvVdmMsg = 0)

#define GET_PD_RX0_PIN_ASSIGNMENT()             (g_stPdRx0AltModeInfo.enumDpRxPinAssignment)
#define SET_PD_RX0_PIN_ASSIGNMENT(x)            (g_stPdRx0AltModeInfo.enumDpRxPinAssignment = (x))

#define GET_PD_RX0_PIN_ASSIGNMENT_CAP()         (g_stPdRx0AltModeInfo.enumPinAssignmentCap)
#define SET_PD_RX0_PIN_ASSIGNMENT_CAP(x)        (g_stPdRx0AltModeInfo.enumPinAssignmentCap = (x))

#define GET_PD_RX0_PARTNER_PIN_ASSIGNMENT()     (g_stPdRx0AltModeInfo.ucPartnerPinAssignmentCap)
#define SET_PD_RX0_PARTNER_PIN_ASSIGNMENT(x)    (g_stPdRx0AltModeInfo.ucPartnerPinAssignmentCap = (x))

#define GET_PD_RX0_MULTI_FUNCTION()             (g_stPdRx0AltModeInfo.b1MultiFunctionBit)
#define SET_PD_RX0_MULTI_FUNCTION()             (g_stPdRx0AltModeInfo.b1MultiFunctionBit = _TRUE)
#define CLR_PD_RX0_MULTI_FUNCTION()             (g_stPdRx0AltModeInfo.b1MultiFunctionBit = _FALSE)

#define GET_PD_RX0_VDM_OBJ_POS()                (g_stPdRx0AltModeInfo.b3VdmObjPos)
#define SET_PD_RX0_VDM_OBJ_POS(x)               (g_stPdRx0AltModeInfo.b3VdmObjPos = (x))
#define CLR_PD_RX0_VDM_OBJ_POS(x)               (g_stPdRx0AltModeInfo.b3VdmObjPos = 0)

#define GET_PD_RX0_VDM_SVID()                   (((WORD)(g_stPdRx0AltModeInfo.ucVdmSVID_H) << 8) | ((WORD)(g_stPdRx0AltModeInfo.ucVdmSVID_L)))
#define GET_PD_RX0_VDM_SVID_H()                 (g_stPdRx0AltModeInfo.ucVdmSVID_H)
#define GET_PD_RX0_VDM_SVID_L()                 (g_stPdRx0AltModeInfo.ucVdmSVID_L)
#define SET_PD_RX0_VDM_SVID_H(x)                (g_stPdRx0AltModeInfo.ucVdmSVID_H = (x))
#define SET_PD_RX0_VDM_SVID_L(x)                (g_stPdRx0AltModeInfo.ucVdmSVID_L = (x))

#define GET_PD_RX0_DP_OBJ_POS()                 (g_stPdRx0AltModeInfo.b3DpObjPos)
#define SET_PD_RX0_DP_OBJ_POS(x)                (g_stPdRx0AltModeInfo.b3DpObjPos = (x))
#define CLR_PD_RX0_DP_OBJ_POS()                 (g_stPdRx0AltModeInfo.b3DpObjPos = 0)

#define GET_PD_RX0_DP_SVID_SEARCH_FINISH()      (g_stPdRx0AltModeInfo.b1DpSvidSearchFinish)
#define SET_PD_RX0_DP_SVID_SEARCH_FINISH()      (g_stPdRx0AltModeInfo.b1DpSvidSearchFinish = _TRUE)
#define CLR_PD_RX0_DP_SVID_SEARCH_FINISH()      (g_stPdRx0AltModeInfo.b1DpSvidSearchFinish = _FALSE)

#define GET_PD_RX0_DP_ALT_MODE_ENTER()          (g_stPdRx0AltModeInfo.b1DpAltModeEnter)
#define SET_PD_RX0_DP_ALT_MODE_ENTER()          (g_stPdRx0AltModeInfo.b1DpAltModeEnter = _TRUE)
#define CLR_PD_RX0_DP_ALT_MODE_ENTER()          (g_stPdRx0AltModeInfo.b1DpAltModeEnter = _FALSE)

#define GET_PD_RX0_DP_ALT_MODE_CONFIG()         (g_stPdRx0AltModeInfo.b1DpAltModeConfig)
#define SET_PD_RX0_DP_ALT_MODE_CONFIG(x)        (g_stPdRx0AltModeInfo.b1DpAltModeConfig = (x))

#define GET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG()  (g_stPdRx0AltModeInfo.b1DpAltModeTargetConfig)
#define SET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG(x) (g_stPdRx0AltModeInfo.b1DpAltModeTargetConfig = (x))

#define GET_PD_RX0_DP_ALT_MODE_EXIT_REQ()       (g_stPdRx0AltModeInfo.b1DpAltModeExit)
#define SET_PD_RX0_DP_ALT_MODE_EXIT_REQ()       (g_stPdRx0AltModeInfo.b1DpAltModeExit = _TRUE)
#define CLR_PD_RX0_DP_ALT_MODE_EXIT_REQ()       (g_stPdRx0AltModeInfo.b1DpAltModeExit = _FALSE)

#define GET_PD_RX0_SRC_INIT_ALT_MODE()          (g_stPdRx0AltModeInfo.b1InitAltMode)
#define SET_PD_RX0_SRC_INIT_ALT_MODE()          (g_stPdRx0AltModeInfo.b1InitAltMode = _TRUE)
#define CLR_PD_RX0_SRC_INIT_ALT_MODE()          (g_stPdRx0AltModeInfo.b1InitAltMode = _FALSE)

// Extended Message Info Macros
#define GET_PD_RX0_CHUNKED_MESSAGE()            (g_stExtMsgInfo.b1Chunked)
#define SET_PD_RX0_CHUNKED_MESSAGE(x)           (g_stExtMsgInfo.b1Chunked = (x))

#define GET_PD_RX0_CHUNK_NUMBER()               (g_stExtMsgInfo.b4ChunkNum)
#define SET_PD_RX0_CHUNK_NUMBER(x)              (g_stExtMsgInfo.b4ChunkNum = (x))

#define GET_PD_RX0_CHUNK_REQUEST()              (g_stExtMsgInfo.b1ChunkRequest)
#define SET_PD_RX0_CHUNK_REQUEST(x)             (g_stExtMsgInfo.b1ChunkRequest = (x))

#define GET_PD_RX0_EXT_MSG_DATA_SIZE()          (g_stExtMsgInfo.b9DataSize)
#define SET_PD_RX0_EXT_MSG_DATA_SIZE(x)         (g_stExtMsgInfo.b9DataSize = (x))

// FW Message Transmission Macro
#define GET_PD_RX0_TRANSMIT_RESULT()            (g_stPdRx0MsgInfo.b5TxResult)
#define SET_PD_RX0_TRANSMIT_RESULT(x)           (g_stPdRx0MsgInfo.b5TxResult = (x))
#define CLR_PD_RX0_TRANSMIT_RESULT()            (g_stPdRx0MsgInfo.b5TxResult = 0)

#define GET_PD_RX0_TRANSMIT_RESULT_EXINT()      (g_stPdRx0MsgInfo.b5TxResult_EXINT)
#define SET_PD_RX0_TRANSMIT_RESULT_EXINT(x)     (g_stPdRx0MsgInfo.b5TxResult_EXINT = (x))
#define CLR_PD_RX0_TRANSMIT_RESULT_EXINT()      (g_stPdRx0MsgInfo.b5TxResult_EXINT = 0)

#define GET_PD_RX0_INT_OVERWRITE()              (g_stPdRx0MsgInfo.b1IntOverWrite)
#define SET_PD_RX0_INT_OVERWRITE()              (g_stPdRx0MsgInfo.b1IntOverWrite = _TRUE)
#define CLR_PD_RX0_INT_OVERWRITE()              (g_stPdRx0MsgInfo.b1IntOverWrite = _FALSE)

#define GET_PD_RX0_FIFO_ERR_STATUS()            (g_stPdRx0MsgInfo.ucFifoRcvErrStatus)
#define SET_PD_RX0_FIFO_ERR_STATUS(x)           (g_stPdRx0MsgInfo.ucFifoRcvErrStatus = (x))

#define GET_PD_RX0_FIFO_CLR()                   (g_stPdRx0MsgInfo.b1FifoClr)
#define SET_PD_RX0_FIFO_CLR()                   (g_stPdRx0MsgInfo.b1FifoClr = _TRUE)
#define CLR_PD_RX0_FIFO_CLR()                   (g_stPdRx0MsgInfo.b1FifoClr = _FALSE)

#define GET_PD_RX0_BUS_IDLE()                   (g_stPdRx0MsgInfo.b1BusIdle)
#define SET_PD_RX0_BUS_IDLE()                   (g_stPdRx0MsgInfo.b1BusIdle = _TRUE)
#define CLR_PD_RX0_BUS_IDLE()                   (g_stPdRx0MsgInfo.b1BusIdle = _FALSE)

#define GET_PD_RX0_RCV_MSG()                    (g_stPdRx0MsgInfo.ucRcvMsg)
#define SET_PD_RX0_RCV_MSG_TYPE(x)              (g_stPdRx0MsgInfo.ucRcvMsg = g_stPdRx0MsgInfo.ucRcvMsg | (x))
#define SET_PD_RX0_RCV_MSG(x)                   (g_stPdRx0MsgInfo.ucRcvMsg = g_stPdRx0MsgInfo.ucRcvMsg | (x))
#define CLR_PD_RX0_RCV_MSG()                    (g_stPdRx0MsgInfo.ucRcvMsg = 0)

#define GET_PD_RX0_RCV_NOD_CNT()                ((BYTE)(g_stPdRx0MsgInfo.b3RcvNodCnt))
#define SET_PD_RX0_RCV_NOD_CNT(x)               (g_stPdRx0MsgInfo.b3RcvNodCnt = (x))

#define GET_PD_RX0_SRC_INIT_AMS()               (g_stPdRx0MsgInfo.b1SrcInitAms)
#define SET_PD_RX0_SRC_INIT_AMS()               (g_stPdRx0MsgInfo.b1SrcInitAms = _TRUE)
#define CLR_PD_RX0_SRC_INIT_AMS()               (g_stPdRx0MsgInfo.b1SrcInitAms = _FALSE)

// BIST Mode Macro
#define GET_PD_RX0_BIST_MODE()                  (g_stPdRx0Status.b4BistMode)
#define SET_PD_RX0_BIST_MODE(x)                 (g_stPdRx0Status.b4BistMode = (x))

#define GET_PD_RX0_RCV_BIST_MSG_CNT()           (g_stPdRx0Status.b1RcvBistMsgCnt)
#define ADD_PD_RX0_RCV_BIST_MSG_CNT()           (g_stPdRx0Status.b1RcvBistMsgCnt += 1)
#define CLR_PD_RX0_RCV_BIST_MSG_CNT()           (g_stPdRx0Status.b1RcvBistMsgCnt = 0)

// Alt Mode HPD Queue Control Macros
#define GET_PD_RX0_HPD_QUEUE(x)                 (g_stHpdQueue.penumHpdType[x])
#define SET_PD_RX0_HPD_QUEUE(x)                 (g_stHpdQueue.penumHpdType[g_stHpdQueue.b2HpdWptr] = (x))
#define CLR_PD_RX0_HPD_QUEUE()                  (g_stHpdQueue.penumHpdType[g_stHpdQueue.b2HpdRptr] = (_PD_HPD_NONE))

#define GET_PD_RX0_HPD_STATUS()                 (g_stHpdQueue.b1HpdStatus)
#define SET_PD_RX0_HPD_STATUS(x)                (g_stHpdQueue.b1HpdStatus = (x))

#define GET_PD_RX0_HPD_CNT()                    (g_stHpdQueue.b2HpdCnt)
#define ADD_PD_RX0_HPD_CNT()                    (g_stHpdQueue.b2HpdCnt += 1)
#define SUB_PD_RX0_HPD_CNT()                    (g_stHpdQueue.b2HpdCnt -= 1)
#define CLR_PD_RX0_HPD_CNT()                    (g_stHpdQueue.b2HpdCnt = 0)

#define GET_PD_RX0_HPD_WPTR()                   (g_stHpdQueue.b2HpdWptr)
#define ADD_PD_RX0_HPD_WPTR()                   (g_stHpdQueue.b2HpdWptr = (g_stHpdQueue.b2HpdWptr + 1) % 4)
#define CLR_PD_RX0_HPD_WPTR()                   (g_stHpdQueue.b2HpdWptr = 0)

#define GET_PD_RX0_HPD_RPTR()                   (g_stHpdQueue.b2HpdRptr)
#define ADD_PD_RX0_HPD_RPTR()                   (g_stHpdQueue.b2HpdRptr = (g_stHpdQueue.b2HpdRptr + 1) % 4)
#define CLR_PD_RX0_HPD_RPTR()                   (g_stHpdQueue.b2HpdRptr = 0)

// System Request Event Macros
#define GET_PD_RX0_SYS_EVENT()                  (g_stPdSystemEvent.enumSystemEvent)
#define SET_PD_RX0_SYS_EVENT(x)                 (g_stPdSystemEvent.enumSystemEvent = (g_stPdSystemEvent.enumSystemEvent | (x)))
#define CLR_PD_RX0_SYS_EVENT(x)                 (g_stPdSystemEvent.enumSystemEvent = (g_stPdSystemEvent.enumSystemEvent & (~(x))))

//****************************************************************************
// STRUCT / TYPE / ENUM DEFINITTIONS
//****************************************************************************

//****************************************************************************
// CODE TABLES
//****************************************************************************

//****************************************************************************
// VARIABLE DECLARATIONS
//****************************************************************************
StructPDStatus g_stPdRx0Status;
StructCableStatus g_stPdRx0CableInfo;
StructMsgInfo g_stPdRx0MsgInfo;
StructPdPartnerInfo g_stPdRx0PartnerInfo;
StructAltModeInfo g_stPdRx0AltModeInfo;
StructExtMsgInfo g_stExtMsgInfo;
StructTypeCSrcPDO g_pstSrcPDO[_MAX_DATA_OBJ_CNT];
StructTypeCSrcPDO g_pstPartnerSrcCap[_MAX_DATA_OBJ_CNT];
StructSnkCap g_pstSnkCap[_SNK_CAP_PDO_CNT];
StructSnkCap g_pstPartnerSnkCap[_MAX_DATA_OBJ_CNT];
StructSnkRDO g_stSnkRDO;
StructSnkRDO g_stPartnerRDO;
StructHpdQueue g_stHpdQueue;
StructPdTimerEvent g_stPdTimerEvent;
StructPdSysEvent g_stPdSystemEvent;
BYTE g_pucDataObject[_MAX_DATA_OBJ_CNT * 4];
BYTE g_pucDataObj_EXINT[_MAX_DATA_OBJ_CNT * 4];
StructPdoStatus g_stPDOStatus;
StructPDProtectInfo g_pstPdProtectInfo[_MAX_DATA_OBJ_CNT];

//****************************************************************************
// FUNCTION DECLARATIONS
//****************************************************************************
// PD FW Flow Functions
void ScalerTypeCRx0PdClkSel(BYTE ucClockSel);
void ScalerTypeCRx0PdInitial(void);
void ScalerTypeCRx0PdSrcPdoInitial(void);
void ScalerTypeCRx0PdReset(void);
void ScalerTypeCRx0PdAttachedSetting(void);
// PD FW Main Flow Functions
void ScalerTypeCRx0PdHandler(void);
void ScalerTypeCRx0PdReadyStateProc(void);
void ScalerTypeCRx0PdSrcReadyProc(void);
void ScalerTypeCRx0PdSnkReadyProc(void);
void ScalerTypeCRx0PdCableProc(void);
#if(_MODAL_OPERATION_SUPPORT == _TRUE)
void ScalerTypeCRx0PdAltModeProc(void);
void ScalerTypeCRx0PdAltModeDfpProc(void);
void ScalerTypeCRx0PdAltModeUfpProc(void);
#endif

// PD FW Receive Msg Done Flows
void ScalerTypeCRx0PdIntHandler_EXINT0(void);
BYTE ScalerTypeCRx0PdIntClrCheck_EXINT0(void);
void ScalerTypeCRx0PdIntRcvMsgProc_EXINT0(BYTE ucRxProcFifo);
void ScalerTypeCRx0PdIntSrcRcvMsgNoAmsProc_EXINT0(void);
void ScalerTypeCRx0PdIntSnkRcvMsgNoAmsProc_EXINT0(void);
#if(_MODAL_OPERATION_SUPPORT == _TRUE)
void ScalerTypeCRx0PdIntDfpRcvVdmMsgProc_EXINT0(void);
void ScalerTypeCRx0PdIntUfpRcvVdmMsgProc_EXINT0(void);
#endif
void ScalerTypeCRx0PdIntRcvMsgInAmsProc_EXINT0(BYTE ucRxProcFifo);
void ScalerTypeCRx0PdIntRcvCableMsgProc_EXINT0(BYTE ucRxProcFifo);
// PD FW Send Msg EXINT(Send Msg in Interrupt) Done Flows
void ScalerTypeCRx0PdIntTxDoneProc_EXINT0(void);
void ScalerTypeCRx0PdIntTxVdmDoneProc_EXINT0(void);
void ScalerTypeCRx0PdTimerEventProc(EnumScalerTimerEventID enumEventID);
void ScalerTypeCRx0PdWDTimerEventProc_WDINT(EnumScalerWDTimerEventID enumEventID, BYTE *pucActiveWDID, BYTE *pucActiveWDTime);
void ScalerTypeCRx0PdPowerSwitch(EnumPowerAction enumPowerAction);

// PD FW Supplementary Functions
EnumPdoCheck ScalerTypeCRx0PdCheckPdoCountChange(BYTE ucPdoCount);
EnumPdoCheck ScalerTypeCRx0PdCheckPdoChange(BYTE ucPdoIndex, StructTypeCUserSrcPDO stTypeCUserPdo);
void ScalerTypeCRx0PdSetFixPdo(BYTE ucPdoIndex, WORD usVoltage, WORD usMaxCur);
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
void ScalerTypeCRx0PdSetArgumentedPdo(BYTE ucPdoIndex, BYTE ucMinVol, BYTE ucMaxVol, BYTE ucMaxCur);
#endif
#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
void ScalerTypeCRx0PdSetProtectInfo(BYTE ucPdoIndex, StructTypeCUserProtectInfo stTypeCUserProtectInfo);
#endif
void ScalerTypeCRx0PdRxFifoClear(EnumRxFifoIndex enumFifo);
void ScalerTypeCRx0PdRxFifoClear_EXINT0(EnumRxFifoIndex enumFifo);
void ScalerTypeCRx0PdUpdateUnconstrainedPow(void);
void ScalerTypeCRx0PdRxIntControl(bit b1Action);
void ScalerTypeCRx0PdRxIntControl_EXINT0(bit b1Action);
void ScalerTypeCRx0PdActiveTimerEvent_EXINT0(WORD usTime, EnumScalerTimerEventID enumEventID);
void ScalerTypeCRx0PdUnattachCancelTimerEvent(void);
bit ScalerTypeCRx0PdTxAvaliable(void);
BYTE ScalerTypeCRx0PdCheckPowerContractValid_EXINT0(void);
#if(_MODAL_OPERATION_SUPPORT == _TRUE)
EnumDpStatusCheckResult ScalerTypeCRx0PdCheckDpStatus_EXINT0(void);
BYTE ScalerTypeCRx0PdCheckDpConfig_EXINT0(void);
BYTE ScalerTypeCRx0PdSearchSvid_EXINT0(void);
void ScalerTypeCRx0PdSearchMode_EXINT0(void);
BYTE ScalerTypeCRx0PdDfpJudgePinAssignment_EXINT0(void);
#endif
bit ScalerTypeCRx0PdGetAltModeReady(void);
EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment(void);
EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment_EXINT0(void);

#if(_WD_TIMER_INT_SUPPORT == _ON)
EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment_WDINT(void);
#endif

void ScalerTypeCRx0PdSetPinAssignmentCapability(EnumTypeCPinCfgCapType enumPinAssignmentCap);
void ScalerTypeCRx0PdSetMultiFunctionBit(EnumTypeCMultiFuncStatus enumMultiFunc);
void ScalerTypeCRx0PdPushHpd(EnumPDHpdType enumHpdType);
void ScalerTypeCRx0PdPushHpd_EXINT0(EnumPDHpdType enumHpdType);
#if(_MODAL_OPERATION_SUPPORT == _TRUE)
void ScalerTypeCRx0PdPopHpd(void);
#endif
void ScalerTypeCRx0PdPopHpd_EXINT0(void);
void ScalerTypeCRx0PdClrHpd(void);

// PD Send Message Functions (Main Loop)
void ScalerTypeCRx0PdSendMsg(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructMsg(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructDataObj(EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructVdmDataObj(EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdSendSoftRst(EnumPDPacketType enumPacketType);
void ScalerTypeCRx0PdConstructSoftReset(EnumPDPacketType enumPacketType);
void ScalerTypeCRx0PdSendHardRst(void);
void ScalerTypeCRx0PdProcHardRst(void);
void ScalerTypeCRx0PdSendCableRst(void);
// PD Send Message Functions (Interrupt)
void ScalerTypeCRx0PdSendMsg_EXINT0(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructMsg_EXINT0(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructDataObj_EXINT0(EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructVdmDataObj_EXINT0(EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdSendMsg_WDINT(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructMsg_WDINT(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdConstructDataObj_WDINT(EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd);
void ScalerTypeCRx0PdSendSoftRst_EXINT0(EnumPDPacketType enumPacketType);
void ScalerTypeCRx0PdConstructSoftReset_EXINT0(EnumPDPacketType enumPacketType);
void ScalerTypeCRx0PdSendHardRst_EXINT0(void);
void ScalerTypeCRx0PdSendHardRst_WDINT(BYTE *pucActiveWDID, BYTE *pucActiveWDTime);
void ScalerTypeCRx0PdProcHardRst_EXINT0(void);
void ScalerTypeCRx0PdProcHardRst_WDINT(BYTE *pucActiveWDID, BYTE *pucActiveWDTime);

// PD Receive Message Functions (Interrupt)
void ScalerTypeCRx0PdRxInvlidPktFilter_EXINT0(void);
BYTE ScalerTypeCRx0PdRxFifoSelect_EXINT0(void);
void ScalerTypeCRx0PdRxFifoMsgDecode_EXINT0(BYTE ucRxProcFifo);
void ScalerTypeCRx0PdReadDataObj_EXINT0(BYTE ucRxProcFifo);
void ScalerTypeCRx0PdPrlErrHandle_EXINT0(void);
void ScalerTypeCRx0PdRcvSoftRstProc_EXINT0(void);

// PD.c Extern Function
void ScalerTypeCRx0PdSetMaxPower(WORD usMaxPower);
void ScalerTypeCRx0PdSetPdoCnt(BYTE ucPdoCnt);
#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
BYTE ScalerTypeCRx0PdGetPdoCnt(void);
#endif
void ScalerTypeCRx0PdSetSystemEvent(EnumPDSysEvent enumPdSysEvent);
bit ScalerTypeCRx0PdGetPowerRole(void);
void ScalerTypeCRx0PdSetPowerRole(bit bRole);
WORD ScalerTypeCRx0PdGetCableMaxCurrent(void);
WORD ScalerTypeCRx0PdGetCableMaxCurrent_EXINT0(void);
WORD ScalerTypeCRx0PdGetCableMaxCurrent_WDINT(void);
bit ScalerTypeCRx0PdGetPowerRoleSwapProcessing(void);
void ScalerTypeCRx0PdClrInteropS8Flag(void);
EnumPDHpdType ScalerTypeCRx0PdGetHPDQueue(BYTE ucIndex);
BYTE ScalerTypeCRx0PdGetHPDQueReadPointer(void);
bit ScalerTypeCRx0PdGetPdoStatus(BYTE *pucVoltage, BYTE *pucCurrent);
bit ScalerTypeCRx0PdGetSRCCapSentStatus(void);
#endif  // End of #if(_D0_DP_TYPE_C_PORT_CTRL_TYPE == _PORT_CONTROLLER_EMBEDDED)

//****************************************************************************
// FUNCTION DEFINITIONS
//****************************************************************************
#if(_D0_DP_TYPE_C_PORT_CTRL_TYPE == _PORT_CONTROLLER_EMBEDDED)

//--------------------------------------------------
// Description  : Type C Rx0 PD Clk Setting (Always Use IOSC = 28MHz)
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdClkSel(BYTE ucClockSel)
{
    if(ucClockSel == _IOSC_CLK)
    {
        // [0x650B] [7:6] Clk Sel = IOSC 28MHz (b'10) / [3:0] sys_clk_div = b'0001
        ScalerSetBit(P65_0B_PD_SYS_CLK_CFG, ~(_BIT7 | _BIT6 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT7 | _BIT0));

        // [0x650C] clk_1m_div = 28 (b'0001_1100)
        ScalerSetByte(P65_0C_PD_1M_CLK_CFG, 0x1C);

        // [0x650D-0E] clk_1k_div = 1000 (b'11_11101000)
        ScalerSetBit(P65_0D_PD_1K_CLK_CFG0, ~(_BIT1 | _BIT0), (_BIT1 | _BIT0));
        ScalerSetByte(P65_0E_PD_1K_CLK_CFG1, 0xE8);

        // ---------- PD Top Setting ----------
        // [0x6506-07] PHY Idle Config : [7:5]Trans Cnt = 3 / [12:0] Trans Wnd = 12us
        ScalerSetByte(P65_06_PD_PHY_IDLE_CFG0, 0x62);
        ScalerSetByte(P65_07_PD_PHY_IDLE_CFG1, 0x30);

        // ---------- PD Tx Setting ----------
        // [0x65D4-D6] Tx Tbit = 297.87K (Spec = 270 - 330K)
        ScalerSetByte(P65_D4_BMC_TX_FW_HT, 0x30);
        ScalerSetBit(P65_D5_BMC_TX_FW_T1, ~(_BIT1 | _BIT0), 0x00);
        ScalerSetByte(P65_D6_BMC_TX_FW_T0, 0x5E);

        // [0x65D9] Start Drive Count = 100/28 = 3.57us
        ScalerSetByte(P65_D9_TX_BMC_START_DRIVE_CNT, 0x64);

        // ---------- PD Rx Setting ----------
        // [0x6522] [4:1]BMC Filter Glitch of > 28 / 3 Mhz / [0] Use FW Manual Tracking Mode
        ScalerSetBit(P65_22_BMC_RX_CFG, ~(_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT2 | _BIT1 | _BIT0));

        // [0X6523-24] BMC Tbit Lower Bound Setting = 250 K (Spec = 270K)
        ScalerSetBit(P65_23_BMC_TBIT_LOW_BND1, ~(_BIT1 | _BIT0), 0x00);
        ScalerSetByte(P65_24_BMC_TBIT_LOW_BND0, 0x72);

        // [0X6525-26] BMC Tbit Upper Bound Setting = 350 K (Spec = 330K)
        ScalerSetBit(P65_25_BMC_TBIT_UP_BND1, ~(_BIT1 | _BIT0), 0x00);
        ScalerSetByte(P65_26_BMC_TBIT_UP_BND0, 0x38);

        // [0X652C] Hard Reset Detect Fail FW Solution, BMC Tbit Initial Set to 0x60
        ScalerSetByte(P65_2C_BMC_RX_FW_TBIT0, 0x60);

        // PD Rx fw_cfg_cnt Setting = 0x0D (270~330K)
        ScalerSetByte(P65_58_RX_FIFO0_DUMMY_CELL, 0x18);
    }
    else if(ucClockSel == _M2PLL_CLK)
    {
        // [0x650B] [7:6] Clk Sel = M2PLL 351MHz (b'01) / [3:0] sys_clk_div = b'0011 (351/3 = 117MHz)
        ScalerSetBit(P65_0B_PD_SYS_CLK_CFG, ~(_BIT7 | _BIT6 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT6 | _BIT1 | _BIT0));

        // [0x650C] clk_1m_div = 117 (b'0111_0101)
        ScalerSetByte(P65_0C_PD_1M_CLK_CFG, 0x75);

        // [0x650D-0E] clk_1k_div = 1000 (b'11_11101000)
        ScalerSetBit(P65_0D_PD_1K_CLK_CFG0, ~(_BIT1 | _BIT0), (_BIT1 | _BIT0));
        ScalerSetByte(P65_0E_PD_1K_CLK_CFG1, 0xE8);

        // ---------- PD Top Setting ----------
        // [0x6506-07] PHY Idle Config : [7:5]Trans Cnt = 3 / [12:0] Trans Wnd = 12us
        ScalerSetByte(P65_06_PD_PHY_IDLE_CFG0, 0x69);
        ScalerSetByte(P65_07_PD_PHY_IDLE_CFG1, 0x24);

        // ---------- PD Tx Setting ----------
        // [0x65D4-D6] Tx Tbit = 300.00K (Spec = 270 - 330K)
        ScalerSetByte(P65_D4_BMC_TX_FW_HT, 0xC3);
        ScalerSetBit(P65_D5_BMC_TX_FW_T1, ~(_BIT1 | _BIT0), _BIT0);
        ScalerSetByte(P65_D6_BMC_TX_FW_T0, 0x86);

        // [0x65D9] Start Drive Count = 255/117 = 2.17us
        ScalerSetByte(P65_D9_TX_BMC_START_DRIVE_CNT, 0xFF);

        // ---------- PD Rx Setting ----------
        // [0x6522] [4:1]BMC Filter Glitch of > 117 / 13 Mhz / [0] Use HW Auto Tracking Mode
        ScalerSetBit(P65_22_BMC_RX_CFG, ~(_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT4 | _BIT3 | _BIT1));

        // [0X6523-24] BMC Tbit Lower Bound Setting = 250 K (Spec = 270K)
        ScalerSetBit(P65_23_BMC_TBIT_LOW_BND1, ~(_BIT1 | _BIT0), _BIT1);
        ScalerSetByte(P65_24_BMC_TBIT_LOW_BND0, 0x08);

        // [0X6525-26] BMC Tbit Upper Bound Setting = 350 K (Spec = 330K)
        ScalerSetBit(P65_25_BMC_TBIT_UP_BND1, ~(_BIT1 | _BIT0), _BIT0);
        ScalerSetByte(P65_26_BMC_TBIT_UP_BND0, 0x38);
    }
}

//--------------------------------------------------
// Description  : Type C Rx0 PD AC_ON Initail
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdInitial(void)
{
    // ------------------------ PD TOP Initial Setting ------------------------
    // [0x6502] Disable BMC Tx/Rx
    ScalerSetBit(P65_02_PD_BMC_ENABLE, ~(_BIT2 | _BIT1), 0x00);

    // [0x6505] PHY Hard Reset Detection Option : PHY Need to be Idle in 5 cycle After Receiving Hard Reset/ CabLe Reset
    ScalerSetBit(P65_05_PD_PHY_IDLE_INT, ~(_BIT6 | _BIT5 | _BIT4), (_BIT6 | _BIT4));

    // [0x650A] [1]Tx Transit Only When PHY Idle / [0] Incorrect K-Code Can Accept Up to 5-bit Error
    ScalerSetBit(P65_0A_PD_PHY_TRANSITION_CFG, ~(_BIT1 | _BIT0), _BIT0);

    // ------------------------ PD Rx Initial Setting ------------------------
    // [0x6527] Rx Tbit Config [7:6] Half Tbit Det Region +-25% / [3:2] Ignore Tbit = 32 / [1:0] Tbit Tracking Len = 32
    ScalerSetBit(P65_27_BMC_RX_TBIT_CFG, ~(_BIT7 | _BIT6 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT2 | _BIT1 | _BIT0));

    // [0x652F] Rx Receive Timeout Config = 2.0ms
    ScalerSetByte(P65_2F_RX_PHY_RCV_TIMEOUT_CFG, 0xC8);

    // [0x6538] Message ID Check Option : [5:4] Check Msg ID != Old Value / [0] Msg. ID Update When GoodCRC Sent Success
    ScalerSetBit(P65_38_RX_PROTOCOL_CFG, ~(_BIT5 | _BIT4 | _BIT0), (_BIT5 | _BIT0));

    // [0x6539] Rx FIFO Clear Option : Auto Clear GoodCRC, Invalid Pkt, Incorrect CRC, Abn. End, (CRC Resp Fail) Messages
    ScalerSetByte(P65_39_RX_ERROR_FIFO_CLR_CTRL, 0x78);

    // [0x653A] GoodCRC Response Option : [5]Spec Ver = 0 (Tx Spec Ver) / [4]PR/DR = Tx FIFO / [3:0]Do Not Resp. Incorrect CRC Messages
    // [MQP] PHY tests : BMC-PHY-MSG, Tester Send Abnormal Msg. With Correct CRC + EOP, We Shall Return GoodCRC ( _BIT3 = 1 Only Check CRC Correct )
    ScalerSetByte(P65_3A_RX_CRC_RESPONSE_CTRL, 0x88);

    // ------------------------ PD Tx Initial Setting ------------------------
    // [0x65D3] Tx Tbit Setting : [1] Use FW Tbit Setting / [0] Enable Auto Adjust to Even
    ScalerSetBit(P65_D3_BMC_TX_TBIT_CFG, ~(_BIT1 | _BIT0), _BIT0);

    // [0x65D7] Tx Preamble Length = 64
    ScalerSetByte(P65_D7_BMC_TX_PREAMBLE_LN, 0x40);

    // [0x65D8] [7:5]HW Pre Turn On Tx / [4:0]Hold Low Count = 10us
    ScalerSetByte(P65_D8_TX_BMC_HOLD_LOW_CNT, 0x48);

    // [0x65DA] [2] Disable Arbitration [0]Tx Transit to Discarded When Receive Any Message
    ScalerSetBit(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT2 | _BIT0), _BIT0);

    // [0x65EE] Tx CRCReceiver Timer = 1 ms
    ScalerSetByte(P65_EE_TX_PD_CRC_TIMER_CFG, 0x64);

    // -------------- Initialize Src/Snk Capability ----------------
    SET_PD_RX0_SNK_CAP_VOL(0, 500); // 500 * 10mV = 5V
    SET_PD_RX0_SNK_CAP_CUR(0, 0);   // 0 * 10mA = 0mA

    // Pin Assignment Capability & Multi-Function Bit is Control By SysTypeC

    // Clear All Sys Events
    CLR_PD_RX0_SYS_EVENT(_PD_SYS_EVENT_ALL);
}

//--------------------------------------------------
// Description  : Type C Rx0 PD Initail Set Src Cap PDO
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSrcPdoInitial(void)
{
    // BYTE ucPdoIndex = 0;
    // StructTypeCSrcPDO stTypeCUserPdo;
    // ------------------------- NOTE -------------------------
    // * Fix Supply PDO Please Use "ScalerTypeCRx0PdSetFixPdo"
    // * Argumented PDO (PPS) Please Use "ScalerTypeCRx0PdSetArgumentedPdo"
    // * 1st PDO Must Be "FIX SUPPLY" With Voltage 5V
    // * According to PD Spec : Max Voltage = 20V, Max Current = 5A
    // * If Set Current > 3A, and FW Cannot Get Cable 5A Cap, Current Will Be Auto Reduce to 3A
    // * For More Info, Ref to PD Spec 10.2
    // --------------------------------------------------------

    // Set Type-C Rx0 PDP (PD Power)[Unit = 0.1 W], PDO Power Cannot > PDP
    SET_RX0_MAX_POWER(270);

    // Set Total Number of PDO
    SET_PD_RX0_SRC_PDO_CNT(2);

    // ----------------------- 1st PDO ------------------------
    // Index = 1 (1st PDO Must Be "FIX SUPPLY" With Voltage 5V)
    // PDO Type = Fix Supply PDO
    // Max/Min Voltage (Unit = 100mV) : 50 * 100mV = 5V
    // Max Current (Unit = 50mA)  : 60 *  50mA = 3A
    // --------------------------------------------------------
    ScalerTypeCRx0PdSetFixPdo(1, 50, 60);

    // ----------------------- 2nd PDO ------------------------
    // Index = 2
    // PDO Type = Fix Supply PDO (Max = 20V / 5A)
    // Max/Min Voltage (Unit = 100mV) : 90 * 100mV = 9V
    // Max Current (Unit = 50mA)  : 60 *  50mA = 3A
    // --------------------------------------------------------
    ScalerTypeCRx0PdSetFixPdo(2, 90, 60);

#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
    SET_PD_RX0_SRC_PDO_CNT(GET_PD_RX0_SRC_PDO_CNT() + 1);

    // ----------------------- 3rd PDO ------------------------
    // Index = 3
    // PDO Type = Programmable Supply PDO (Max = 20V / 5A)
    // Max Voltage (Unit = 100mV) : 50 * 100mV = 5V
    // Min Voltage (Unit = 100mV) : 90 * 100mV = 9V
    // Max Current (Unit = 50mA)  : 60 *  50mA = 3A
    // --------------------------------------------------------
    ScalerTypeCRx0PdSetArgumentedPdo(3, 50, 90, 60);
#endif
}

//--------------------------------------------------
// Description  : PD Rx0 Reset For "Unattach" or "Hard Reset"
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdReset(void)
{
    // -------------------- HW Clear, Disable or Reset to Default Value --------------------

    // [0x6502] Disable PHY Layer BMC Tx/Rx
    ScalerSetBit(P65_02_PD_BMC_ENABLE, ~(_BIT2 | _BIT1), 0x00);

    // [0x6503] Reset CRCReceiver Timer / Retry Counter & Msg. ID Counter / Protocol and PHY Layer FSM
    ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT2 | _BIT1 | _BIT0), 0x00);
    ScalerSetBit(P65_E4_TX_MSG_ID_RST, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), 0x00);
    ScalerSetBit(P65_32_RX_MSG_ID_RST, ~_BIT3, 0x00);

    // WS111 GRL 2.1.2.1 PHY_BUSIDLE : Reset Rx/Tx Interframe to Default Value
    // [0x6508] Tx Interframe Setting : [6]Interframe Gap Rst When High to Low [5:0] Interframe Gap = 63us
    ScalerSetByte(P65_08_PD_PHY_INTERFRAME_CFG0, 0x3F);

    // CTS TD.PD.PHY.E5 Collision Avoidance Test (Must less than 8)
    // [0x6509] Rx Interframe Setting : [6]Interframe Gap Rst When High to Low [5:0] Interframe Gap = 6us
    ScalerSetByte(P65_09_PD_PHY_INTERFRAME_CFG1, 0x06);

    // Reset SRC BIST Test Data Mode Reply GoodCRC Fail Counter
    CLR_PD_RX0_RCV_BIST_MSG_CNT();

    // [0x65F0] Turn Off BIST Mode
    ScalerSetBit(P65_F0_PD_BIST_CFG, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2), 0x00);

    // [0x65F5-F6] Clear BIST Mode Error Counter
    ScalerSetByte(P65_F5_PD_BIST_ERROR_CNT1, 0x01);
    ScalerSetByte(P65_F6_PD_BIST_ERROR_CNT0, 0x01);

    // [0x65DB/DC/DD] Clear and Disable Tx IRQs
    ScalerSetBit(P65_DB_TX_PHY_TRANS_INT, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT1));
    ScalerSetBit(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));
    ScalerSetBit(P65_DD_TX_PD_MSG_INT_EN, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), 0x00);

    // [0x65E8] Clear Tx FIFO
    ScalerSetByte(P65_E0_TX_PACKET_CFG, 0x00);
    ScalerSetBit(P65_E8_TX_FIFO_CTRL, ~(_BIT4 | _BIT2 | _BIT1 | _BIT0), (_BIT4 | _BIT0));

    // [0x652E] Clear and Disable Rx PHY Status IRQ
    ScalerSetBit(P65_2E_RX_PHY_ERR_INT, ~(_BIT6 | _BIT5 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT6 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

    // [0x6543] Clear and Disable Rx Protocol Receive Status IRQ
    ScalerSetByte(P65_43_RX_RCV_STATUS_INT, 0xAA);

    // Clear Rx FIFO 0/1/2
    ScalerTypeCRx0PdRxFifoClear(_PD_RX_FIFO_0);
    ScalerTypeCRx0PdRxFifoClear(_PD_RX_FIFO_1);
    ScalerTypeCRx0PdRxFifoClear(_PD_RX_FIFO_2);

    // ------------------------- FW State & Counter & Flag Reset -------------------------
    // PD Initial States Setting
    SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_NONE);
    CLR_PD_RX0_DP_ALT_MODE_ENTER();
    SET_PD_RX0_DP_ALT_MODE_CONFIG(_PD_USB_CONFIG);
    CLR_PD_RX0_DP_ALT_MODE_EXIT_REQ();
    CLR_PD_RX0_SRC_INIT_ALT_MODE();
    SET_PD_RX0_HPD_STATUS(_LOW);
    SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_NONE);
    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_DISCOVER_ID);
    // Swith DP Lane Mapping
    ScalerDpRx0SetDpAltModeLaneMapping(GET_PD_RX0_PIN_ASSIGNMENT(), GET_CC_RX0_ORIENTATION());
    ScalerTypeCRx0PdUnattachCancelTimerEvent();
    ScalerTypeCRx0PdClrHpd();

    // Reset Counters
    CLR_DP_RX0_SRC_CAP_CNT();
    ScalerSetBit(P65_01_PHY_STATE_L, ~(_BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), GET_DP_RX0_SRC_CAP_CNT());
    CLR_DP_RX0_HARD_RST_CNT();
    CLR_DP_RX0_CBL_DISCOVER_CNT();

    // Reset Flags
    CLR_PD_RX0_CBL_DISCOVER();
    CLR_PD_RX0_GET_SNK_CAP_SENT();
    CLR_PD_RX0_VCS_SENT();
    CLR_PD_RX0_RCV_SRC_CAP();
    SET_PD_RX0_UNCONSTRAIN_POWER(_FALSE);
    CLR_PD_RX0_TIMER_EVENT_VALID();
    CLR_PD_RX0_VCS_REQ_FROM_DRS();
    CLR_PD_RX0_PRS_WAIT_FLAG();
    CLR_PD_RX0_EXPLICIT_CONTRACT();

    // Reset Spec Version & Cable Max Current
    SET_PD_RX0_CBL_MAX_CUR(_PD_DEFAULT_MAX_CUR);

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
    SET_PD_RX0_SPEC_VER(_PD_VERSION_3_0);
    SET_PD_RX0_CBL_SPEC_VER(_PD_VERSION_3_0);
#else
    SET_PD_RX0_SPEC_VER(_PD_VERSION_2_0);
    SET_PD_RX0_CBL_SPEC_VER(_PD_VERSION_2_0);
#endif

    // Clear All Port Partner Info
    SET_PD_RX0_PARTNER_DRP(_FALSE);
    SET_PD_RX0_PARTNER_DRD(_TRUE);
    CLR_PD_RX0_PARTNER_SUSPEND();
    CLR_PD_RX0_PARTNER_EXT_PWR();
    CLR_PD_RX0_PARTNER_USB_CAP();
    CLR_PD_RX0_PARTNER_UNCHK();
    CLR_PD_RX0_PARTNER_HIGH_CAP();
    CLR_PD_RX0_PARTNER_FRS_CUR();
    CLR_PD_RX0_PARTNER_SRC_CAP_CNT();
    CLR_PD_RX0_PARTNER_SNK_CAP_CNT();

#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
    CLR_PD_RX0_REQ_VOL_SMALL_STEP();
#endif
}

//--------------------------------------------------
// Description  : Set PD to Default State When Attached or After Hard Reset
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdAttachedSetting(void)
{
    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
    {
        SET_PD_RX0_DATA_ROLE(_PD_DATA_DFP);
        SET_PD_RX0_VCONN_ROLE(_PD_VCONN_SRC);

        // [0x65E5] Setting Tx FIFO [3] Power Role / [2:1] Spec Ver = 2.0 / [0] Data Role For GoodCRC Response
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT1 | _BIT0));

        // [0x6535-36] Setup Rx Msg Header Data Role/Cable Plug Golden Pattern
        // [5:4] [3:2] [0x6536] Do Not Check Power Role ('b00) / Cable Plug ('b00) / Spec Ver ('b111)
        // [1:0] Check Rcv. SOP Msg Data Role : UFP ('b10)
        // ScalerSetBit(P65_35_RX_PORT_ROLE, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), _BIT1);
        // Do Not Check Data Role For Interop
        ScalerSetBit(P65_35_RX_PORT_ROLE, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), 0x00);
        ScalerSetBit(P65_36_RX_SPEC_VER, ~(_BIT2 | _BIT1 | _BIT0), (_BIT2 | _BIT1 | _BIT0));

        SET_PD_RX0_FW_STATE(_PD_SRC_START_UP);
    }
    else
    {
        SET_PD_RX0_DATA_ROLE(_PD_DATA_UFP);
        SET_PD_RX0_VCONN_ROLE(_PD_VCONN_NOT_SRC);

        // [0x65E5] Setting Tx FIFO [3] Power Role / [2:1] Spec Ver = 2.0 / [0] Data Role For GoodCRC Response
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT1));

        // [0x6535-36] Setup Rx Msg Header Data Role/Cable Plug Golden Pattern
        // [5:4] [3:2] [0x6536] Do Not Check Power Role ('b00) / Cable Plug ('b00) / Spec Ver ('b111)
        // [1:0] Check Rcv. SOP Msg Data Role : DFP (b'11)
        // ScalerSetBit(P65_35_RX_PORT_ROLE, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT1 | _BIT0));
        // Do Not Check Data Role For Interop
        ScalerSetBit(P65_35_RX_PORT_ROLE, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), 0x00);
        ScalerSetBit(P65_36_RX_SPEC_VER, ~(_BIT2 | _BIT1 | _BIT0), (_BIT2 | _BIT1 | _BIT0));

        SET_PD_RX0_FW_STATE(_PD_SNK_START_UP);
    }

#if((_DEBUG_MESSAGE_TYPE_C == _ON) && (_PD_FW_DEBUG == _ON))
    DebugMessageTypeC("    [PD / Attached Setting] FW State : ", GET_PD_RX0_FW_STATE());
    DebugMessageTypeC("    ----> Power Role : SNK(0) / SRC(1)", GET_PD_RX0_POWER_ROLE());
    DebugMessageTypeC("    ----> Data  Role : UFP(0) / DFP(1)", GET_PD_RX0_DATA_ROLE());
    DebugMessageTypeC("    ----> Vconn Role : Vconn SRC (0)", GET_PD_RX0_VCONN_ROLE());
#endif
}

//--------------------------------------------------
// Description  : Main Flow Of PD Process
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdHandler(void)
{
    // Update Unconstrained Powered Bit
    ScalerTypeCRx0PdUpdateUnconstrainedPow();

    // CTS: Reset Protocol & PHY FSM and Clear Error Flags if Any PHY Error (Frc End or Rcv Timeout) Exists
    if(ScalerGetBit(P65_2E_RX_PHY_ERR_INT, _BIT0) == _BIT0)
    {
        ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT0), 0x00);
        ScalerSetBit(P65_2E_RX_PHY_ERR_INT, ~(_BIT6 | _BIT3 | _BIT2 | _BIT1 | _BIT0), _BIT0);
        ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT0), (_BIT5 | _BIT0));
    }

#if(_TYPE_C_EMB_CTS_FLOW == _OFF)
    // Hard Reset Detect Fail FW Sol : For Rcv Hard Reset Before Rcv Any Other Msg.
    if((ScalerGetBit(P65_43_RX_RCV_STATUS_INT, _BIT5) == _BIT5) && (ScalerGetBit(P65_2E_RX_PHY_ERR_INT, _BIT2) == _BIT2))
    {
        // [0x6543] Clear SOP Fail IRQ
        ScalerSetBit(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT2 | _BIT1), (_BIT5));

        // Set fw_cnt = Tracking Tbit + 3
        ScalerSetByte(P65_2C_BMC_RX_FW_TBIT0, (ScalerGetByte(P65_2A_BMC_RX_HW_T0) + 3));

        // Proc Hard Reset
        ScalerTypeCRx0PdProcHardRst();
    }
#endif

    if(GET_PD_RX0_TIMER_EVENT_VALID() == _TRUE)
    {
        // [0x6543] Disable Rx Rcv Msg IRQ
        ScalerTypeCRx0PdRxIntControl(_DISABLE);

        // Active Timer Event and Clear Timer Event Valid
        ScalerTimerActiveTimerEvent(GET_PD_RX0_TIMER_EVENT_CNT(), GET_PD_RX0_TIMER_EVENT_ID());
        CLR_PD_RX0_TIMER_EVENT_VALID();

        // [0x6543] Enable Rx Rcv Msg IRQ
        ScalerTypeCRx0PdRxIntControl(_ENABLE);
    }

    // Write Real-Time FW Info to Reserved Register For Debug
    ScalerSetByte(P65_14_VENDOR_SPECIFIC_SOP1_CFG1, GET_PD_RX0_PIN_ASSIGNMENT());
    ScalerSetByte(P65_15_VENDOR_SPECIFIC_SOP2_CFG0, GET_PD_RX0_FW_STATE());
    ScalerSetByte(P65_16_VENDOR_SPECIFIC_SOP2_CFG1, GET_PD_RX0_SUB_STATE());
    ScalerSetByte(P65_17_VENDOR_SPECIFIC_SOP3_CFG0, GET_PD_RX0_DP_ALT_STATE());
    ScalerSetBit(P65_18_0X6518, ~_BIT5, (GET_PD_RX0_DP_ALT_MODE_CONFIG() << 5));
    ScalerSetBit(P65_18_0X6518, ~(_BIT4 | _BIT3), (GET_PD_RX0_HPD_CNT() << 3));
    ScalerSetBit(P65_18_0X6518, ~_BIT2, (GET_PD_RX0_CBL_DISCOVER() << 2));

    switch(GET_PD_RX0_FW_STATE())
    {
        // ------------------------ Source Establish Power Contract Flow ------------------------
        case _PD_SRC_START_UP:
            // From 1. Unattach to Attach   2. After Hard Reset     3. After PR_SWAP    4. After FR_SWAP

            // [0x6503] Reset PHY / Protocol Layer State
            ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT0), 0x00);

            // [0x6534] Setup Rx Valid Packet Type (SRC : SOP / SOP' / SOP" / Hard Reset)
            ScalerSetByte(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT2 | _BIT1 | _BIT0));

            // PD Start Up State and Flag Settings
            SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
            SET_PD_RX0_FW_STATE(_PD_SRC_DISCOVER_CBL);

            // Update FW Usage Flags
            CLR_PD_RX0_EXPLICIT_CONTRACT();
            ScalerSetBit(P65_18_0X6518, ~_BIT7, (GET_PD_RX0_EXPLICIT_CONTRACT() << 7));

            // [0x6503] Enable Protocol Layer State / Run CRCReceiver Timer, Retry Counter & Msg. ID
            ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT2 | _BIT1 | _BIT0));
            ScalerSetBit(P65_E4_TX_MSG_ID_RST, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT2 | _BIT1 | _BIT0));
            ScalerSetBit(P65_32_RX_MSG_ID_RST, ~_BIT3, _BIT3);

            // [0x6543] Enable Rx Rcv Msg IRQ
            ScalerTypeCRx0PdRxIntControl(_ENABLE);

            // [0x6543] Clear and Enable Hard Reset IRQ
            ScalerSetBit(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT2 | _BIT1), (_BIT3 | _BIT2));

            // [0x6502] Enable PHY Layer BMC Tx/Rx
            ScalerSetBit(P65_02_PD_BMC_ENABLE, ~(_BIT2 | _BIT1), (_BIT2 | _BIT1));

            if(GET_PD_RX0_PRS_PROCESSING() == _TRUE)
            {
                // PR_SWAP Done, Clear Flag For Retimer Usage, Wait 20ms Before Sending Src_Cap
                CLR_PD_RX0_PRS_PROCESSING();
                ScalerTimerDelayXms(_SWAP_SRC_START_TIMER);
            }

            SET_PD_RX0_PARTNER_REQ_VOL(0);

            CLR_PD_RX0_SRC_CAP_SENT_FLAG();

            break;

        case _PD_SRC_DISCOVER_CBL:

            // [0x6543] Disable Rx Rcv Msg IRQ
            ScalerTypeCRx0PdRxIntControl(_DISABLE);

#if(_TYPE_C_EMB_CTS_FLOW == _ON)
            // Do Cable Proc Only When We Are (Vconn SRC) & (Ra Exist), Otherwise CTS Will Fail
            if((GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC) && (GET_RX0_VCONN_STATUS() == _ON))
            {
                ScalerTypeCRx0PdCableProc();
            }
            else if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
            {
                // Back to Ready State
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {
                SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);
            }
#else
            // Always Discover Cable Whether Vconn Src or not For Interop
            ScalerTypeCRx0PdCableProc();
#endif

            // [0x6543] Enable Rx Rcv Msg IRQ
            ScalerTypeCRx0PdRxIntControl(_ENABLE);

            break;

        case _PD_SRC_SEND_CAP:

#if(_SRC_CAP_NO_RETRY == _TRUE)
            // Do Not Retry Source Capability When Not Rcv. GoodCRC Resp
            ScalerSetBit(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), 0x00);
#endif

            // Only Send 1st Src_Cap in Main Loop "When Attached" or "After PR_SWAP"
            if(GET_PD_RX0_SRC_CAP_SENT_FLAG() == _FALSE)
            {
                SET_PD_RX0_SRC_CAP_SENT_FLAG();

                // Send (Src_Cap)
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_SRC_CAP, _PD_VDM_CMD_RESERVED);

                // [0x65DD] Enable tx_prl_trans_done IRQs, When Triggered, Look into Flags to Know Success or Fail
                ScalerSetBit(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, _BIT5);

                // [0x6543] Enable Rx Rcv Msg IRQ
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            break;

        // ------------------------ Sink Establish Power Contract Flow ------------------------
        case _PD_SNK_START_UP:

            // [0x6503] Reset Protocol Layer State, Enable Counter & Timer
            ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT2 | _BIT1 | _BIT0), (_BIT2 | _BIT1));

            // Check Vbus = vSafe5V (For Hard Reset and PR_SWAP)
            if(ScalerTypeCPowerRx0CheckVbusSafe5V() == _TRUE)
            {
                // Enable Vbus Detection For CC HW to Detect Unattach Event
                ScalerTypeCRx0CcVbusDetCtrl(_ENABLE);

                // [0x6534] Setup Rx Valid Packet Type (SNK : SOP / Hard Reset)
                ScalerSetByte(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT0));

                // Clear Explicit Power Contract and Flags
                CLR_PD_RX0_EXPLICIT_CONTRACT();
                ScalerSetBit(P65_18_0X6518, ~_BIT7, (GET_PD_RX0_EXPLICIT_CONTRACT() << 7));

                // [0x6532/E4] Enable Msg. ID
                ScalerSetBit(P65_E4_TX_MSG_ID_RST, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT2 | _BIT1 | _BIT0));
                ScalerSetBit(P65_32_RX_MSG_ID_RST, ~_BIT3, _BIT3);

                // [0x6543] Enable Rx Rcv Msg IRQ
                ScalerTypeCRx0PdRxIntControl(_ENABLE);

                // [0x6543] Clear and Enable Hard Reset IRQ
                ScalerSetBit(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT2 | _BIT1), (_BIT3 | _BIT2));

                // [0x6502] Enable PHY Layer BMC Tx/Rx
                ScalerSetBit(P65_02_PD_BMC_ENABLE, ~(_BIT2 | _BIT1), (_BIT2 | _BIT1));

                // Enable FSM and Switch State Only When BMC Bus is Idle
                if(ScalerGetBit(P65_05_PD_PHY_IDLE_INT, _BIT2) == _BIT2)
                {
                    // [0x6503] Enable Protocol Layer State / Run CRCReceiver Timer, Retry Counter
                    ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT2 | _BIT1 | _BIT0));

                    // Transit FW_STATE to _PE_SNK_WAIT_CAP and Start Power Negitiation
                    SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
                    SET_PD_RX0_FW_STATE(_PD_SNK_INT_WAIT_SRC_CAP);
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
                }
                // Cancel Timer Event Which Activiated During Hard Reset Uesd to Prevent Disable Bus Det Deadlock
                ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_TPC_ERR_RECOVER);

                // Start SinkWaitCapTimer (310~620ms), and Wait SRC_CAP
                ScalerTimerActiveTimerEvent(_SINK_WAIT_CAP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
            }

            // PR_SWAP Done, Clear Flag For Retimer Usage
            CLR_PD_RX0_PRS_PROCESSING();

            break;

        // ------------------------ Source / Sink Ready to Initaite AMS Flow ------------------------
        case _PD_SRC_READY:
        case _PD_SNK_READY:

            // Process On-Going AMS Flow or Initiate New AMS According to Latest Status
            ScalerTypeCRx0PdReadyStateProc();
            break;

        // ----------------------------- Source / Sink Hard Reset Flow ------------------------------
        case _PD_HARDRESET:

            if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // If Vbus Turned Off, Wait 0.66~1s and Turn On Power to vSafe5v
                if((GET_PD_RX0_HRST_PWR_OFF() == _FALSE) && (ScalerTypeCPowerRx0CheckVbusSafe0V() == _TRUE))
                {
#if(_TYPE_C_PMIC_TYPE != _PMIC_NONE)
                    // Disable Vbus Discharge
                    ScalerTypeCPmicRx0VbusDischarge(_DISABLE);
#endif

                    // Reset PD : WARNING !!! PD Must Reset Before Avtive TURN_ON_POWER Timer , Otherwise, Timer Would Be Canceled
                    ScalerTypeCRx0PdReset();

                    // Set Hard Reset Turn Off Power Flag (Clr When Send/Rcv Hard Reset), and Turn On Power Later
                    SET_PD_RX0_HRST_PWR_OFF();
                    ScalerTimerActiveTimerEvent(_SRC_RECOVER_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SRC_TURN_ON_POWER);
                }
                else if((GET_PD_RX0_HRST_PWR_OFF() == _TRUE) && (ScalerTypeCPowerRx0CheckVbusSafe5V() == _TRUE))
                {
                    // If Vbus Has Been Turned On to vSafe5v, Start from SRC_START_UP
                    ScalerTypeCRx0PdAttachedSetting();
                }
            }
            else
            {
                if(ScalerTypeCPowerRx0CheckVbusSafe5V() == _FALSE)
                {
#if(_TYPE_C_PMIC_TYPE != _PMIC_NONE)
                    // Disable Vbus Discharge
                    ScalerTypeCPmicRx0VbusDischarge(_DISABLE);
#endif

                    ScalerTypeCRx0PdReset();

                    ScalerTypeCRx0PdAttachedSetting();
                }
            }

            break;

        // --------------------------- Source / Sink Main Loop Idle State ---------------------------
        case _PD_SRC_INT_WAIT_REQ:
        case _PD_SRC_INT_SEND_ACCEPT_REQ:
        case _PD_SRC_INT_SEND_REJECT_REQ:
        case _PD_SRC_INT_SEND_WAIT_REQ:
        case _PD_SRC_INT_TRANSIT_POWER:
        case _PD_SNK_INT_WAIT_SRC_CAP:
        case _PD_SNK_INT_SEND_REQUEST:
        case _PD_SNK_INT_WAIT_REQ_RESP:
        case _PD_SNK_INT_WAIT_PS_RDY:
        case _PD_INT_SEND_SOFTRESET:
        case _PD_INT_WAIT_SOFTRESET_RESP:
        case _PD_INT_SEND_SOFTRESET_RESP:
        case _PD_NO_RESPONSE:
        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Process For SRC/SNK_READY State
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdReadyStateProc(void)
{   // Wait For Source to do PS_RDY or Alt. Mode Flow, Otherwise, Initiate Certain Flow
    // 1. If (DFP) : DR_Swap => Vconn Swap => Alt. Mode => Get_Snk_Cap => PR_SWAP
    // 2. If (UFP) : Get_Snk_Cap => PR_Swap
    switch(GET_PD_RX0_SUB_STATE())
    {
        case _PD_SUB_SRC_READY:

            // Disable Rcv Message Int
            ScalerTypeCRx0PdRxIntControl(_DISABLE);

            if(GET_PD_RX0_AMS_STATUS() == _PD_AMS_NONE)
            {   // Src Init Message Only When No AMS is On-Going
                ScalerTypeCRx0PdSrcReadyProc();
            }

            // Disable Rcv Message Int
            ScalerTypeCRx0PdRxIntControl(_ENABLE);

            break;

        case _PD_SUB_SNK_READY:

            // Disable Rcv Message Int
            ScalerTypeCRx0PdRxIntControl(_DISABLE);

            if(GET_PD_RX0_AMS_STATUS() == _PD_AMS_NONE)
            {   // Src Init Message Only When No AMS is On-Going
                ScalerTypeCRx0PdSnkReadyProc();
            }

            // Disable Rcv Message Int
            ScalerTypeCRx0PdRxIntControl(_ENABLE);

            break;

        case _PD_SUB_SEND_GET_SRC_CAP:

            // Send Message Only When Tx is Avaliable (PD 2.0:Bus Idle / PD 3.0:Src(TxSinkNG) Snk(TxSinkOk)
            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Get Src Cap"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_GET_SRC_CAP, _PD_VDM_CMD_RESERVED);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                    {
                        SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
                        SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_SRC_CAP);

                        // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                        ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                    }
                    else
                    {   // Sink Shoud Transit to Ready State, And Should Rcv. Src_Cap Later
                        SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                    }
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            break;

        case _PD_SUB_SEND_GET_SNK_CAP:

            // Send Message Only When Tx is Avaliable (PD 2.0:Bus Idle / PD 3.0:Src(TxSinkNG) Snk(TxSinkOk)
            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Get Snk Cap"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_GET_SNK_CAP, _PD_VDM_CMD_RESERVED);

                // Set Get Sink Cap Sent Flag
                SET_PD_RX0_GET_SNK_CAP_SENT();

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_SNK_CAP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            break;

        case _PD_SUB_SEND_PR_SWAP:

            // Send Message Only When Tx is Avaliable (PD 2.0:Bus Idle / PD 3.0:Src(TxSinkNG) Snk(TxSinkOk)
            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "PR_SWAP"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_PR_SWAP, _PD_VDM_CMD_RESERVED);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_PRS_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "ACCEPT / REJECT / WAIT" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            break;

        case _PD_SUB_PRS_SRC_OFF:

            // Disable Rcv Msg. Int
            ScalerTypeCRx0PdRxIntControl(_DISABLE);

#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
            // Cancel TimerEvent for PPS PDO
            ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_PPS_TIMEOUT);
#endif

            // 1. When Vubs is Turned Off, Swith Rp -> Rd
            // 2. Disable Vbus Discharge
            // 3. Send PS_RDY Message
            // 4. Active Timer to Wait Vbus On
            if(ScalerTypeCPowerRx0CheckVbusSafe0V() == _TRUE)
            {
                // 1. Change Rd -> Rp (Set CC State to Sink)
                ScalerTypeCRx0CcVbusDetCtrl(_DISABLE);
                ScalerTypeCRx0CcSwitchPowerRole(_PD_POWER_SNK);

#if(_TYPE_C_PMIC_TYPE != _PMIC_NONE)
                // 2. Disable Vbus Discharge
                ScalerTypeCPmicRx0VbusDischarge(_DISABLE);
#endif

                // 3. Change Power Role to Sink & Send PS_RDY
                SET_PD_RX0_POWER_ROLE(_PD_POWER_SNK);
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_PS_RDY, _PD_VDM_CMD_RESERVED);

                // 4. Start Timer Event to Wait New Src to Turn On Vbus
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    ScalerTimerActiveTimerEvent(_PS_SRC_ON_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_SRC_ON);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendHardRst();
                }
            }

            // Enable Rcv Msg. Int
            ScalerTypeCRx0PdRxIntControl(_ENABLE);
            break;

        case _PD_SUB_INT_SEND_SRC_ON_PSRDY:

            break;

        case _PD_SUB_SEND_DR_SWAP:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "DR_SWAP"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_DR_SWAP, _PD_VDM_CMD_RESERVED);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_DRS_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "ACCEPT / REJECT / WAIT" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            break;

        case _PD_SUB_SEND_VCONN_SWAP:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Vconn_SWAP"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VCONN_SWAP, _PD_VDM_CMD_RESERVED);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_VCS_SENT();
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VCS_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "ACCEPT / REJECT / WAIT" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            break;

        case _PD_SUB_INT_SEND_VCONN_ON_PSRDY:

            break;

        case _PD_SUB_BIST_MODE:

            if(GET_PD_RX0_BIST_MODE() == (_BIT2 | _BIT0))
            {
                // Begin BIST Mode
                ScalerSetBit(P65_F0_PD_BIST_CFG, ~_BIT2, _BIT2);

                // If BIST Carrier Mode, Back to Ready State After 30-60ms
                ScalerTimerActiveTimerEvent(45, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
            }

#if(_TYPE_C_EMB_CTS_FLOW == _ON)
            // For CTS TD.PD.PHY.E16 Valid Hard Reset Framing : BIST & H-RST Msg too Close to Detect H-RST IRQ
            if(ScalerGetByte(P65_54_RX_FIFO0_RCV_SOP) == _BIT3)
            {
                if((ScalerGetByte(P65_55_RX_FIFO0_KCODE_STATUS) == 0x0F) || (ScalerGetByte(P65_55_RX_FIFO0_KCODE_STATUS) == 0x07) || (ScalerGetByte(P65_55_RX_FIFO0_KCODE_STATUS) == 0x0B) ||
                   (ScalerGetByte(P65_55_RX_FIFO0_KCODE_STATUS) == 0x0D) || (ScalerGetByte(P65_55_RX_FIFO0_KCODE_STATUS) == 0x0E))
                {
                    ScalerTypeCRx0PdProcHardRst();
                }
            }
#endif

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        // [MQP] : PROT-SNK3-STATUS(Rev3.0), Shall Initiate GET_STATUS Msg. When SnkTXOK
        case _PD_SUB_SEND_GET_STATUS:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Get_status"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_GET_STATUS, _PD_VDM_CMD_RESERVED);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_STATUS);

                    // Turn On Sender Response Timer 24~30 ms, Wait "ACCEPT / REJECT / WAIT" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            break;

        case _PD_SUB_INT_SEND_NOT_SUPPORT:
#endif
        case _PD_SUB_STATE_NONE:
        case _PD_SUB_INT_WAIT_SNK_CAP:
        case _PD_SUB_INT_WAIT_SRC_CAP:
        case _PD_SUB_INT_SEND_SRC_CAP:
        case _PD_SUB_INT_SEND_SNK_CAP:

        case _PD_SUB_INT_WAIT_PRS_RESP:
        case _PD_SUB_INT_SEND_ACCEPT_PRS:
        case _PD_SUB_INT_WAIT_SRC_ON:
        case _PD_SUB_INT_WAIT_SRC_OFF:

        case _PD_SUB_INT_WAIT_DRS_RESP:
        case _PD_SUB_INT_SEND_ACCEPT_DRS:

        case _PD_SUB_INT_WAIT_VCS_RESP:
        case _PD_SUB_INT_SEND_ACCEPT_VCS:
        case _PD_SUB_INT_WAIT_VCONN_ON:

        case _PD_SUB_INT_SEND_VDM_RESP:
        case _PD_SUB_INT_WAIT_VDM_RESP:

        case _PD_SUB_INT_SEND_REJECT:

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Process For SRC_READY State
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSrcReadyProc(void)
{   // 1. Get Sink Capability First, To Decide to turn on FAST_ROLE SWAP or not
    // 2. DFP : Try to Do DR_SWAP, If Un-Avaliable, Initiate Alt. Mode
    // 3. UFP : Ultimate Goal, Wait For Partnrt to Initaite Alt. Mode

    if((GET_PD_RX0_CBL_DISCOVER() == _TRUE) && (GET_PD_RX0_PIN_ASSIGNMENT() == _TYPE_C_PIN_ASSIGNMENT_E))
    {
        // Chrome Book & Lumia which incorrectly select Pin E if it is exist
        SET_TYPE_C_ERROR_RECOVERY();
    }

    // If PD 3.0 & Not During Init Alt Mode Flow, Change Rp to SinkTxOK
    if((GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0) && (GET_PD_RX0_SRC_INIT_ALT_MODE() == _FALSE))
    {
        ScalerSetBit(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), _PD_SINK_TX_OK);
    }

    if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
    {
#if(_DFP_SWAP_TO_UFP == _TRUE)
        if(GET_PD_RX0_GET_SNK_CAP_SENT() == _FALSE)
        {
            SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_GET_SNK_CAP);
        }
        else if((GET_PD_RX0_PARTNER_DRD() == _TRUE) && (GET_PD_RX0_DP_ALT_STATE() == _PD_ALT_MODE_NONE))
        {
            if(GET_PD_RX0_VCS_SENT() == _TRUE)
            {
                if(GET_PD_RX0_DRS_WAIT_FLAG() == _FALSE)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_DR_SWAP);
                }
            }
            else
            {
#if(_TYPE_C_EMB_CTS_FLOW == _ON)
                if(GET_PD_RX0_VCS_WAIT_FLAG() == _FALSE)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_VCONN_SWAP);
                }
#else
                SET_PD_RX0_VCS_SENT();
#endif  // End of #if(_TYPE_C_EMB_CTS_FLOW == _ON)
            }
        }
#if(_TYPE_C_EMB_CTS_FLOW == _ON)
        else if(GET_PD_RX0_VCS_REQ_FROM_DRS() == _TRUE)
        {
            if(GET_PD_RX0_VCS_WAIT_FLAG() == _FALSE)
            {
                SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_VCONN_SWAP);
            }
        }
#endif  // End of #if(_TYPE_C_EMB_CTS_FLOW == _ON)
        else
#endif  // End of #if(DFP_SWAP_TO_UFP == _TRUE)
        {
            // Check if System Request to Send Src Cap
            if(GET_PD_RX0_SYS_EVENT() == _PD_SYS_EVENT_SEND_SRC_CAP)
            {
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                // Send "Source Capabilities"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SRC_CAP);
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_SRC_CAP, _PD_VDM_CMD_RESERVED);

                // [0x65DD] Enable tx_prl_trans_done IRQs, When Triggered, Look into Flags to Know Success or Fail
                ScalerSetBit(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, _BIT5);

                // [0x6543] Enable Rx Rcv Msg IRQ
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
#if(_MODAL_OPERATION_SUPPORT == _TRUE)
            else
            {
                ScalerTypeCRx0PdAltModeProc();
            }
#endif
        }
    }
    else
    {
        // Check if System Request to Send Src Cap
        if(GET_PD_RX0_SYS_EVENT() == _PD_SYS_EVENT_SEND_SRC_CAP)
        {
            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Source Capabilities"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SRC_CAP);
            ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_SRC_CAP, _PD_VDM_CMD_RESERVED);

            // [0x65DD] Enable tx_prl_trans_done IRQs, When Triggered, Look into Flags to Know Success or Fail
            ScalerSetBit(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, _BIT5);

            // [0x6543] Enable Rx Rcv Msg IRQ
            ScalerTypeCRx0PdRxIntControl(_ENABLE);
        }
#if(_MODAL_OPERATION_SUPPORT == _TRUE)
        else
        {
            ScalerTypeCRx0PdAltModeProc();
        }
#endif
    }
}

//--------------------------------------------------
// Description  : Process For SNK_READY State
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSnkReadyProc(void)
{
    // Wait For Source to do PS_RDY or Alt. Mode Flow, Otherwise, Initiate Certain Flow
    if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_UFP)
    {
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && (_SNK_REQUEST_SWAP_TO_SRC == _TRUE))
#if(_TYPE_C_EMB_CTS_FLOW == _ON)
        if(GET_PD_RX0_PRS_WAIT_FLAG() == _TRUE)
        {
            // CTS : Do Not Initiate PR_Swap Until Check Point Ended
            ScalerTimerActiveTimerEvent(15, _SCALER_TIMER_EVENT_PD_RX0_CLR_PRS_WAIT);
        }
        else if(GET_PD_RX0_PARTNER_DRP() == _TRUE)
        {
            SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_PR_SWAP);
        }
#else
        if(GET_PD_RX0_DP_ALT_MODE_CONFIG() == _PD_DP_CONFIG)
        {
            if(GET_PD_RX0_GET_SNK_CAP_SENT() == _FALSE)
            {
                SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_GET_SNK_CAP);

                // Clear PRS_WAIT_FLAG and Cancel TimerEvent
                ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_CLR_PRS_WAIT);
                CLR_PD_RX0_PRS_WAIT_FLAG();
            }
            else if((GET_PD_RX0_PARTNER_DRP() == _TRUE) && (GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE))
            {
                if(GET_PD_RX0_PRS_WAIT_FLAG() == _TRUE)
                {
                    ScalerTimerActiveTimerEvent(150, _SCALER_TIMER_EVENT_PD_RX0_CLR_PRS_WAIT);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_PR_SWAP);
                }
            }
        }
        else
        {
            if(GET_PD_RX0_PRS_WAIT_FLAG() == _TRUE)
            {
                // Sink Start PR_SWAP, if Not Enter ALt Mode in 2 Sec After Power Contract
                ScalerTimerActiveTimerEvent(2000, _SCALER_TIMER_EVENT_PD_RX0_CLR_PRS_WAIT);
            }
            else
            {
                // 1. Get Sink Cap  2. Send PR_SWAP
                if(GET_PD_RX0_GET_SNK_CAP_SENT() == _FALSE)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_GET_SNK_CAP);
                }
                else if((GET_PD_RX0_PARTNER_DRP() == _TRUE) && (GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE))
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_PR_SWAP);
                }
            }
        }
#endif  // End of #if(_TYPE_C_EMB_CTS_FLOW == _ON)
#endif  // End of #if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && (SNK_REQUEST_SWAP_TO_SRC == _TRUE))

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
        // 2. Try to Do Alt. Mode Flow (Get HPD Queue)
        ScalerTypeCRx0PdAltModeProc();

#endif
    }
}

//--------------------------------------------------
// Description  : Process For Cable Sub-State
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdCableProc(void)
{
    // Update Retry Counter According to Cable Spec Version
    if((GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0) && (GET_PD_RX0_CBL_SPEC_VER() == _PD_VERSION_3_0))
    {
        ScalerSetBit(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), _BIT4);
    }
    else
    {
        SET_PD_RX0_CBL_SPEC_VER(_PD_VERSION_2_0);
        ScalerSetBit(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), (_BIT4 | _BIT3));
    }

    switch(GET_PD_RX0_CBL_STATE())
    {
        case _PD_CBL_STATE_NONE:

            SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_DISCOVER_ID);

            break;

        case _PD_CBL_SEND_DISCOVER_ID:

            // Send Discover ID (SOP') to Get Cable Info
            ScalerTypeCRx0PdSendMsg(_PD_SOP_P_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_ID_REQ);

            if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
            {
                SET_PD_RX0_CBL_STATE(_PD_CBL_INT_WAIT_DISCOVER_ID_RESP);
                SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_CBL_RESP_TIMEOUT);
            }
            else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
            {
                ADD_DP_RX0_CBL_DISCOVER_CNT();

                // If Cable No Response For PD3.0 more than 3 times, Change to PD2.0
                if((GET_PD_RX0_CBL_SPEC_VER() == _PD_VERSION_3_0) && (GET_DP_RX0_CBL_DISCOVER_CNT() > _CBL_VERSION_CHG_CNT))
                {
                    SET_PD_RX0_CBL_SPEC_VER(_PD_VERSION_2_0);
                }

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                // If Retry Fail, Set FW State to Continue On-going PD Flow
                if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
                {
                    // Back to Ready State
                    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                    {
                        SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                        SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                    }
                    else
                    {
                        SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                        SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                    }
                }
                else
                {
                    SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);
                }

                // If Count > Max, Set Cable State to No Response, Otherwise Discver Cable Next Time.
                if(GET_DP_RX0_CBL_DISCOVER_CNT() > _MAX_CBL_DISCOVER_CNT)
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_NO_RESPONSE);
                }
            }

            // Enable Rcv Msg.
            ScalerTypeCRx0PdRxIntControl(_ENABLE);

            break;

        case _PD_CBL_SEND_SOFT_RST:

            // Disable Rcv Msg.
            ScalerTypeCRx0PdRxIntControl(_DISABLE);

            ScalerTypeCRx0PdSendSoftRst(_PD_SOP_P_PKT);

            if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
            {
                ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_CBL_RESP_TIMEOUT);
                SET_PD_RX0_CBL_STATE(_PD_CBL_INT_WAIT_SOFT_RST_RESP);
            }
            else
            {   // Cable Soft Reset Retry Fail, Back to Discover ID
                SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_DISCOVER_ID);
            }

            // Enable Rcv Msg.
            ScalerTypeCRx0PdRxIntControl(_ENABLE);

            break;

        case _PD_CBL_SEND_CBL_RST:

            // Disable Rcv Msg.
            ScalerTypeCRx0PdRxIntControl(_DISABLE);

            ScalerTypeCRx0PdSendCableRst();

            // Enable Rcv Msg.
            ScalerTypeCRx0PdRxIntControl(_ENABLE);

            SET_PD_RX0_CBL_STATE(_PD_CBL_STATE_NONE);

            // Continue On-going PD Flow, then do soft reset next time.
            if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
            {   // Back to Ready State
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {
                SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);
            }

            break;

        case _PD_CBL_INT_WAIT_DISCOVER_ID_RESP:
        case _PD_CBL_INT_WAIT_SOFT_RST_RESP:

            break;

        case _PD_CBL_NO_RESPONSE:
        default:

            SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);

            break;
    }

    // Update Retry Counter According to Spec Version (Back to Port Spec Version Retry Count)
    if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_2_0)
    {
        ScalerSetBit(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), (_BIT4 | _BIT3));
    }
    else
    {
        ScalerSetBit(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), _BIT4);
    }
}

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
//--------------------------------------------------
// Description  : Process For Alt Mode Flow
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdAltModeProc(void)
{
    if(GET_PD_RX0_DP_ALT_MODE_FUNCTION() == _TRUE)
    {
        // Send Message Only When Data Role = DFP, and Alt Mode Not in Error State
        if((GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP) && (GET_PD_RX0_DP_ALT_STATE() != _PD_ALT_MODE_ERROR))
        {
            ScalerTypeCRx0PdAltModeDfpProc();
        }
        else if((GET_PD_RX0_DATA_ROLE() == _PD_DATA_UFP) && (ScalerTypeCRx0PdGetAltModeReady() == _TRUE))
        {
            ScalerTypeCRx0PdAltModeUfpProc();
        }
    }
}

//--------------------------------------------------
// Description  : Process For DFP Alt Mode Flow
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdAltModeDfpProc(void)
{
    switch(GET_PD_RX0_DP_ALT_STATE())
    {
        case _PD_ALT_MODE_NONE:

            // DFP Waits 50ms then Starts Alt Mode
            ScalerTimerActiveTimerEvent(50, _SCALER_TIMER_EVENT_PD_RX0_DFP_START_ALT_MODE);

            break;

        case _PD_ALT_MODE_SEND_DISCOVER_ID:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Discover ID REQ"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_ID_REQ);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_DISCOVER_ID_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
            else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                SET_PD_RX0_SRC_INIT_ALT_MODE();
            }

            break;

        case _PD_ALT_MODE_SEND_DISCOVER_SVID:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Discover SVID REQ"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_SVID_REQ);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_DISCOVER_SVID_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
            else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                SET_PD_RX0_SRC_INIT_ALT_MODE();
            }

            break;

        case _PD_ALT_MODE_SEND_DISCOVER_MODE:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Discover Mode REQ"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_MODE_REQ);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_DISCOVER_MODE_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
            else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                SET_PD_RX0_SRC_INIT_ALT_MODE();
            }

            break;

        case _PD_ALT_MODE_SEND_ENTER_MODE:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Enter Mode REQ"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_ENTER_MODE_REQ);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_ENTER_MODE_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
            else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                SET_PD_RX0_SRC_INIT_ALT_MODE();
            }

            break;

        case _PD_ALT_MODE_SEND_DP_STATUS:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "DP Status REQ"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DP_STATUS_REQ);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_DP_STATUS_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
            else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                SET_PD_RX0_SRC_INIT_ALT_MODE();
            }

            break;

        case _PD_ALT_MODE_SEND_DP_CONFIG:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "DP Config REQ"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DP_CONFIG_REQ);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_DP_CONFIG_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
            else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                SET_PD_RX0_SRC_INIT_ALT_MODE();
            }

            break;

        case _PD_ALT_MODE_READY:

            if((GET_PD_RX0_HPD_CNT() > 0) && (ScalerTypeCRx0PdGetAltModeReady() == _TRUE))
            {
                if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
                {
                    // Send "DP Status REQ"
                    ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DP_STATUS_REQ);

                    // Read Transmit Result
                    if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                    {
                        SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                        SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);

                        // Turn On Sender Response Timer 24~30 ms, Wait "DP Status ACK" @ INT
                        ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                    }
                    else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                    {
                        ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                    }

                    // Enable Rcv Msg. Int
                    ScalerTypeCRx0PdRxIntControl(_ENABLE);
                }
                else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                    SET_PD_RX0_SRC_INIT_ALT_MODE();
                }
            }

            break;

        case _PD_ALT_MODE_SEND_EXIT_MODE:

            if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
            {
                // Send "Exit Mode REQ"
                ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_EXIT_MODE_REQ);

                // Read Transmit Result
                if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
                {
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_INTERRUPTIBLE);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VDM_RESP);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_EXIT_MODE_RESP);

                    // Turn On Sender Response Timer 24~30 ms, Wait "Snk_Cap" @ INT
                    ScalerTimerActiveTimerEvent(_SENDER_RESP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);
                }
                else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
                {
                    ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
                }

                // Enable Rcv Msg. Int
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }
            else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
                SET_PD_RX0_SRC_INIT_ALT_MODE();
            }

            break;

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Process For UFP Alt Mode Flow
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdAltModeUfpProc(void)
{
    if(GET_PD_RX0_HPD_CNT() > 0)
    {
        if(ScalerTypeCRx0PdTxAvaliable() == _TRUE)
        {
            // Send "Attention REQ"
            ScalerTypeCRx0PdSendMsg(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_ATTENTION_REQ);

            // Read Transmit Result
            if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_SUCCESS)
            {
                // Pop Out One HPD From Queue
                ScalerTypeCRx0PdPopHpd();

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                // Back to Ready State
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else if(GET_PD_RX0_TRANSMIT_RESULT() == _PD_SENT_RETRY_FAIL)
            {
                ScalerTypeCRx0PdSendSoftRst(_PD_SOP_PKT);
            }

            if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Clear Init Alt Mode Flag for SrcReady to Set Rp to SinkTxOK
                CLR_PD_RX0_SRC_INIT_ALT_MODE();
            }

            // Enable Rcv Msg. Int
            ScalerTypeCRx0PdRxIntControl(_ENABLE);
        }
        else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
        {
            // Set Init Alt Mode Flag to Prevent SrcReady From Setting Rp to SinkTxOK
            SET_PD_RX0_SRC_INIT_ALT_MODE();
        }
    }
}
#endif // End of #if(MODAL_OPERATION_SUPPORT == _TRUE)

//--------------------------------------------------
// Description  : Interrupt Handler For PD Controller
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntHandler_EXINT0(void) using 1
{
    BYTE ucRxProcFifo = _PD_RX_FIFO_RSV;

    // ==================== "Hard Reset IRQ" =========================
    if(ScalerGetBit_EXINT(P65_43_RX_RCV_STATUS_INT, (_BIT3 | _BIT2)) == (_BIT3 | _BIT2))
    {
        // (rx_rcv_hardreset_irq == 1) & (irq_en = Enable)
        ScalerTypeCRx0PdProcHardRst_EXINT0();
    }

    // ================= " Rx FIFO RCV MSG IRQ " =====================
    if(ScalerGetBit_EXINT(P65_43_RX_RCV_STATUS_INT, (_BIT7 | _BIT6)) == (_BIT7 | _BIT6))
    {
        // (rx_msg_rcv_done_irq = 1) & (irq_en = Enable)
        // 1. Filter Invalid Packet (invlid_pkt || crc_err || abn_msg || goodcrc_fail || msg_id_err)
        ScalerTypeCRx0PdRxInvlidPktFilter_EXINT0();

        if(ScalerGetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, (_BIT2 | _BIT1 | _BIT0)) != 0x00)
        {
            // Check if BMC Channel and Rx PTCL State are Idle
            if((ScalerGetBit_EXINT(P65_05_PD_PHY_IDLE_INT, _BIT2) == _BIT2) && (ScalerGetByte_EXINT(P65_21_RX_STATE_MACHINE_L) == _BIT0))
            {
                SET_PD_RX0_BUS_IDLE();
            }
            else
            {
                CLR_PD_RX0_BUS_IDLE();
            }

            // 2. Select FIFO to Process and Set FIFO Clear Flag
            ucRxProcFifo = ScalerTypeCRx0PdRxFifoSelect_EXINT0();
            SET_PD_RX0_FIFO_CLR();

            // 3. Check Message Header OK
            SET_PD_RX0_FIFO_ERR_STATUS(ScalerGetByte_EXINT(P65_53_RX_FIFO0_MSG_MIS_FLAG + (ucRxProcFifo * 0x20)));

            if(GET_PD_RX0_FIFO_ERR_STATUS() == _PD_RX_MSG_CORRECT)
            {
                // Notify Main Loop that Send Msg Has Been Interrupted
                SET_PD_RX0_INT_OVERWRITE();

                // 4. Decode Rcv. Msg, and Proc According to Current State
                ScalerTypeCRx0PdRxFifoMsgDecode_EXINT0(ucRxProcFifo);

                // 5. Process FIFO According to Current State and Rcv. Message
                if(ScalerGetByte_EXINT(P65_54_RX_FIFO0_RCV_SOP + (ucRxProcFifo * 0x20)) == _BIT0)
                {
                    // Rcv SOP Packet
                    if(GET_PD_RX0_RCV_MSG() == _PD_CMD_SOFT_RESET)
                    {
                        ScalerTypeCRx0PdRcvSoftRstProc_EXINT0();
                    }
                    else
                    {
                        ScalerTypeCRx0PdIntRcvMsgProc_EXINT0(ucRxProcFifo);
                    }
                }
                else if((ScalerGetByte_EXINT(P65_54_RX_FIFO0_RCV_SOP + (ucRxProcFifo * 0x20)) == _BIT1) ||
                        (ScalerGetByte_EXINT(P65_54_RX_FIFO0_RCV_SOP + (ucRxProcFifo * 0x20)) == _BIT2))
                {   // Rcv SOP'/SOP" Packet
                    ScalerTypeCRx0PdIntRcvCableMsgProc_EXINT0(ucRxProcFifo);
                }
            }

            // 6. Clear Processed FIFO
            if(GET_PD_RX0_FIFO_CLR() == _TRUE)
            {
                ScalerTypeCRx0PdRxFifoClear_EXINT0(ucRxProcFifo);
            }
        }

        // 7. Clear PHY Error Flags
        // ScalerSetBit_EXINT(P65_2E_RX_PHY_ERR_INT, ~(_BIT6 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT6 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

        if((ScalerGetByte_EXINT(P65_42_RX_FIFO_GENERAL_INFO) & (_BIT2 | _BIT1 | _BIT0)) == 0x00)
        {   // 8. Clear rx_msg_rcv_done_irq Only When FIFO0/1/2 Are Empty
            ScalerSetBit_EXINT(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT1), _BIT7);
        }
    }

    // ================ " MSG TRANSMISSION DONE @ INT " ====================
    if((ScalerGetBit_EXINT(P65_DC_TX_PD_MSG_INT, _BIT5) == _BIT5) && (ScalerGetBit_EXINT(P65_DD_TX_PD_MSG_INT_EN, _BIT5) == _BIT5))
    {   // (tx_prl_trans_done_irq = TRUE) && (tx_prl_trans_done_irq_en = ENABLE)
        ScalerTypeCRx0PdIntTxDoneProc_EXINT0();
    }
}

//--------------------------------------------------
// Description  : Check If All CC Enabled IRQ is Clear Or Not
// Input Value  : None
// Output Value : _TRUE / _FALSE
//--------------------------------------------------
BYTE ScalerTypeCRx0PdIntClrCheck_EXINT0(void) using 1
{
    // Return False, if Any of PD IRQs is Enable and Has Not Been Processed
    if((ScalerGetBit_EXINT(P65_43_RX_RCV_STATUS_INT, (_BIT3 | _BIT2)) == (_BIT3 | _BIT2)) ||
       (ScalerGetBit_EXINT(P65_43_RX_RCV_STATUS_INT, (_BIT7 | _BIT6)) == (_BIT7 | _BIT6)) ||
       ((ScalerGetBit_EXINT(P65_DC_TX_PD_MSG_INT, _BIT5) == _BIT5) && (ScalerGetBit_EXINT(P65_DD_TX_PD_MSG_INT_EN, _BIT5) == _BIT5)))
    {
        return _FALSE;
    }
    else
    {
        return _TRUE;
    }
}

//--------------------------------------------------
// Description  : Process When Rcv. Msg. in Interrupt Before Ready
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntRcvMsgProc_EXINT0(BYTE ucRxProcFifo) using 1
{   // Rcv. Msg. Not Soft Reset or Undefined Message
    switch(GET_PD_RX0_FW_STATE())
    {
        case _PD_SRC_INT_WAIT_REQ:

            // Cancel TimerEvent(from _PD_SRC_SEND_CAP) & WDTimerEvent (from _PD_SUB_INT_SEND_SRC_CAP)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
            ScalerTimerWDCancelTimerEvent_EXINT0(_SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);

            // Hard Reset Detect Fail FW Sol : For Rcv Hard Reset Before Rcv Any Other Msg.
            ScalerSetByte_EXINT(P65_2C_BMC_RX_FW_TBIT0, (ScalerGetByte_EXINT(P65_2A_BMC_RX_HW_T0) + 3));

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_REQUEST)
            {
                // 1. Get Port Partner's Spec Version, and decide the version for communication
                if((GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0) &&
                   ((ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (_BIT7 | _BIT6)) == _BIT6))
                {   // if(Our PD Version is 3.0 && Port Partner Support Only PD 2.0)

                    // Change Spec Vesion to PD 2.0
                    SET_PD_RX0_SPEC_VER(_PD_VERSION_2_0);
                }

                // Update Retry Counter According to Spec Version
                if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_2_0)
                {
                    ScalerSetBit_EXINT(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), (_BIT4 | _BIT3));
                }
                else
                {
                    ScalerSetBit_EXINT(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), _BIT4);
                }

                // 2. Get Requested Object Position and Current for Evaluation
                SET_PD_RX0_PARTNER_OBJ_POS((g_pucDataObj_EXINT[0] & (_BIT6 | _BIT5 | _BIT4)) >> 4);

                // 3. Negotiate Requested Power
                // if(Accpet)       => Send Accept and Transit to "_PE_SRC_TRANSIT_POWER"
                // if(Cannot Meet)  => Send Reject, No Pwr. Contract -> "_PE_SRC_SEND_CAP" / Pwr. Contract -> "_PE_SRC_READY"
                if((GET_PD_RX0_PARTNER_OBJ_POS() > 0) && (GET_PD_RX0_PARTNER_OBJ_POS() <= GET_PD_RX0_SRC_PDO_CNT()))
                {
                    if(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1) == _PD_FIX_SUPPLY_PDO)
                    {
                        SET_PD_RX0_PARTNER_OP_CUR((((WORD)(g_pucDataObj_EXINT[1] & 0x0F)) << 6) | (((WORD)(g_pucDataObj_EXINT[2] & 0xFC)) >> 2));
                        SET_PD_RX0_PARTNER_MAX_CUR((((WORD)(g_pucDataObj_EXINT[2] & 0x03)) << 8) | ((WORD)g_pucDataObj_EXINT[3]));

                        // Check if Requested Current <= Max Current Provided
                        if(GET_PD_RX0_PARTNER_MAX_CUR() <= GET_PD_RX0_SRC_CAP_CUR(GET_PD_RX0_PARTNER_OBJ_POS() - 1))
                        {
                            // Record Requested Voltage and Other Port Partner Info
                            SET_PD_RX0_PARTNER_REQ_VOL(GET_PD_RX0_SRC_CAP_VOL_MAX(GET_PD_RX0_PARTNER_OBJ_POS() - 1));
                            SET_PD_RX0_PARTNER_GIVE_BACK(g_pucDataObj_EXINT[0] >> 3);
                            SET_PD_RX0_PARTNER_CAP_MIS(g_pucDataObj_EXINT[0] >> 2);
                            SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 1);
                            SET_PD_RX0_PARTNER_SUSPEND(~(g_pucDataObj_EXINT[0] >> 0));
                            SET_PD_RX0_PARTNER_UNCHK(g_pucDataObj_EXINT[1] >> 7);

#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
                            SET_PD_RX0_OCP_CURRENT((WORD)(((DWORD)(GET_PD_RX0_PARTNER_MAX_CUR()) * (DWORD)(GET_PD_RX0_OCP_RATIO(GET_PD_RX0_PARTNER_OBJ_POS() - 1))) / 100));
#else
                            SET_PD_RX0_OCP_CURRENT((WORD)((DWORD)(GET_PD_RX0_PARTNER_MAX_CUR()) * _TYPE_C_DEF_OCP_RATIO / 100));
#endif
                            SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_ACCEPT_REQ);
                            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
                        }
                        else
                        {
                            // Send Reject
                            SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
                        }
                    }
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                    else if(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1) == _PD_3_PROGRAMMABLE_PDO)
                    {
                        WORD usNewVoltage = 0;

                        SET_PD_RX0_PARTNER_OP_CUR((WORD)(g_pucDataObj_EXINT[3] & 0x7F));    // Unit = 50mA
                        SET_PD_RX0_PARTNER_MAX_CUR((WORD)(g_pucDataObj_EXINT[3] & 0x7F));   // Unit = 50mA

                        // Request PPS Voltage with Unit 20mV and Convert to 10mV
                        usNewVoltage = (((((WORD)(g_pucDataObj_EXINT[1] & 0x0F)) << 7) | (((WORD)(g_pucDataObj_EXINT[2] & 0xFE)) >> 1)) * 2);

                        if(abs(usNewVoltage - (WORD)GET_PD_RX0_PARTNER_REQ_VOL()) <= 50)
                        {
                            SET_PD_RX0_REQ_VOL_SMALL_STEP(_TRUE);
                        }
                        else
                        {
                            SET_PD_RX0_REQ_VOL_SMALL_STEP(_FALSE);
                        }

                        SET_PD_RX0_PARTNER_REQ_VOL(usNewVoltage);

                        // Check if (Req Cur <= Max Cur Provided) & (Req Voltage is Valid)
                        if((GET_PD_RX0_PARTNER_MAX_CUR() <= GET_PD_RX0_SRC_CAP_CUR(GET_PD_RX0_PARTNER_OBJ_POS() - 1)) &&
                           (GET_PD_RX0_PARTNER_REQ_VOL() >= GET_PD_RX0_SRC_CAP_VOL_MIN(GET_PD_RX0_PARTNER_OBJ_POS() - 1)) &&
                           (GET_PD_RX0_PARTNER_REQ_VOL() <= GET_PD_RX0_SRC_CAP_VOL_MAX(GET_PD_RX0_PARTNER_OBJ_POS() - 1)))
                        {
                            // Convert Requested Current From 50mA to 10mA
                            SET_PD_RX0_PARTNER_OP_CUR(GET_PD_RX0_PARTNER_OP_CUR() * 5);
                            SET_PD_RX0_PARTNER_MAX_CUR(GET_PD_RX0_PARTNER_MAX_CUR() * 5);

                            // Record Port Partner Info
                            SET_PD_RX0_PARTNER_GIVE_BACK(g_pucDataObj_EXINT[0] >> 3);
                            SET_PD_RX0_PARTNER_CAP_MIS(g_pucDataObj_EXINT[0] >> 2);
                            SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 1);
                            SET_PD_RX0_PARTNER_SUSPEND(~(g_pucDataObj_EXINT[0] >> 0));
                            SET_PD_RX0_PARTNER_UNCHK(g_pucDataObj_EXINT[1] >> 7);

                            SET_PD_RX0_OCP_CURRENT(GET_PD_RX0_PARTNER_MAX_CUR());
                            SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_ACCEPT_REQ);
                            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);

                            // Start Timer Event 12 Sec, Sink Should Request PPS PDO every 10 sec
                            ScalerTypeCRx0PdActiveTimerEvent_EXINT0(12000, _SCALER_TIMER_EVENT_PD_RX0_PPS_TIMEOUT);
                        }
                        else
                        {
                            // Send Reject
                            SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
                        }
                    }
#endif  // End of #if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                    else
                    {
                        // Send Reject
                        SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
                    }
                }
                else
                {
                    // Send Reject
                    SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
                }
            }
            else
            {   // TD.PD.SRC.E14 : Receive Unexpected Msg. in "_PD_SRC_INT_WAIT_REQ", Do Soft Reset
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SNK_INT_WAIT_SRC_CAP:

            // Cancel SinkWaitCapTimer (310~620ms) = _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
            if((GET_PD_RX0_TIMER_EVENT_ID() == _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST) && (GET_PD_RX0_TIMER_EVENT_VALID() == _TRUE))
            {
                CLR_PD_RX0_TIMER_EVENT_VALID();
            }

            // Hard Reset Detect Fail FW Sol : For Rcv Hard Reset Before Rcv Any Other Msg.
            ScalerSetByte_EXINT(P65_2C_BMC_RX_FW_TBIT0, (ScalerGetByte_EXINT(P65_2A_BMC_RX_HW_T0) + 3));

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_SRC_CAP)
            {
                // 1. Get Port Partner's Spec Version, and Decide the Version for Communication
                if((GET_PD_RX0_SPEC_VER() == _PD_VERSION_2_0) ||
                   ((ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (_BIT7 | _BIT6)) == (_PD_VERSION_2_0 << 6)))
                {
                    // if(HW Support PD 2.0, or Port Partner Support Only PD 2.0), Set Spec Vesion to PD 2.0
                    SET_PD_RX0_SPEC_VER(_PD_VERSION_2_0);

                    // [0x65EC] : Change nRetryCnt From 2 to 3 when Spec Ver. = PD 2.0
                    ScalerSetBit_EXINT(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), (_BIT4 | _BIT3));
                }
                else
                {
                    // Set Spec Vesion to PD 3.0
                    SET_PD_RX0_SPEC_VER(_PD_VERSION_3_0);

                    // [0x65EC] : Change nRetryCnt From 3 to 2 when Spec Ver. = PD 3.0
                    ScalerSetBit_EXINT(P65_EC_TX_PD_RTY_CNT, ~(_BIT5 | _BIT4 | _BIT3), _BIT4);
                }

                // 2. Store Src_Cap Info from Data Objects
                SET_PD_RX0_PARTNER_DRP(g_pucDataObj_EXINT[0] >> 5);
                SET_PD_RX0_PARTNER_SUSPEND(g_pucDataObj_EXINT[0] >> 4);
                SET_PD_RX0_PARTNER_EXT_PWR(g_pucDataObj_EXINT[0] >> 3);
                SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 2);
                SET_PD_RX0_PARTNER_DRD(g_pucDataObj_EXINT[0] >> 1);
                SET_PD_RX0_PARTNER_UNCHK(g_pucDataObj_EXINT[0] >> 0);

                // Get Number Of Capabilities
                SET_PD_RX0_PARTNER_SRC_CAP_CNT(GET_PD_RX0_RCV_NOD_CNT());

                // Evaluate and Set Request Data Objects
                for(pData_EXINT[0] = 0; pData_EXINT[0] < GET_PD_RX0_PARTNER_SRC_CAP_CNT(); pData_EXINT[0]++)
                {
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                    if(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1) == _PD_3_PROGRAMMABLE_PDO)
                    {
                        // Set PDO Unit 100mV to 10mV
                        SET_PD_RX0_PARTNER_SRC_CAP_VOL(pData_EXINT[0], (((((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4] & 0x01)) << 7) | (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & 0xFE)) >> 1)) * 10));
                        SET_PD_RX0_PARTNER_SRC_CAP_CUR(pData_EXINT[0], ((WORD)g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 3] & 0x7F));
                    }
                    else
#endif
                    {
                        // Set PDO Unit 50mV to 10mV
                        SET_PD_RX0_PARTNER_SRC_CAP_VOL(pData_EXINT[0], (((((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & 0x0F)) << 6) | (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0xFC)) >> 2)) * 5));
                        SET_PD_RX0_PARTNER_SRC_CAP_CUR(pData_EXINT[0], (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0x03)) << 8) | ((WORD)g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 3]));
                        SET_PD_RX0_PARTNER_SRC_PEAK_CUR(pData_EXINT[0], ((g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & (_BIT5 | _BIT4)) >> 4));
                    }
                }

                // 3. Fill in Request Data Object
                SET_PD_RX0_REQ_OBJ_POS(1);          // Always Request vSafe5V
                SET_PD_RX0_REQ_VOL(GET_PD_RX0_PARTNER_SRC_CAP_VOL(GET_PD_RX0_REQ_OBJ_POS() - 1));
                SET_PD_RX0_REQ_OP_CUR(0);           // Always Request 0mA
                SET_PD_RX0_REQ_MAX_CUR(0);          // Always Request 0mA

                SET_PD_RX0_REQ_CAP_MIS(_FALSE);
                SET_PD_RX0_REQ_GIVE_BACK(_GIVE_BACK);

                // Send Request (Success : Wait Resp / Fail : Hard Reset)
                SET_PD_RX0_FW_STATE(_PD_SNK_INT_SEND_REQUEST);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REQUEST, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Receive Unexpected Msg. in "_PE_SNK_INT_WAIT_CAP", Do Hard Reset
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SNK_INT_WAIT_REQ_RESP:

            // Cancel WDTimerEvent(SENDER_RESP_TIMER)
            ScalerTimerWDCancelTimerEvent_EXINT0(_SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_ACCEPT)
            {
                // Update PDO Status
                SET_PD_RX0_PDO_STATUS_VOL(GET_PD_RX0_REQ_VOL());
                SET_PD_RX0_PDO_STATUS_CUR(GET_PD_RX0_REQ_MAX_CUR());

                // Transit to _PE_SNK_TRANSIT_POWER
                SET_PD_RX0_FW_STATE(_PD_SNK_INT_WAIT_PS_RDY);

                // Source Begin to Transit Power
                SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);

                // Start Timer Event 450~550 ms
                ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_PS_TRANSITION_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
            }
            else if((GET_PD_RX0_RCV_MSG() == _PD_CMD_REJECT) || (GET_PD_RX0_RCV_MSG() == _PD_CMD_WAIT))
            {
                if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
                {
                    SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                    // Re-Evaluate and Send Request After 100 ms if Needed
                    ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_WAIT_TIMER, _SCALER_TIMER_EVENT_PD_RX0_CLR_REQ_WAIT);
                }
                else
                {
                    SET_PD_RX0_FW_STATE(_PD_SNK_INT_WAIT_SRC_CAP);

                    // Start SinkWaitCapTimer (310~620ms), and Wait SRC_CAP
                    ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_SINK_WAIT_CAP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
                }
            }
            else
            {
                // Receive Unexpected Msg. in "_PE_SNK_WAIT_REQ_RESP", Do Soft Reset
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SNK_INT_WAIT_PS_RDY:

            // Cancel TimerEvent(PS_TRANSITION_TIMER, SEND_HARD_RST)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
            if((GET_PD_RX0_TIMER_EVENT_ID() == _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST) && (GET_PD_RX0_TIMER_EVENT_VALID() == _TRUE))
            {
                CLR_PD_RX0_TIMER_EVENT_VALID();
            }

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_PS_RDY)
            {
                SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
                SET_PD_RX0_EXPLICIT_CONTRACT();

                // Set PRS_WAIT_FLAG for Sink in Ready to Wait For Port Partner Initiating Alt Mode Flow
                SET_PD_RX0_PRS_WAIT_FLAG();
                ScalerSetBit_EXINT(P65_18_0X6518, ~_BIT7, (GET_PD_RX0_EXPLICIT_CONTRACT() << 7));

                // Adjust Sink Unattach Vth
                ScalerTypeCPowerRx0UnattachVthAdjust_EXINT0(GET_PD_RX0_REQ_VOL());

                // Vconn Source is Responsible For Communicating with Cable After Power Contract Established
                if(GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC)
                {
                    // [0x6534] Setup Rx Valid Packet Type (if Vconn SRC : SOP / SOP' / SOP" / Hard Reset)
                    ScalerSetByte_EXINT(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT2 | _BIT1 | _BIT0));
                }
            }
            else
            {
                // Receive Unexpected Msg. in "_PE_SNK_WAIT_CAP", Do Hard Reset
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_INT_WAIT_SOFTRESET_RESP:

            // Cancel TimerEvent(Main Loop Send Soft Rst)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);

            // Cancel WD TimerEvent (INT Send Soft Rst)
            ScalerTimerWDCancelTimerEvent_EXINT0(_SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);

            // [LECROY] TD PD.LL.E04 Hard Reset Usage : Send SoftReset, Then Rcv. Accept with Msg.ID = 1 Shall Ignore.
            if((GET_PD_RX0_RCV_MSG() == _PD_CMD_ACCEPT) && (ScalerGetBit_EXINT(P65_56_RX_FIFO0_MSG_HEADER0 + (ucRxProcFifo * 0x20), (_BIT3 | _BIT2 | _BIT1)) == 0x00))
            {
                SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);

                    // Wait 5ms and Send Src_Cap
                    ScalerTimerWDActivateTimerEvent_EXINT0(5, _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
                }
                else
                {
                    // ======= FW Solution For SNK Soft Reset Flow (TD.PD.SNK.E9) ======
                    ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT0), 0x00);

                    SET_PD_RX0_FW_STATE(_PD_SNK_INT_WAIT_SRC_CAP);

                    // Clear Flag, Start SinkWaitCapTimer (310~620ms), and Wait SRC_CAP
                    ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_SINK_WAIT_CAP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);

                    // Release PHY/Protocol FSM
                    ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT0), (_BIT5 | _BIT0));
                }
            }
            else
            {
                // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SRC_READY:

            if((GET_PD_RX0_AMS_STATUS() == _PD_AMS_NONE) || (GET_PD_RX0_AMS_STATUS() == _PD_AMS_INTERRUPTIBLE))
            {
                // Receive Any Message When Not in AMS or in Interruptible AMS
                ScalerTypeCRx0PdIntSrcRcvMsgNoAmsProc_EXINT0();
            }
            else
            {
                // Rcv. Msg. During Non-Interruptible AMS / Power Transition
                ScalerTypeCRx0PdIntRcvMsgInAmsProc_EXINT0(ucRxProcFifo);
            }
            break;

        case _PD_SNK_READY:

            if((GET_PD_RX0_AMS_STATUS() == _PD_AMS_NONE) || (GET_PD_RX0_AMS_STATUS() == _PD_AMS_INTERRUPTIBLE))
            {
                // Receive Any Message When Not in AMS or in Interruptible AMS
                ScalerTypeCRx0PdIntSnkRcvMsgNoAmsProc_EXINT0();
            }
            else
            {
                // Rcv. Msg. During Non-Interruptible AMS / Power Transition
                ScalerTypeCRx0PdIntRcvMsgInAmsProc_EXINT0(ucRxProcFifo);
            }
            break;

        // Not Expected to Receive Msg. in These States
        case _PD_SRC_START_UP:
        case _PD_SRC_DISCOVER_CBL:
        case _PD_SRC_SEND_CAP:
        case _PD_SRC_INT_SEND_ACCEPT_REQ:
        case _PD_SRC_INT_SEND_REJECT_REQ:
        case _PD_SRC_INT_SEND_WAIT_REQ:
        case _PD_SRC_INT_TRANSIT_POWER:
        case _PD_INT_SEND_SOFTRESET:
        case _PD_INT_SEND_SOFTRESET_RESP:

            ScalerTypeCRx0PdSendHardRst_EXINT0();

            break;

        // Not Ready to Rcv. Message (But May be Possible), Just Ignore
        case _PD_SNK_START_UP:
        case _PD_HARDRESET:
        case _PD_NO_RESPONSE:
        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Process Rcv. Msg. in Interrupt in SRC_READY During _AMS_NONE/_INTERRUPTIBLE
// Input Value  : ucRxProcFifo : _PD_RX_FIFO_0 / _PD_RX_FIFO_1 / _PD_RX_FIFO_2
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntSrcRcvMsgNoAmsProc_EXINT0(void) using 1
{   // Receive Any Message When Not in AMS or in Interruptible AMS @ _PE_SNK_READY

    switch(GET_PD_RX0_RCV_MSG())
    {
        case _PD_CMD_REQUEST:

#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
            // Cancel TimerEvent for PPS PDO
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_PPS_TIMEOUT);
#endif

            SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);

            // 1. Get Requested Object Position and Current for Evaluation
            SET_PD_RX0_PARTNER_OBJ_POS((g_pucDataObj_EXINT[0] & (_BIT6 | _BIT5 | _BIT4)) >> 4);
            SET_PD_RX0_PARTNER_OP_CUR((((WORD)(g_pucDataObj_EXINT[1] & 0x0F)) << 6) | (((WORD)(g_pucDataObj_EXINT[2] & 0xFC)) >> 2));
            SET_PD_RX0_PARTNER_MAX_CUR((((WORD)(g_pucDataObj_EXINT[2] & 0x03)) << 8) | ((WORD)g_pucDataObj_EXINT[3]));

            // 2. Negotiate Requested Power
            // Check if Request Object Position is Valid (Not 0, and <= Num of Src Cap Sent)
            if((GET_PD_RX0_PARTNER_OBJ_POS() > 0) && (GET_PD_RX0_PARTNER_OBJ_POS() <= GET_PD_RX0_SRC_PDO_CNT()))
            {
                if(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1) == _PD_FIX_SUPPLY_PDO)
                {
                    SET_PD_RX0_PARTNER_OP_CUR((((WORD)(g_pucDataObj_EXINT[1] & 0x0F)) << 6) | (((WORD)(g_pucDataObj_EXINT[2] & 0xFC)) >> 2));
                    SET_PD_RX0_PARTNER_MAX_CUR((((WORD)(g_pucDataObj_EXINT[2] & 0x03)) << 8) | ((WORD)g_pucDataObj_EXINT[3]));

                    // Check if Requested Current <= Max Current Provided
                    if(GET_PD_RX0_PARTNER_MAX_CUR() <= GET_PD_RX0_SRC_CAP_CUR(GET_PD_RX0_PARTNER_OBJ_POS() - 1))
                    {
                        // Record Requested Voltage and Other Port Partner Info
                        SET_PD_RX0_PARTNER_REQ_VOL(GET_PD_RX0_SRC_CAP_VOL_MAX(GET_PD_RX0_PARTNER_OBJ_POS() - 1));
                        SET_PD_RX0_PARTNER_GIVE_BACK(g_pucDataObj_EXINT[0] >> 3);
                        SET_PD_RX0_PARTNER_CAP_MIS(g_pucDataObj_EXINT[0] >> 2);
                        SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 1);
                        SET_PD_RX0_PARTNER_SUSPEND(~(g_pucDataObj_EXINT[0] >> 0));
                        SET_PD_RX0_PARTNER_UNCHK(g_pucDataObj_EXINT[1] >> 7);

#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
                        SET_PD_RX0_OCP_CURRENT((WORD)(((DWORD)(GET_PD_RX0_PARTNER_MAX_CUR()) * (DWORD)(GET_PD_RX0_OCP_RATIO(GET_PD_RX0_PARTNER_OBJ_POS() - 1))) / 100));
#else
                        SET_PD_RX0_OCP_CURRENT((WORD)((DWORD)(GET_PD_RX0_PARTNER_MAX_CUR()) * _TYPE_C_DEF_OCP_RATIO / 100));
#endif
                        SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_ACCEPT_REQ);
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
                    }
                    else
                    {
                        // Send Reject
                        SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
                    }
                }
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                else if(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1) == _PD_3_PROGRAMMABLE_PDO)
                {
                    WORD usNewVoltage = 0;

                    SET_PD_RX0_PARTNER_OP_CUR((WORD)(g_pucDataObj_EXINT[3] & 0x7F));    // Unit = 50mA
                    SET_PD_RX0_PARTNER_MAX_CUR((WORD)(g_pucDataObj_EXINT[3] & 0x7F));   // Unit = 50mA

                    // Request PPS Voltage with Unit 20mV and Convert to 10mV
                    usNewVoltage = ((((WORD)(g_pucDataObj_EXINT[1] & 0x0F)) << 7) | (((WORD)(g_pucDataObj_EXINT[2] & 0xFE)) >> 1)) * 2;

                    if(abs(usNewVoltage - (WORD)GET_PD_RX0_PARTNER_REQ_VOL()) <= 50)
                    {
                        SET_PD_RX0_REQ_VOL_SMALL_STEP(_TRUE);
                    }
                    else
                    {
                        SET_PD_RX0_REQ_VOL_SMALL_STEP(_FALSE);
                    }

                    SET_PD_RX0_PARTNER_REQ_VOL(usNewVoltage);

                    // Check if (Req Cur <= Max Cur Provided) & (Req Voltage is Valid)
                    if((GET_PD_RX0_PARTNER_MAX_CUR() <= GET_PD_RX0_SRC_CAP_CUR(GET_PD_RX0_PARTNER_OBJ_POS() - 1)) &&
                       (GET_PD_RX0_PARTNER_REQ_VOL() >= GET_PD_RX0_SRC_CAP_VOL_MIN(GET_PD_RX0_PARTNER_OBJ_POS() - 1)) &&
                       (GET_PD_RX0_PARTNER_REQ_VOL() <= GET_PD_RX0_SRC_CAP_VOL_MAX(GET_PD_RX0_PARTNER_OBJ_POS() - 1)))
                    {
                        // Convert Requested Current From 50mA to 10mA
                        SET_PD_RX0_PARTNER_OP_CUR(GET_PD_RX0_PARTNER_OP_CUR() * 5);
                        SET_PD_RX0_PARTNER_MAX_CUR(GET_PD_RX0_PARTNER_MAX_CUR() * 5);

                        // Record Port Partner Info
                        SET_PD_RX0_PARTNER_GIVE_BACK(g_pucDataObj_EXINT[0] >> 3);
                        SET_PD_RX0_PARTNER_CAP_MIS(g_pucDataObj_EXINT[0] >> 2);
                        SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 1);
                        SET_PD_RX0_PARTNER_SUSPEND(~(g_pucDataObj_EXINT[0] >> 0));
                        SET_PD_RX0_PARTNER_UNCHK(g_pucDataObj_EXINT[1] >> 7);

                        SET_PD_RX0_OCP_CURRENT(GET_PD_RX0_PARTNER_MAX_CUR());
                        SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_ACCEPT_REQ);
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);

                        // Start Timer Event 12 Sec, Sink Should Request PPS PDO every 10 sec
                        ScalerTypeCRx0PdActiveTimerEvent_EXINT0(12000, _SCALER_TIMER_EVENT_PD_RX0_PPS_TIMEOUT);
                    }
                    else
                    {
                        // Send Reject
                        SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
                    }
                }
#endif  // End of #if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                else
                {
                    // Send Reject
                    SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
                }
            }
            else
            {
                // Send Reject
                SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_REJECT_REQ);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }

            break;

        case _PD_CMD_GET_SRC_CAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Source Capabilities"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SRC_CAP);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_SRC_CAP, _PD_VDM_CMD_RESERVED);

            // FW Solution : Samsung S8 Plug-in then Start, Fail to Light Up
#if((_TYPE_C_EMB_POWER_SOURCE != _TYPE_C_VBUS_POWER_ONLY) && (_MODAL_OPERATION_SUPPORT == _TRUE))
            // S8 Send "Get Src Cap" When Start, but Not Trying to Initiate Alt Mode as DFP (Scaler UFP / No Alt Mode)
            if((GET_PD_RX0_DATA_ROLE() == _PD_DATA_UFP) && (GET_PD_RX0_DP_ALT_STATE() == _PD_ALT_MODE_NONE) && (GET_PD_RX0_INTEROP_S8() == _FALSE))
            {
                // Wait 5 sec for other Devices to Enter Alt Mode, Timeout : Hard Reset (Cancel : PD Reset, Rcv Discover ID)
                ScalerTypeCRx0PdActiveTimerEvent_EXINT0(5000, _SCALER_TIMER_EVENT_PD_RX0_S8_HRST);

                // Set Interop Flag to Prevent From "Non-AM Device with Get Src Cap" Device will be Infinitly Triggered
                SET_PD_RX0_INTEROP_S8();
            }
#endif

            break;

        case _PD_CMD_GET_SNK_CAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && ((_SRC_ACCEPT_SWAP_TO_SNK == _TRUE) || (_SNK_ACCEPT_SWAP_TO_SRC == _TRUE) || (_SRC_REQUEST_SWAP_TO_SNK == _TRUE) || (_SNK_REQUEST_SWAP_TO_SRC == _TRUE)))
            // Send "Sink Capabilities"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SNK_CAP);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_SNK_CAP, _PD_VDM_CMD_RESERVED);
#else
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Reject"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }
#endif
            break;

        case _PD_CMD_PR_SWAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);

#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && (_SRC_ACCEPT_SWAP_TO_SNK == _TRUE))
            if(GET_PD_RX0_GET_SNK_CAP_SENT() == _FALSE)
            {   // Send "WAIT"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_WAIT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_WAIT, _PD_VDM_CMD_RESERVED);
            }
            else if(GET_PD_RX0_PARTNER_EXT_PWR() == _TRUE)
            {   // Send "ACCEPT"
                SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_PRS);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
            }
            else
#endif
            {
                // Send "REJECT"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }

            break;

        case _PD_CMD_DR_SWAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            if(GET_PD_RX0_DP_ALT_MODE_ENTER() == _FALSE)
            {
                if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
                {
#if(_DFP_SWAP_TO_UFP == _TRUE)
                    // Accept Swap from DFP -> UFP

#if(_USB3_RETIMER_SUPPORT == _ON)
                    // Disable Retimer for LeCroy CTS4.10.1
                    ScalerUSB3RetimerDisable_EXINT0();
#endif

                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_DRS);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
#else
                    // Reject Swap from UFP -> DFP
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
#endif
                }
                else
                {
#if(_UFP_SWAP_TO_DFP == _TRUE)
                    // Accept Swap from DFP -> UFP
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_DRS);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
#else
                    // Reject Swap from UFP -> DFP
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
#endif
                }
            }
            else
            {
                // Receive DR_SWAP When in Alt Mode : Hard Reset
                ScalerTypeCRx0PdSendHardRst_EXINT0();
            }

            break;

        case _PD_CMD_VCONN_SWAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);

            // Evaluate Vconn Swap : Vconn Source Must "Accept", Not Vconn Source Can "Accept/Reject/Wait"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_VCS);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);

            break;

        case _PD_CMD_BIST:

            // BIST Mode Operate Only in vSafe5v
            if(GET_PD_RX0_PARTNER_REQ_VOL() == 500)
            {
                SET_PD_RX0_BIST_MODE((g_pucDataObj_EXINT[0] & (_BIT7 | _BIT6 | _BIT5 | _BIT4)) >> 4);

                if(GET_PD_RX0_BIST_MODE() == (_BIT2 | _BIT0))
                {
                    // If Carrier Mode : Output 0101... for 30-60ms
                    // Turn On BIST UUT Carrier Mode
                    ScalerSetBit_EXINT(P65_F0_PD_BIST_CFG, ~(_BIT5 | _BIT4 | _BIT3), (_BIT5 | _BIT4));
                    ScalerSetBit_EXINT(P65_F1_PD_BIST_PATTERN, ~(_BIT2 | _BIT1 | _BIT0), _BIT2);

                    // Disable Rcv Msg INT
                    ScalerTypeCRx0PdRxIntControl_EXINT0(_DISABLE);

                    SET_PD_RX0_SUB_STATE(_PD_SUB_BIST_MODE);
                }
                else if(GET_PD_RX0_BIST_MODE() == _BIT3)
                {
                    // If Test Data Mode : Do Nothing, Turn Off Rcv. Msg INT and Wait For HardReset
                    // Turn On BIST UUT Test Data Mode
                    ScalerSetBit_EXINT(P65_F0_PD_BIST_CFG, ~(_BIT5 | _BIT4 | _BIT3), (_BIT5 | _BIT4 | _BIT3));

                    SET_PD_RX0_SUB_STATE(_PD_SUB_BIST_MODE);

                    // Begin BIST Mode
                    ScalerSetBit_EXINT(P65_F0_PD_BIST_CFG, ~_BIT2, _BIT2);

#if(_TYPE_C_EMB_CTS_FLOW == _ON)
                    // WS111 GRL 2.1.2.1 PHY_BUSIDLE : Switch Rx/Tx Interframe to Resp. GoodCRC in Bus Low
                    if(ScalerGetByte_EXINT(P65_2E_RX_PHY_ERR_INT) == 0x42)
                    {
                        ADD_PD_RX0_RCV_BIST_MSG_CNT();
                        if(GET_PD_RX0_RCV_BIST_MSG_CNT() == 1)
                        {
                            ScalerSetByte_EXINT(P65_08_PD_PHY_INTERFRAME_CFG0, 0x06);
                            ScalerSetByte_EXINT(P65_09_PD_PHY_INTERFRAME_CFG1, 0x3F);

                            ScalerSetByte_EXINT(P65_2E_RX_PHY_ERR_INT, 0x42);
                        }
                    }
                    else
                    {
                        // [0x6508] Tx Interframe Setting : [6]Interframe Gap Rst When High to Low [5:0] Interframe Gap = 63us
                        ScalerSetByte_EXINT(P65_08_PD_PHY_INTERFRAME_CFG0, 0x3F);

                        // CTS TD.PD.PHY.E5 Collision Avoidance Test (Must less than 8)
                        // [0x6509] Rx Interframe Setting : [6]Interframe Gap Rst When High to Low [5:0] Interframe Gap = 6us
                        ScalerSetByte_EXINT(P65_09_PD_PHY_INTERFRAME_CFG1, 0x06);
                    }
#endif
                }
            }

            break;

        case _PD_CMD_VDM:

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
            if(GET_PD_RX0_DP_ALT_MODE_FUNCTION() == _TRUE)
            {
                if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
                {
                    // DFP Rcv Any VDM Resp. or Attention Request When Alt Mode Ready
                    ScalerTypeCRx0PdIntDfpRcvVdmMsgProc_EXINT0();
                }
                else
                {
                    // Receive VDM Request, UFP Responds According to Rcv. VDM Msg.
                    ScalerTypeCRx0PdIntUfpRcvVdmMsgProc_EXINT0();
                }
            }
            else if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }

#else
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
#endif  // End of #if(MODAL_OPERATION_SUPPORT == _TRUE)

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        // PD 3.0 Control Message
        case _PD_CMD_GET_SRC_CAP_EXT:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Source Capability Extended"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SRC_CAP_EXT);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_SRC_CAP_EXT, _PD_VDM_CMD_RESERVED);

            break;

        case _PD_CMD_GET_STATUS:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Status"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_STATUS);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_STATUS, _PD_VDM_CMD_RESERVED);

            break;

#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
        case _PD_CMD_GET_PPS_STATUS:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Status"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_PPS_STATUS);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_PPS_STATUS, _PD_VDM_CMD_RESERVED);

            break;
#endif


        // PD 3.0 Data Message
        case _PD_CMD_ALERT:

            // Check Battery Status
            if((g_pucDataObj_EXINT[0] & (_BIT0)) == _BIT0)
            {
                // Send "Get Battery Status Message" if Needed
            }

            // Check Status
            if((g_pucDataObj_EXINT[0] & (_BIT6 | _BIT5 | _BIT4 | _BIT3)) != 0x00)
            {
                // Send "Get Status Message"
                // [MQP] : PROT-SNK3-STATUS(Rev3.0), Shall Initiate GET_STATUS Msg. When SnkTXOK
                SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_GET_STATUS);
            }

            break;

        // PD 3.0 Extended Message
        case _PD_CMD_GET_MFC_INFO:

#if(_MANUFACTURER_INFO_SUPPORT == _FALSE)
            // Send "Not Support"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
#else
            // Byte 0-1 are Ext. Msg Header
            // Manufacturer Info Target "g_pucDataObj_EXINT[2]" : 0 = Port / 1 = Battery
            if(g_pucDataObj_EXINT[2] == 0x00)
            {
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                // Send "Manufacturer Info"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_MFC_INFO);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_MFC_INFO, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
#endif  // End of #if(_MANUFACTURER_INFO_SUPPORT == _FALSE)

            break;

        case _PD_CMD_CHUNK_TEST:

            // Check If This Ext Msg is Chunked : Ext Message Header [15]
            if((GET_PD_RX0_CHUNKED_MESSAGE() == _TRUE) && (GET_PD_RX0_CHUNK_REQUEST() == _FALSE))
            {
                // If Received Chunk Response Data < Total Message Data Size, Sent Chunk Request
                if(((GET_PD_RX0_CHUNK_NUMBER() + 1) * 26) < GET_PD_RX0_EXT_MSG_DATA_SIZE())
                {
                    // Set Chunk Message As an Chunk Request
                    SET_PD_RX0_CHUNK_REQUEST(_TRUE);

                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                    // Send "Chunk Test" REQUEST
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_CHK_TEST_REQ);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_CHUNK_TEST, _PD_VDM_CMD_RESERVED);
                }
            }
            else
            {
                // Send "Not Support" if Extended Msg is Not Sent in Chunkings or Not Chunk Resp
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }

            break;

        // PD 3.0 Control Message
        case _PD_CMD_FR_SWAP:

            // CTS : For UUT AS SRC, But Not Support FR_Swap
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Reject"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }

            break;

        case _PD_CMD_NOT_SUPPORT:
        // PD 3.0 Data Message
        // PD 3.0 Extended Message
        case _PD_CMD_STATUS:
        case _PD_CMD_MFC_INFO:

            break;
#endif

        // Receive Unexpected Message in READY State
        case _PD_CMD_RSV:
        case _PD_CMD_GOTOMIN:
        case _PD_CMD_ACCEPT:
        case _PD_CMD_REJECT:
        case _PD_CMD_PS_RDY:
        case _PD_CMD_WAIT:
        case _PD_CMD_SRC_CAP:
        case _PD_CMD_SNK_CAP:

            ScalerTypeCRx0PdPrlErrHandle_EXINT0();

            break;

        // Receive Redundent Messages in READY State (Ignore)
        case _PD_CMD_GOODCRC:
        case _PD_CMD_PING:

            break;

        // Receive Un-Supported or Un-Recognized Msg. in READY State
        case _PD_CMD_UNDEFINED:
        default:
#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        // PD 3.0 Control Message
        case _PD_CMD_GET_COUNTRY_CODES:

        // PD 3.0 Data Message
        case _PD_CMD_BAT_STATUS:
        case _PD_CMD_GET_COUNTRY_INFO:

        // PD 3.0 Extended Message
        case _PD_CMD_GET_BAT_CAP:
        case _PD_CMD_GET_BAT_STATUS:
        case _PD_CMD_BAT_CAP:
        case _PD_CMD_SEC_REQ:
        case _PD_CMD_SEC_RESP:
        case _PD_CMD_FW_UPDATE_REQ:
        case _PD_CMD_FW_UPDATE_RESP:
        case _PD_CMD_PPS_STATUS:
        case _PD_CMD_COUNTRY_INFO:
        case _PD_CMD_COUNTRY_CODES:
#endif
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {   // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Reject"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }

            break;
    }
}

//--------------------------------------------------
// Description  : Process Rcv. Msg. in Interrupt in SNK_READY During _AMS_NONE/_INTERRUPTIBLE
// Input Value  : ucRxProcFifo : _PD_RX_FIFO_0 / _PD_RX_FIFO_1 / _PD_RX_FIFO_2
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntSnkRcvMsgNoAmsProc_EXINT0(void) using 1
{   // Receive Any Message When Not in AMS or in Interruptible AMS @ _PE_SNK_READY
    switch(GET_PD_RX0_RCV_MSG())
    {
        case _PD_CMD_SRC_CAP:

            // 1. Store Src_Cap Info from Data Objects
            SET_PD_RX0_PARTNER_DRP(g_pucDataObj_EXINT[0] >> 5);
            SET_PD_RX0_PARTNER_SUSPEND(g_pucDataObj_EXINT[0] >> 4);
            SET_PD_RX0_PARTNER_EXT_PWR(g_pucDataObj_EXINT[0] >> 3);
            SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 2);
            SET_PD_RX0_PARTNER_DRD(g_pucDataObj_EXINT[0] >> 1);
            SET_PD_RX0_PARTNER_UNCHK(g_pucDataObj_EXINT[0] >> 0);

            // Get Number Of Capabilities (Number Of Data Objects)
            SET_PD_RX0_PARTNER_SRC_CAP_CNT(GET_PD_RX0_RCV_NOD_CNT());

            // Evaluate and Set Request Data Objects
            for(pData_EXINT[0] = 0; pData_EXINT[0] < GET_PD_RX0_PARTNER_SRC_CAP_CNT(); pData_EXINT[0]++)
            {
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                if(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1) == _PD_3_PROGRAMMABLE_PDO)
                {
                    // Set PDO Unit 100mV to 10mV
                    SET_PD_RX0_PARTNER_SRC_CAP_VOL(pData_EXINT[0], (((((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4] & 0x01)) << 7) | (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & 0xFE)) >> 1)) * 10));
                    SET_PD_RX0_PARTNER_SRC_CAP_CUR(pData_EXINT[0], ((WORD)g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 3] & 0x7F));
                }
                else
#endif
                {
                    // Set PDO Unit 50mV to 10mV
                    SET_PD_RX0_PARTNER_SRC_CAP_VOL(pData_EXINT[0], (((((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & 0x0F)) << 6) | (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0xFC)) >> 2)) * 5));
                    SET_PD_RX0_PARTNER_SRC_CAP_CUR(pData_EXINT[0], (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0x03)) << 8) | ((WORD)g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 3]));
                    SET_PD_RX0_PARTNER_SRC_PEAK_CUR(pData_EXINT[0], ((g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & (_BIT5 | _BIT4)) >> 4));
                }
            }

            // 2. Fill in Request Data Object
            SET_PD_RX0_REQ_OBJ_POS(1);          // Always Request vSafe5V
            SET_PD_RX0_REQ_OP_CUR(0);           // Always Request 0 mA
            SET_PD_RX0_REQ_MAX_CUR(0);          // Always Request 0 mA
            SET_PD_RX0_REQ_CAP_MIS(_FALSE);
            SET_PD_RX0_REQ_GIVE_BACK(_GIVE_BACK);

            SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
            // CTS : TD PD.SNK.E09 GetSinkCap in Place of Accept, Protocol Error Shall Send Soft Reset.
            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send Request (Success : Wait Resp / Fail : Hard Reset)
            SET_PD_RX0_FW_STATE(_PD_SNK_INT_SEND_REQUEST);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REQUEST, _PD_VDM_CMD_RESERVED);

            break;

        case _PD_CMD_GET_SRC_CAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // if Able to Become Src, Reply "Src_Cap", Otherwise "Reject"
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && ((_SRC_ACCEPT_SWAP_TO_SNK == _TRUE) || (_SNK_ACCEPT_SWAP_TO_SRC == _TRUE) || (_SRC_REQUEST_SWAP_TO_SNK == _TRUE) || (_SNK_REQUEST_SWAP_TO_SRC == _TRUE)))
            // Send "Source Capabilities"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SRC_CAP);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_SRC_CAP, _PD_VDM_CMD_RESERVED);
#else
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Reject"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }
#endif

            break;

        case _PD_CMD_GET_SNK_CAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Sink Capabilities"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SNK_CAP);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_SNK_CAP, _PD_VDM_CMD_RESERVED);

            break;

        case _PD_CMD_PR_SWAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && (_SNK_ACCEPT_SWAP_TO_SRC == _TRUE))
            // DRP Support & Daul Role Power Support & Local Power Exist, Accept swap to SRC
            if(GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE)
            {
                // Send "ACCEPT"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_PRS);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
            }
            else
#endif
            {
                // Send "REJECT" if We Are Not DRP (Not Support PR_SWAP)
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }

            break;

        case _PD_CMD_DR_SWAP:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            if(GET_PD_RX0_DP_ALT_MODE_ENTER() == _FALSE)
            {
                if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
                {
#if(_DFP_SWAP_TO_UFP == _TRUE)
                    // Accept Swap from DFP -> UFP
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_DRS);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
#else
                    // Reject Swap from UFP -> DFP
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
#endif
                }
                else
                {
#if(_UFP_SWAP_TO_DFP == _TRUE)
                    // Accept Swap from DFP -> UFP
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_DRS);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
#else
                    // Reject Swap from UFP -> DFP
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
#endif
                }
            }
            else
            {
                // Receive DR_SWAP When Alt Mode Start : Hard Reset
                ScalerTypeCRx0PdSendHardRst_EXINT0();
            }

            break;

        case _PD_CMD_VCONN_SWAP:

#if(_TYPE_C_EMB_PORT_ROLE != _TYPE_C_PORT_SNK_ONLY)
            SET_PD_RX0_AMS_STATUS(_PD_AMS_POWER_TRANSITION);

            // Evaluate Vconn Swap : Vconn Source Must "Accept", Not Vconn Source Can "Accept/Reject/Wait"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_ACCEPT_VCS);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
#else
            // Send "REJECT" if We Are Not DRP or SRC-Only
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
#endif

            break;

        case _PD_CMD_BIST:

            // BIST Mode Operate Only in vSafe5v
            if(GET_PD_RX0_REQ_OBJ_POS() == 1)
            {
                SET_PD_RX0_BIST_MODE((g_pucDataObj_EXINT[0] & (_BIT7 | _BIT6 | _BIT5 | _BIT4)) >> 4);
                if(GET_PD_RX0_BIST_MODE() == (_BIT2 | _BIT0))
                {
                    // If Carrier Mode : Output 0101... for 30-60ms
                    // Turn On BIST UUT Carrier Mode
                    ScalerSetBit_EXINT(P65_F0_PD_BIST_CFG, ~(_BIT5 | _BIT4 | _BIT3), (_BIT5 | _BIT4));
                    ScalerSetBit_EXINT(P65_F1_PD_BIST_PATTERN, ~(_BIT2 | _BIT1 | _BIT0), _BIT2);

                    // Disable Rcv Msg INT
                    ScalerTypeCRx0PdRxIntControl_EXINT0(_DISABLE);

                    SET_PD_RX0_SUB_STATE(_PD_SUB_BIST_MODE);
                }
                else if(GET_PD_RX0_BIST_MODE() == _BIT3)
                {
                    // If Test Data Mode : Do Nothing, Turn Off Rcv. Msg INT and Wait For HardReset
                    // Turn On BIST UUT Test Data Mode
                    ScalerSetBit_EXINT(P65_F0_PD_BIST_CFG, ~(_BIT5 | _BIT4 | _BIT3), (_BIT5 | _BIT4 | _BIT3));

                    // Disable Rcv Msg INT
                    ScalerTypeCRx0PdRxIntControl_EXINT0(_DISABLE);

                    SET_PD_RX0_SUB_STATE(_PD_SUB_BIST_MODE);

                    // Begin BIST Mode
                    ScalerSetBit_EXINT(P65_F0_PD_BIST_CFG, ~_BIT2, _BIT2);
                }
            }

            break;

        // Receive VDM Message (Alt Mode. Flow)
        case _PD_CMD_VDM:

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
            if(GET_PD_RX0_DP_ALT_MODE_FUNCTION() == _TRUE)
            {
                if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
                {   // DFP Rcv Any VDM Resp. or Attention Request When Alt Mode Ready
                    ScalerTypeCRx0PdIntDfpRcvVdmMsgProc_EXINT0();
                }
                else
                {   // Receive VDM Request, UFP Responds According to Rcv. VDM Msg.
                    ScalerTypeCRx0PdIntUfpRcvVdmMsgProc_EXINT0();
                }
            }
            else if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
#else
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
#endif  // End of #if(MODAL_OPERATION_SUPPORT == _TRUE)

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))

        // PD 3.0 Control Message
        case _PD_CMD_GET_SRC_CAP_EXT:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Source Capability Extended"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SRC_CAP_EXT);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_SRC_CAP_EXT, _PD_VDM_CMD_RESERVED);

            break;

        case _PD_CMD_GET_STATUS:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Status"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_STATUS);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_STATUS, _PD_VDM_CMD_RESERVED);

            break;

        // PD 3.0 Data Message
        case _PD_CMD_ALERT:

            // Check Battery Status
            if((g_pucDataObj_EXINT[0] & (_BIT0)) == _BIT0)
            {
                // Send "Get Battery Status Message" if Needed
            }

            // Check Status
            if((g_pucDataObj_EXINT[0] & (_BIT5 | _BIT4 | _BIT3 | _BIT2)) != 0x00)
            {
                // Send "Get Status Message"
                // [MQP] : PROT-SNK3-STATUS(Rev3.0), Shall Initiate GET_STATUS Msg. When SnkTXOK
                SET_PD_RX0_SUB_STATE(_PD_SUB_SEND_GET_STATUS);
            }

            break;

        // PD 3.0 Extended Message
        case _PD_CMD_GET_MFC_INFO:

#if(_MANUFACTURER_INFO_SUPPORT == _FALSE)
            // Send "Not Support"
            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
#else
            // Byte 0-1 are Ext. Msg Header
            // Manufacturer Info Target "g_pucDataObj_EXINT[2]" : 0 = Port / 1 = Battery
            if(g_pucDataObj_EXINT[2] == 0x00)
            {
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                // Send "Manufacturer Info"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_MFC_INFO);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_MFC_INFO, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
#endif  // End of #if(_MANUFACTURER_INFO_SUPPORT == _FALSE)

            break;

        case _PD_CMD_CHUNK_TEST:

            // Check If This Ext Msg is Chunked : Ext Message Header [15]
            if((GET_PD_RX0_CHUNKED_MESSAGE() == _TRUE) && (GET_PD_RX0_CHUNK_REQUEST() == _FALSE))
            {
                // If Received Chunk Response Data < Total Message Data Size, Sent Chunk Request
                if(((GET_PD_RX0_CHUNK_NUMBER() + 1) * 26) < GET_PD_RX0_EXT_MSG_DATA_SIZE())
                {
                    // Set Chunk Message As an Chunk Request
                    SET_PD_RX0_CHUNK_REQUEST(_TRUE);

                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                    // Send "Chunk Test" REQUEST
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_CHK_TEST_REQ);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_CHUNK_TEST, _PD_VDM_CMD_RESERVED);
                }
            }
            else
            {
                // Send "Not Support" if Extended Msg is Not Sent in Chunkings or Not Chunk Resp
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }

            break;

        // PD 3.0 Control Message
        case _PD_CMD_FR_SWAP:

            // CTS : For UUT AS SNK, But Not Support FR_Swap
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Reject"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }

            break;

        case _PD_CMD_NOT_SUPPORT:
        // PD 3.0 Data Message
        // PD 3.0 Extended Message
        case _PD_CMD_STATUS:
        case _PD_CMD_MFC_INFO:
            break;

#endif

        // Receive Unexpected Message in READY State (Soft Reset)
        case _PD_CMD_ACCEPT:
        case _PD_CMD_REJECT:
        case _PD_CMD_PS_RDY:
        case _PD_CMD_WAIT:
        case _PD_CMD_REQUEST:
        case _PD_CMD_SNK_CAP:

            ScalerTypeCRx0PdPrlErrHandle_EXINT0();

            break;

        // Receive Redundent Message in READY State (Ignore)
        case _PD_CMD_GOODCRC:
        case _PD_CMD_PING:

            break;

        // Receive Un-Supported or Un-Recognized Messages
        case _PD_CMD_RSV:
        case _PD_CMD_GOTOMIN:
        case _PD_CMD_UNDEFINED:
        default:
#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        // PD 3.0 Control Message
        case _PD_CMD_GET_PPS_STATUS:
        case _PD_CMD_GET_COUNTRY_CODES:

        // PD 3.0 Data Message
        case _PD_CMD_BAT_STATUS:
        case _PD_CMD_GET_COUNTRY_INFO:

        // PD 3.0 Extended Message
        case _PD_CMD_GET_BAT_CAP:
        case _PD_CMD_BAT_CAP:
        case _PD_CMD_GET_BAT_STATUS:
        case _PD_CMD_SEC_REQ:
        case _PD_CMD_SEC_RESP:
        case _PD_CMD_FW_UPDATE_REQ:
        case _PD_CMD_FW_UPDATE_RESP:
        case _PD_CMD_PPS_STATUS:
        case _PD_CMD_COUNTRY_INFO:
        case _PD_CMD_COUNTRY_CODES:
#endif
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {   // Send "Not Support"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
            }
            else
            {
                // Send "Reject"
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_REJECT);
                ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_REJECT, _PD_VDM_CMD_RESERVED);
            }

            break;
    }
}

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
//--------------------------------------------------
// Description  : DFP Rcv. SOP VDM Message Proc
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntDfpRcvVdmMsgProc_EXINT0(void) using 1
{   // Rcv. Any VDM Resp (Attention Message Not Included)
    if(GET_PD_RX0_SUB_STATE() == _PD_SUB_INT_WAIT_VDM_RESP)
    {
        // Cancel TimerEvent (Sender Response Timer = 24-30ms)
        ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);

        switch(GET_PD_RX0_DP_ALT_STATE())
        {
            case _PD_ALT_MODE_INT_WAIT_DISCOVER_ID_RESP:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DISCOVER_ID_ACK) && (GET_PD_RX0_VDM_SVID() == _PD_SID))
                {
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DISCOVER_SVID);
                }
                else
                {
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                }

                break;

            case _PD_ALT_MODE_INT_WAIT_DISCOVER_SVID_RESP:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DISCOVER_SVID_ACK) && (GET_PD_RX0_VDM_SVID() == _PD_SID))
                {
                    if(ScalerTypeCRx0PdSearchSvid_EXINT0() == _TRUE)
                    {   // If Find DP_SID = 0xFF01, Send Discover Mode
                        SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DISCOVER_MODE);
                    }
                    else
                    {
                        // If Search Fnish = FALSE, Send Discover SVID Again to Get More SVID
                        if(GET_PD_RX0_DP_SVID_SEARCH_FINISH() == _FALSE)
                        {
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DISCOVER_SVID);
                        }
                        else
                        {   // No More SVID and Cannot Find DP_SID, Stop Alt. Mode Flow
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                        }
                    }
                }
                else
                {
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                }

                break;

            case _PD_ALT_MODE_INT_WAIT_DISCOVER_MODE_RESP:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DISCOVER_MODE_ACK) && (GET_PD_RX0_VDM_SVID() == _DP_SID))
                {
                    // Search All Modes to Get DP Port Capability (DP_Tx) and Pin Assignment ( C / D / E )
                    ScalerTypeCRx0PdSearchMode_EXINT0();

                    if(GET_PD_RX0_DP_OBJ_POS() == 0)
                    {   // Cannot Find Any Acceptable Configuration, Stop Alt. Mode Flow
                        SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                    }
                    else
                    {   // Use the Object Position Selected in Function to Initiate Enter Mode
                        SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_ENTER_MODE);
                    }
                }
                else
                {
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                }

                break;

            case _PD_ALT_MODE_INT_WAIT_ENTER_MODE_RESP:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_ENTER_MODE_ACK) && (GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == GET_PD_RX0_DP_OBJ_POS()))
                {
                    // Set DP Enter Mode Flag
                    SET_PD_RX0_DP_ALT_MODE_ENTER();

                    // Push _PD_HPD_LOW into HPD_Queue
                    ScalerTypeCRx0PdPushHpd_EXINT0(_PD_HPD_LOW);

                    // Transit to "DP_STATUS" to Send DP_Status REQ
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_STATUS);
                }
                else
                {
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                }

                break;

            case _PD_ALT_MODE_INT_WAIT_EXIT_MODE_RESP:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_EXIT_MODE_ACK) || (GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_EXIT_MODE_NAK))
                {
                    CLR_PD_RX0_DP_ALT_MODE_EXIT_REQ();

                    // Clear Alt. Mode Status
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_NONE);
                    CLR_PD_RX0_DP_ALT_MODE_ENTER();
                    SET_PD_RX0_DP_ALT_MODE_CONFIG(_PD_USB_CONFIG);
                    SET_PD_RX0_HPD_STATUS(_LOW);
                }

                break;

            case _PD_ALT_MODE_INT_WAIT_DP_STATUS_RESP:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DP_STATUS_ACK) && (GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == GET_PD_RX0_DP_OBJ_POS()))
                {
                    // Pop Out One HPD From Queue
                    ScalerTypeCRx0PdPopHpd_EXINT0();

                    if(ScalerTypeCRx0PdCheckDpStatus_EXINT0() == _PD_CONFIG_REQUIRED)
                    {
                        if(GET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG() == _PD_DP_CONFIG)
                        {
                            // Check Avaliable Pin Assignment
                            if(ScalerTypeCRx0PdDfpJudgePinAssignment_EXINT0() == _TRUE)
                            {
                                SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_CONFIG);
                            }
                            else
                            {
                                SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                            }
                        }
                        else
                        {
                            SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_NONE);
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_CONFIG);
                        }
                    }
                    else
                    {
                        if(GET_PD_RX0_DP_ALT_MODE_EXIT_REQ() == _TRUE)
                        {
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_EXIT_MODE);
                        }
                        else
                        {
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_ATTENTION);
                        }
                    }
                }
                else
                {
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_ATTENTION);
                }

                break;

            case _PD_ALT_MODE_INT_WAIT_DP_CONFIG_RESP:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DP_CONFIG_ACK) && (GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == GET_PD_RX0_DP_OBJ_POS()))
                {
                    // Swith DP Lane Mapping
                    ScalerDpRx0SetDpAltModeLaneMapping_EXINT0(GET_PD_RX0_PIN_ASSIGNMENT(), GET_CC_RX0_ORIENTATION());
                    SET_PD_RX0_DP_ALT_MODE_CONFIG(GET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG());

                    if(GET_PD_RX0_DP_ALT_MODE_CONFIG() == _PD_DP_CONFIG)
                    {
                        SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_READY);
                    }
                    else
                    {
                        if(GET_PD_RX0_DP_ALT_MODE_EXIT_REQ() == _TRUE)
                        {
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_EXIT_MODE);
                        }
                        else
                        {
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_WAIT_ATTENTION);
                        }
                    }
                }
                else
                {
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                }

                break;

            case _PD_ALT_MODE_READY:

                if((GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DP_STATUS_ACK) && (GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == GET_PD_RX0_DP_OBJ_POS()))
                {   // Pop Out One HPD From Queue
                    ScalerTypeCRx0PdPopHpd_EXINT0();

                    if(ScalerTypeCRx0PdCheckDpStatus_EXINT0() == _PD_CONFIG_REQUIRED)
                    {
                        if(GET_PD_RX0_HPD_STATUS() == _LOW)
                        {
                            SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_NONE);
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_CONFIG);
                        }
                        else
                        {
                            // Push _PD_HPD_LOW into HPD_Queue
                            ScalerTypeCRx0PdPushHpd_EXINT0(_PD_HPD_LOW);

                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_STATUS);
                        }
                    }
                }

                break;

            case _PD_ALT_MODE_NONE:
            case _PD_ALT_MODE_ERROR:
            default:
                // Not Expected to Receive Any Message (Except For ALT_MODE_READY Which May Rcv DP_Status ACK)
                break;
        }

        SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

        // Back to "SNK_READY / SRC_READY"
        if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
        {
            // Clear Init Alt Mode Flag for SrcReady to Set Rp to SinkTxOK
            CLR_PD_RX0_SRC_INIT_ALT_MODE();

            SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
        }
        else
        {
            SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
        }
    }
    else
    {
        switch(GET_PD_RX0_RCV_VDM_CMD())
        {
            case _PD_VDM_CMD_DISCOVER_ID_REQ:

                if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
                {
                    if(GET_PD_RX0_VDM_SVID() == _PD_SID)
                    {
                        // Send "Discover ID ACK"
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_ID_ACK);
                    }
                    else
                    {
                        // Send "Discover ID NAK" or "Ignore"
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_ID_NAK);
                    }
                }

                break;

            case _PD_VDM_CMD_DISCOVER_SVID_REQ:

                if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
                {
                    if(GET_PD_RX0_VDM_SVID() == _PD_SID)
                    {
                        // Send "Discover SVID ACK"
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_SVID_ACK);
                    }
                    else
                    {
                        // Send "Discover SVID NAK"  or "Ignore"
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_SVID_NAK);
                    }
                }

                break;

            case _PD_VDM_CMD_DISCOVER_MODE_REQ:

                if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
                {
                    if(GET_PD_RX0_VDM_SVID() == _DP_SID)
                    {
                        // Send "Discover Mode ACK" to Display Port
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_MODE_ACK);
                    }
                    else
                    {
                        // Send "Discover Mode NAK" to Uncongnized SID
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_MODE_NAK);
                    }
                }

                break;

            case _PD_VDM_CMD_ATTENTION_REQ:

                // Check if SVID is correct, and Valid State to Receive Attention (DO Not Check Object Position)
                // if((GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == GET_PD_RX0_DP_OBJ_POS()) && ((GET_PD_RX0_DP_ALT_STATE() == _PD_ALT_MODE_INT_WAIT_ATTENTION) || (GET_PD_RX0_DP_ALT_STATE() == _PD_ALT_MODE_READY)))
                if((GET_PD_RX0_VDM_SVID() == _DP_SID) && ((GET_PD_RX0_DP_ALT_STATE() == _PD_ALT_MODE_INT_WAIT_ATTENTION) || (GET_PD_RX0_DP_ALT_STATE() == _PD_ALT_MODE_READY)))
                {
                    if(ScalerTypeCRx0PdCheckDpStatus_EXINT0() == _PD_CONFIG_REQUIRED)
                    {
                        if(GET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG() == _PD_DP_CONFIG)
                        {
                            // Check Avaliable Pin Assignment
                            if(ScalerTypeCRx0PdDfpJudgePinAssignment_EXINT0() == _TRUE)
                            {
                                SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_CONFIG);
                            }
                            else
                            {
                                SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_ERROR);
                            }
                        }
                        else
                        {
                            if(GET_PD_RX0_HPD_STATUS() == _LOW)
                            {
                                SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_NONE);
                                SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_CONFIG);
                            }
                            else
                            {
                                // Push _PD_HPD_LOW into HPD_Queue
                                ScalerTypeCRx0PdPushHpd_EXINT0(_PD_HPD_LOW);

                                SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DP_STATUS);
                            }
                        }
                    }
                    else
                    {
                        if(GET_PD_RX0_DP_ALT_MODE_EXIT_REQ() == _TRUE)
                        {
                            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_EXIT_MODE);
                        }
                    }
                }

                break;

            default:

                break;
        }
    }
}

//--------------------------------------------------
// Description  : UFP Rcv. SOP VDM Message Proc
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntUfpRcvVdmMsgProc_EXINT0(void) using 1
{   // UFP Only Response to VDM Request, Ignore All Illegal ACK/NAK/BUSY
    if((GET_PD_RX0_RCV_VDM_CMD_TYPE() == _PD_VDM_CMD_TYPE_REQ) && (ScalerGetBit_EXINT(P65_05_PD_PHY_IDLE_INT, _BIT2) == _BIT2) && (ScalerGetByte_EXINT(P65_21_RX_STATE_MACHINE_L) == _BIT0) && (GET_PD_RX0_BUS_IDLE() == _TRUE))
    {
        switch(GET_PD_RX0_RCV_VDM_CMD())
        {
            case _PD_VDM_CMD_DISCOVER_ID_REQ:

                // FW Solution : Samsung S8 Plug-in then Start, Fail to Light Up
#if((_TYPE_C_EMB_POWER_SOURCE != _TYPE_C_VBUS_POWER_ONLY) && (_MODAL_OPERATION_SUPPORT == _TRUE))
                // If Rcv Discover ID, Cancel S8 HRST, Since Alt Mode Flow Start
                ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_S8_HRST);
                if((GET_PD_RX0_TIMER_EVENT_ID() == _SCALER_TIMER_EVENT_PD_RX0_S8_HRST) && (GET_PD_RX0_TIMER_EVENT_VALID() == _TRUE))
                {
                    CLR_PD_RX0_TIMER_EVENT_VALID();
                }

                // Clear Interop to Enable S8 FW Solution, When Alt Mode Flow Has Been Start
                CLR_PD_RX0_INTEROP_S8();
#endif

                if(GET_PD_RX0_VDM_SVID() == _PD_SID)
                {   // Send "Discover ID ACK"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_ID_ACK);
                }
                else
                {   // Send "Discover ID NAK" or "Ignore"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_ID_NAK);
                }

                break;

            case _PD_VDM_CMD_DISCOVER_SVID_REQ:

                if(GET_PD_RX0_VDM_SVID() == _PD_SID)
                {   // Send "Discover SVID ACK"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_SVID_ACK);
                }
                else
                {   // Send "Discover SVID NAK"  or "Ignore"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_SVID_NAK);
                }

                break;

            case _PD_VDM_CMD_DISCOVER_MODE_REQ:

                if(GET_PD_RX0_VDM_SVID() == _DP_SID)
                {
                    // Send "Discover Mode ACK" to Display Port
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_MODE_ACK);
                }
                else
                {   // Send "Discover Mode NAK" to Uncongnized SID
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DISCOVER_MODE_NAK);
                }

                break;

            case _PD_VDM_CMD_ENTER_MODE_REQ:

                // if SVID = _DP_SID & Obj Pos = DP_Alt_Mode
                if((GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == 1))
                {
                    // If Source Choose to Enter DP Alt Mode. Set Object Position to 1
                    SET_PD_RX0_DP_OBJ_POS(1);

                    // Send "Enter Mode ACK"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_ENTER_MODE_ACK);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_SEND_ENTER_MODE_ACK);
                }
                else
                {   // Send "Enter Mode NAK"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_ENTER_MODE_NAK);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_SEND_ENTER_MODE_NAK);
                }

                // Set PD Sub State to Send VDM Message in INT
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_VDM_RESP);

                break;

            case _PD_VDM_CMD_EXIT_MODE_REQ:

                // If SVID = _DP_SID & Obj Pos = DP_Alt_Mode or Exit All Modes & Already in Alt_Mode
                if((GET_PD_RX0_VDM_SVID() == _DP_SID) && ((GET_PD_RX0_VDM_OBJ_POS() == 1) || (GET_PD_RX0_VDM_OBJ_POS() == 7)) && (GET_PD_RX0_DP_ALT_MODE_ENTER() == _TRUE))
                {   // Send "Exit Mode ACK"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_EXIT_MODE_ACK);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_SEND_EXIT_MODE_ACK);
                }
                else
                {   // Send "Exit Mode NAK"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_EXIT_MODE_NAK);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_SEND_EXIT_MODE_NAK);
                }

                // Set PD Sub State to Send VDM Message in INT
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_VDM_RESP);

                break;

            case _PD_VDM_CMD_DP_STATUS_REQ:

#if(_TYPE_C_EMB_CTS_FLOW == _ON)
                // If SVID = _DP_SID & Obj Pos = DP_Alt_Mode
                if((GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == 1) && (GET_PD_RX0_DP_ALT_MODE_ENTER() == _TRUE))
#else
                // For Interop, Only Check SVID = DP
                if(GET_PD_RX0_VDM_SVID() == _DP_SID)
#endif
                {
                    // Send "DP_Status ACK"
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DP_STATUS_ACK);
                    SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_SEND_DP_STATUS_ACK);
                }

                // Set PD Sub State to Send VDM Message in INT
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_VDM_RESP);

                break;

            case _PD_VDM_CMD_DP_CONFIG_REQ:

#if(_TYPE_C_EMB_CTS_FLOW == _ON)
                // If SVID = _DP_SID & Obj Pos = DP_Alt_Mode
                if((GET_PD_RX0_VDM_SVID() == _DP_SID) && (GET_PD_RX0_VDM_OBJ_POS() == 1) && (GET_PD_RX0_DP_ALT_MODE_ENTER() == _TRUE))
#else
                // For Interop, Only Check SVID = DP
                if(GET_PD_RX0_VDM_SVID() == _DP_SID)
#endif
                {
                    // REQ as DP_RX & Pin Assignment C / D / E || Config USB & Pin Assignment NONE
                    if(ScalerTypeCRx0PdCheckDpConfig_EXINT0() == _TRUE)
                    {
                        // Swith DP Lane Mapping
                        ScalerDpRx0SetDpAltModeLaneMapping_EXINT0(GET_PD_RX0_PIN_ASSIGNMENT(), GET_CC_RX0_ORIENTATION());

                        // Send "DP_Configure ACK"
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DP_CONFIG_ACK);
                        SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_SEND_DP_CONFIG_ACK);
                    }
                    else
                    {   // Send "DP_Configure NAK"
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_VDM, _PD_VDM_CMD_DP_CONFIG_NAK);
                        SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_INT_SEND_DP_CONFIG_NAK);
                    }
                }

                // Set PD Sub State to Send VDM Message in INT
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_VDM_RESP);

                break;

            case _PD_VDM_CMD_ATTENTION_REQ:
            default:
                // Not Going to Happens, Receive Un-Recognized VDM Request, Reply NAK or Ignore?
                break;
        }
    }
    else
    {
        CLR_PD_RX0_FIFO_CLR();
    }
}
#endif  // End of #if(MODAL_OPERATION_SUPPORT == _TRUE)

//--------------------------------------------------
// Description  : Process Rcv. Msg. in Interrupt in SNK_READY During _AMS_NON_INTERRUPTIBLE/_AMS_POWER_TRANSITION
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntRcvMsgInAmsProc_EXINT0(BYTE ucRxProcFifo) using 1
{
    // Rcv. Msg. During Non-Interruptible AMS / Power Transition
    ucRxProcFifo = ucRxProcFifo;

    switch(GET_PD_RX0_SUB_STATE())
    {
        // Get_Src_Cap Msg. Has Been Sent (For SRC Only)
        // Sink Should Transit to Ready after Sending Get_Src_Cap (Fig. 8-57)
        case _PD_SUB_INT_WAIT_SRC_CAP:

            // Cancel TimerEvent(SenderRespTimer)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_SRC_CAP)
            {
                // 1. Store Src_Cap Info from Data Objects
                SET_PD_RX0_PARTNER_DRP(g_pucDataObj_EXINT[0] >> 5);
                SET_PD_RX0_PARTNER_SUSPEND(g_pucDataObj_EXINT[0] >> 4);
                SET_PD_RX0_PARTNER_EXT_PWR(g_pucDataObj_EXINT[0] >> 3);
                SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 2);
                SET_PD_RX0_PARTNER_DRD(g_pucDataObj_EXINT[0] >> 1);
                SET_PD_RX0_PARTNER_UNCHK(g_pucDataObj_EXINT[0] >> 0);

                // Get Number Of Capabilities
                SET_PD_RX0_PARTNER_SRC_CAP_CNT(GET_PD_RX0_RCV_NOD_CNT());

                // Evaluate and Set Request Data Objects
                for(pData_EXINT[0] = 0; pData_EXINT[0] < GET_PD_RX0_PARTNER_SRC_CAP_CNT(); pData_EXINT[0]++)
                {
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                    if(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1) == _PD_3_PROGRAMMABLE_PDO)
                    {
                        // Set PDO Unit 100mV to 10mV
                        SET_PD_RX0_PARTNER_SRC_CAP_VOL(pData_EXINT[0], (((((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4] & 0x01)) << 7) | (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & 0xFE)) >> 1)) * 10));
                        SET_PD_RX0_PARTNER_SRC_CAP_CUR(pData_EXINT[0], ((WORD)g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 3] & 0x7F));
                    }
                    else
#endif
                    {
                        // Set PDO Unit 50mV to 10mV
                        SET_PD_RX0_PARTNER_SRC_CAP_VOL(pData_EXINT[0], (((((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & 0x0F)) << 6) | (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0xFC)) >> 2)) * 5));
                        SET_PD_RX0_PARTNER_SRC_CAP_CUR(pData_EXINT[0], (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0x03)) << 8) | ((WORD)g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 3]));
                        SET_PD_RX0_PARTNER_SRC_PEAK_CUR(pData_EXINT[0], ((g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & (_BIT5 | _BIT4)) >> 4));
                    }
                }

                // 2. Update Flag and Transit State
                SET_PD_RX0_RCV_SRC_CAP();
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
                SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_REJECT)
            {
                SET_PD_RX0_PARTNER_DRP(_FALSE);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
                SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
            }
            else
            {
                // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        // Get_Snk_Cap Msg. Has Been Sent
        case _PD_SUB_INT_WAIT_SNK_CAP:

            // Cancel TimerEvent(SenderRespTimer)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_SNK_CAP)
            {
                // 1. Store Snk_Cap Info from Data Objects
                SET_PD_RX0_PARTNER_DRP(g_pucDataObj_EXINT[0] >> 5);
                SET_PD_RX0_PARTNER_HIGH_CAP(g_pucDataObj_EXINT[0] >> 4);
                SET_PD_RX0_PARTNER_EXT_PWR(g_pucDataObj_EXINT[0] >> 3);
                SET_PD_RX0_PARTNER_USB_CAP(g_pucDataObj_EXINT[0] >> 2);
#if(_TYPE_C_EMB_CTS_FLOW == _ON)
                SET_PD_RX0_PARTNER_DRD(g_pucDataObj_EXINT[0] >> 1);
#else
                SET_PD_RX0_PARTNER_DRD(_TRUE);
#endif

                if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
                {
                    // [24:23] Fast Role Swap Default Require Current
                    SET_PD_RX0_PARTNER_FRS_CUR(((g_pucDataObj_EXINT[0] & _BIT0) << 1) | ((g_pucDataObj_EXINT[1] & _BIT7) >> 7));
                }

                // Get Number Of Capabilities
                SET_PD_RX0_PARTNER_SNK_CAP_CNT(GET_PD_RX0_RCV_NOD_CNT());

                // Evaluate and Set Request Data Objects
                for(pData_EXINT[0] = 0; pData_EXINT[0] < GET_PD_RX0_PARTNER_SNK_CAP_CNT(); pData_EXINT[0]++)
                {
                    SET_PD_RX0_PARTNER_SNK_CAP_VOL(pData_EXINT[0], (((((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 1] & 0x0F)) << 6) | (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0xFC)) >> 2)) * 5));
                    SET_PD_RX0_PARTNER_SNK_CAP_CUR(pData_EXINT[0], (((WORD)(g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 2] & 0x03)) << 8) | ((WORD)g_pucDataObj_EXINT[pData_EXINT[0] * 4 + 3]));
                }

                // 2. Update Flag and Transit State
                SET_PD_RX0_RCV_SNK_CAP();
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                // Back to "SNK_READY / SRC_READY"
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_REJECT)
            {
                SET_PD_RX0_PARTNER_DRP(_FALSE);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                // Back to "SNK_READY / SRC_READY"
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {   // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SUB_INT_WAIT_PRS_RESP:

            // Cancel TimerEvent(SENDER_RESP_TIMER)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_ACCEPT)
            {
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    // 1.  Wait 25-35 ms Before Turning Off Vbus
                    ScalerTimerWDActivateTimerEvent_EXINT0(_SRC_ADJUST_POWER_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_PRS_SRC_OFF);
                }
                else if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SNK)
                {
                    // 1. Turn Off Sink Power
                    // 2. Disable TypeC Vbus Detach Detect Function
                    ScalerTypeCRx0CcVbusDetCtrl_EXINT0(_DISABLE);

                    // 3. Wait 750~920ms For SRC to Turn Off Power and Send PS_RDY
                    ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_PS_SRC_OFF_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_SRC_OFF);
                }

                // Receive Accept to PR_Swap, Set Flag For Retimer Usage
                SET_PD_RX0_PRS_PROCESSING();
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_REJECT)
            {
                SET_PD_RX0_PARTNER_DRP(_FALSE);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_WAIT)
            {
                // SET Wait Flag, and Set TimerEvent to Clear in 100ms
                SET_PD_RX0_PRS_WAIT_FLAG();
                ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_WAIT_TIMER, _SCALER_TIMER_EVENT_PD_RX0_CLR_PRS_WAIT);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {   // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SUB_INT_WAIT_SRC_OFF:

            // Cancel TimerEvent(PS_SRC_OFF_TIMER);
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
            if((GET_PD_RX0_TIMER_EVENT_ID() == _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST) && (GET_PD_RX0_TIMER_EVENT_VALID() == _TRUE))
            {
                CLR_PD_RX0_TIMER_EVENT_VALID();
            }

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_PS_RDY)
            {
                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_SRC_ON_PSRDY);

                // 1. if(PD 3.0), Switch HW Rp to Default Rp [0x6637][7:6]
                if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
                {
#if(_TYPE_C_SRC_DEF_CUR == _TYPE_C_SRC_DEF_USB)
                    ScalerSetBit_EXINT(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), (_SET_RP_DEF << 6));
#elif(_TYPE_C_SRC_DEF_CUR == _TYPE_C_SRC_DEF_1P5A)
                    ScalerSetBit_EXINT(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), (_SET_RP_1P5A << 6));
#else
                    ScalerSetBit_EXINT(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), (_SET_RP_3P0A << 6));
#endif  // End of #if(_TYPE_C_SRC_DEF_CUR == _SRC_DEF_USB)
                }

                // 2. Change Rd -> Rp (Switch to Power SRC)
                ScalerTypeCRx0CcSwitchPowerRole_EXINT0(_PD_POWER_SRC);

                // 3. Turn On Vbus to vSafe5V (500 * 10mV) / Current = Default Current (10mA)
                if(ScalerTypeCPowerCheckVbusCapability_EXINT0(_PD_FIX_SUPPLY_PDO, 500, GET_CC_RX0_DEF_CUR()) == _TRUE)
                {
                    ScalerTypeCPowerRx0VbusControl_EXINT0(_ON, _PD_POWER_SRC, _PD_FIX_SUPPLY_PDO, 500, GET_CC_RX0_DEF_OCP_CUR());
                }

                // 4. Send PS_RDY 5ms Later, Vbus will Stable in 2-3ms
                ScalerTimerWDActivateTimerEvent_EXINT0(15, _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
            }
            else
            {
                // Receive Unexpected Message During Rp-Rd switch
                SET_TYPE_C_ERROR_RECOVERY();
            }

            break;

        case _PD_SUB_INT_WAIT_SRC_ON:

            // Cancel TimerEvent(PS_SRC_ON_TIMER);
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_PS_RDY)
            {
                // Transit to _PE_SNK_START_UP
                SET_PD_RX0_FW_STATE(_PD_SNK_START_UP);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
            }
            else
            {
                // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SUB_INT_WAIT_DRS_RESP:

            // Cancel TimerEvent(SENDER_RESP_TIMER)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_ACCEPT)
            {
                if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
                {
                    // [0x6535][1:0] Check Rcv. SOP Msg Data Role : DFP ('b11) => Do Not ChecK DR For Interop
                    // ScalerSetBit_EXINT(P65_35_RX_PORT_ROLE, ~(_BIT1 | _BIT0), (_BIT1 | _BIT0));

                    // [0x65E5] Update FW/HW Data Role to UFP
                    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, 0x00);
                    SET_PD_RX0_DATA_ROLE(_PD_DATA_UFP);

                    // Cypress Interop :  Disable Rcv SOP'/SOP" After Swap to UFP
                    ScalerSetByte_EXINT(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT0));
                }
                else
                {
                    // [0x6535][1:0] Check Rcv. SOP Msg Data Role : UFP ('b10) => Do Not ChecK DR For Interop
                    // ScalerSetBit_EXINT(P65_35_RX_PORT_ROLE, ~(_BIT1 | _BIT0), _BIT1);

                    // [0x65E5] Update FW/HW Data Role to DFP
                    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, _BIT0);
                    SET_PD_RX0_DATA_ROLE(_PD_DATA_DFP);
                }

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                // If Vconn SRC & DFP After DR_SWAP, Do Soft Reset to Cable. Otherwise, Back to Ready
                if((GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC) && (GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP))
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_SOFT_RST);
                    SET_PD_RX0_FW_STATE(_PD_SRC_DISCOVER_CBL);
                }
                else
                {
                    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                    {
                        SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                    }
                    else
                    {
                        SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                    }
                }
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_REJECT)
            {
                SET_PD_RX0_PARTNER_DRD(_FALSE);

                // Data Role Correction For Interop : Some Sources Have Wrong Data Role and Do Not Accept DR_SWAP
                // For Data Role Swap Reject & Data Role Error => Swith Our Data Role to Prevent From Both Side Start Alt Mode
                if(((ScalerGetBit_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20), _BIT5)) >> 5) == (ScalerGetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, _BIT0)))
                {
                    if((ScalerGetBit_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20), _BIT5)) == _BIT5)
                    {
                        // [0x65E5] Update FW/HW Data Role to UFP
                        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, 0x00);
                        SET_PD_RX0_DATA_ROLE(_PD_DATA_UFP);
                    }
                    else
                    {
                        // [0x65E5] Update FW/HW Data Role to DFP
                        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, _BIT0);
                        SET_PD_RX0_DATA_ROLE(_PD_DATA_DFP);
                    }
                }

                if((GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP) && (GET_PD_RX0_VCS_SENT() == _TRUE) && (GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_NOT_SRC))
                {
                    SET_PD_RX0_VCS_REQ_FROM_DRS();
                }

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_WAIT)
            {
                SET_PD_RX0_DRS_WAIT_FLAG();
                ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_WAIT_TIMER, _SCALER_TIMER_EVENT_PD_RX0_CLR_DRS_WAIT);
                // ScalerTimerActiveTimerEvent_EXINT0(WAIT_TIMER, _SCALER_TIMER_EVENT_PD_RX0_CLR_DRS_WAIT);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {
                // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SUB_INT_WAIT_VCS_RESP:

            // Cancel TimerEvent(SENDER_RESP_TIMER)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_ACCEPT)
            {
                if(GET_PD_RX0_VCS_REQ_FROM_DRS() == _TRUE)
                {
                    CLR_PD_RX0_VCS_REQ_FROM_DRS();
                }

                if(GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VCONN_ON);
                    ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_WAIT_VCONN_ON_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
                }
                else
                {
                    // Turn On Vconn Power
                    ScalerTypeCRx0CcVconnControl_EXINT0(_ENABLE);

                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_VCONN_ON_PSRDY);

                    ScalerTimerWDActivateTimerEvent_EXINT0(5, _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
                }
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_REJECT)
            {
                if(GET_PD_RX0_VCS_REQ_FROM_DRS() == _TRUE)
                {
                    CLR_PD_RX0_VCS_REQ_FROM_DRS();
                }

                SET_PD_RX0_VCS_REJECT();

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else if(GET_PD_RX0_RCV_MSG() == _PD_CMD_WAIT)
            {
                SET_PD_RX0_VCS_WAIT_FLAG();
                ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_WAIT_TIMER, _SCALER_TIMER_EVENT_PD_RX0_CLR_VCS_WAIT);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {   // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SUB_INT_WAIT_VCONN_ON:

            // Cancel TimerEvent(WAIT_VCONN_ON_TIMER)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
            if((GET_PD_RX0_TIMER_EVENT_ID() == _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST) && (GET_PD_RX0_TIMER_EVENT_VALID() == _TRUE))
            {
                CLR_PD_RX0_TIMER_EVENT_VALID();
            }

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_PS_RDY)
            {
                // Turn Off Vconn
                ScalerTypeCRx0CcVconnControl_EXINT0(_OFF);

                // Set Vconn Role to Vconn SNK
                SET_PD_RX0_VCONN_ROLE(_PD_VCONN_NOT_SRC);

                // [0x6534] Setup Rx Valid Packet Type (SNK : SOP / Hard Reset)
                ScalerSetByte_EXINT(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT0));

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                // Vconn Swap Success, Back to SRC/SNK_READY State
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {
                // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _PD_SUB_INT_WAIT_CHK_TEST_RESP:

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_CHUNK_TEST)
            {
                // Check If This Ext Msg is Chunked : Ext Message Header [15]
                if((GET_PD_RX0_CHUNKED_MESSAGE() == _TRUE) && (GET_PD_RX0_CHUNK_REQUEST() == _FALSE))
                {
                    // If Received Chunk Response Data < Total Message Data Size, Sent Chunk Request
                    if(((GET_PD_RX0_CHUNK_NUMBER() + 1) * 26) < GET_PD_RX0_EXT_MSG_DATA_SIZE())
                    {
                        // Set Chunk Message As an Chunk Request
                        SET_PD_RX0_CHUNK_REQUEST(_TRUE);

                        SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                        // Send "Chunk Test" REQUEST
                        SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_CHK_TEST_REQ);
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_CHUNK_TEST, _PD_VDM_CMD_RESERVED);
                    }
                    else
                    {
                        // Send "Not Support" if Extended Msg is Not Sent in Chunkings or Not Chunk Resp
                        SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                        ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
                    }
                }
                else
                {
                    // Send "Not Support" if Extended Msg is Not Sent in Chunkings or Not Chunk Resp
                    SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_NOT_SUPPORT);
                    ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_NOT_SUPPORT, _PD_VDM_CMD_RESERVED);
                }
            }
            else
            {
                // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;

        case _PD_SUB_INT_WAIT_STATUS:

            // Cancel TimerEvent(_SENDER_RESP_TIMER)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY);

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_STATUS)
            {
                // Receive Status Message, Temporary do nothing, Only Protocol For CTS
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {
                // Receive Unexpected Message in Non-Interruptible AMS
                ScalerTypeCRx0PdPrlErrHandle_EXINT0();
            }

            break;
#endif

        case _PD_SUB_SEND_GET_SRC_CAP:
        case _PD_SUB_SEND_GET_SNK_CAP:
        case _PD_SUB_INT_SEND_SRC_CAP:
        case _PD_SUB_INT_SEND_SNK_CAP:
        case _PD_SUB_INT_SEND_ACCEPT_PRS:
        case _PD_SUB_INT_SEND_SRC_ON_PSRDY:
        case _PD_SUB_PRS_SRC_OFF:
        case _PD_SUB_INT_SEND_ACCEPT_DRS:
        case _PD_SUB_INT_SEND_ACCEPT_VCS:
        case _PD_SUB_INT_SEND_VCONN_ON_PSRDY:
        case _PD_SUB_INT_SEND_REJECT:
        default:

            // Receive Unexpected Message in Unexpected FW State
            ScalerTypeCRx0PdPrlErrHandle_EXINT0();

            break;
    }
}

//--------------------------------------------------
// Description  : Process Rcv. SOP' /SOP" Msg. in Interrupt
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntRcvCableMsgProc_EXINT0(BYTE ucRxProcFifo) using 1
{
    switch(GET_PD_RX0_CBL_STATE())
    {
        case _PD_CBL_INT_WAIT_DISCOVER_ID_RESP:

            // Cancel TimerEvent(SENDER_RESP_TIMER)
            ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_CBL_RESP_TIMEOUT);

            // Update Cable Spec Version
            if((GET_PD_RX0_CBL_SPEC_VER() == _PD_VERSION_2_0) || ((ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (_BIT7 | _BIT6)) == _BIT6))
            {   // if(Our CBL Version = 2.0 or CBL Supports Only PD 2.0), Change Spec Vesion to PD 2.0
                SET_PD_RX0_CBL_SPEC_VER(_PD_VERSION_2_0);
            }

            if((GET_PD_RX0_RCV_MSG() == _PD_CMD_VDM) && (GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DISCOVER_ID_ACK))
            {   // Read Cable Info (PDO[4] Cable PDO), and Update Src Cap if Needed
                // [10:7] SSTX1/TX2/RX1/RX2 : Fix/Config., [6:5] Cable Cur. : No Vbus/3A/5A/Rsv., [4]Vbus Cap : Y/N, [3]SOP" : Y/N, [2:0]USB Speed : 2.0/3.0 Gen1/3.0 Gen1+2
                if((g_pucDataObj_EXINT[19] & (_BIT6 | _BIT5)) == _BIT5)
                {   // Cable Max Current = 3.0A = 300 * 10mA
                    SET_PD_RX0_CBL_MAX_CUR(300);
                }
                else if((g_pucDataObj_EXINT[19] & (_BIT6 | _BIT5)) == _BIT6)
                {   // Cable Max Current = 5.0A = 500 * 10mA
                    SET_PD_RX0_CBL_MAX_CUR(500);
                }
                else
                {   // Cable Max Current = 1.5A
                    SET_PD_RX0_CBL_MAX_CUR(150);
                }

                SET_PD_RX0_CBL_DISCOVER();
                SET_PD_RX0_CBL_STATE(_PD_CBL_STATE_NONE);
            }
            else if((GET_PD_RX0_RCV_MSG() == _PD_CMD_VDM) && (GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DISCOVER_ID_NAK))
            {
                SET_PD_RX0_CBL_STATE(_PD_CBL_NO_RESPONSE);
            }
            else if((GET_PD_RX0_RCV_MSG() == _PD_CMD_VDM) && (GET_PD_RX0_RCV_VDM_CMD() == _PD_VDM_CMD_DISCOVER_ID_BUSY))
            {
                // Set Flag to Wait 100ms
                ADD_DP_RX0_CBL_DISCOVER_CNT();
                if(GET_DP_RX0_CBL_DISCOVER_CNT() > _MAX_CBL_DISCOVER_CNT)
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_NO_RESPONSE);
                }
                else
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_DISCOVER_ID);
                }
            }
            else
            {   // Receive Unexpected Msg. in "_PE_SRC_DISCOVER_CBL" & "_PE_CBL_INT_WAIT_DISCOVER_ID_RESP"
                ADD_DP_RX0_CBL_DISCOVER_CNT();
                if(GET_DP_RX0_CBL_DISCOVER_CNT() > _MAX_CBL_DISCOVER_CNT)
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_NO_RESPONSE);
                }
                else
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_SOFT_RST);
                }
            }

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

            // PD Transit to On-going PD Flow
            if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
            {   // Back to Ready State
                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
            {
                SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);
            }

            break;

        case _PD_CBL_INT_WAIT_SOFT_RST_RESP:

            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_ACCEPT)
            {
                if((GET_PD_RX0_CBL_DISCOVER() == _FALSE) || (GET_DP_RX0_CBL_DISCOVER_CNT() <= _CBL_VERSION_CHG_CNT))
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_DISCOVER_ID);
                }
                else
                {
                    // Set Cable State According to Cable Status
                    if(GET_PD_RX0_CBL_DISCOVER() == _TRUE)
                    {
                        SET_PD_RX0_CBL_STATE(_PD_CBL_STATE_NONE);
                    }
                    else if(GET_DP_RX0_CBL_DISCOVER_CNT() > _CBL_VERSION_CHG_CNT)
                    {
                        SET_PD_RX0_CBL_STATE(_PD_CBL_NO_RESPONSE);
                    }

                    // Set PD FW State According to Power Contract Status
                    if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
                    {   // Back to Ready State
                        if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                        {
                            SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                            SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                        }
                        else
                        {
                            SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                            SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                        }
                    }
                    else
                    {
                        SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);
                    }
                }
            }
            else
            {   // Cable Protocol Error During Soft Reset
                if((GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE) && (GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP) && (GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC))
                {   // Do Cable Reset Only When Power Contract Exist & DFP & Vconn SRC
                    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_CBL_RST);
                }
                else
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_STATE_NONE);
                }
            }

            break;

        case _PD_CBL_STATE_NONE:
        case _PD_CBL_SEND_DISCOVER_ID:
        case _PD_CBL_SEND_SOFT_RST:
        case _PD_CBL_SEND_CBL_RST:
        case _PD_CBL_NO_RESPONSE:
        default:

            // Not Expected to Rcv Any SOP'/SOP" Packet

            break;
    }
}

//--------------------------------------------------
// Description  : Process When Tx Transmission Done in Interrupt (After SendMsg_EXINT0)
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntTxDoneProc_EXINT0(void) using 1
{
    SET_PD_RX0_TRANSMIT_RESULT_EXINT(ScalerGetBit_EXINT(P65_DC_TX_PD_MSG_INT, (_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0)));

    switch(GET_PD_RX0_TRANSMIT_RESULT_EXINT())
    {
        case _PD_SENT_SUCCESS:

            switch(GET_PD_RX0_FW_STATE())
            {
                case _PD_SRC_SEND_CAP:

                    // Reset Source Cap Counter and Hard Reset Counter
                    CLR_DP_RX0_SRC_CAP_CNT();
                    CLR_DP_RX0_HARD_RST_CNT();
                    CLR_PD_RX0_SYS_EVENT(_PD_SYS_EVENT_SEND_SRC_CAP);

                    // State Transition, AMS & Timer Setting
                    SET_PD_RX0_FW_STATE(_PD_SRC_INT_WAIT_REQ);
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

                    // Active WD Timer Event For Sender Resp. Timer (24-30ms), Timeout : Hard Reset
                    ScalerTimerWDActivateTimerEvent_EXINT0(_SENDER_RESP_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);

                    break;

                case _PD_SRC_INT_SEND_ACCEPT_REQ:

                    if(GET_PD_RX0_REQ_VOL_SMALL_STEP() != _TRUE)
                    {
                        // Set WD Timer to Wait 25-35ms, then Turn On Vbus
                        ScalerTimerWDActivateTimerEvent_EXINT0(_SRC_ADJUST_POWER_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_ON_POWER);
                    }
                    else
                    {
                        ScalerTimerWDActivateTimerEvent_EXINT0(5, _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_ON_POWER);
                    }

                    // State Transition
                    SET_PD_RX0_FW_STATE(_PD_SRC_INT_TRANSIT_POWER);

                    break;

                case _PD_SRC_INT_SEND_PSRDY:

                    // FW State Transition, AMS & Sub State Initialize
                    SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                    SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                    // Set Power Contract = TRUE
                    SET_PD_RX0_EXPLICIT_CONTRACT();
                    ScalerSetBit_EXINT(P65_18_0X6518, ~_BIT7, (GET_PD_RX0_EXPLICIT_CONTRACT() << 7));

                    // Vconn Source is Responsible For Communicating with Cable After Power Contract Established
                    if(GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_NOT_SRC)
                    {
                        // [0x6534] Setup Rx Valid Packet Type (If Not Vconn SRC : SOP / Hard Reset)
                        ScalerSetByte_EXINT(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT0));
                    }

                    break;

                case _PD_SRC_INT_SEND_REJECT_REQ:
                case _PD_SRC_INT_SEND_WAIT_REQ:

                    if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
                    {
                        // If Reject Request & Power Contract Exist,
                        if(ScalerTypeCRx0PdCheckPowerContractValid_EXINT0() == _TRUE)
                        {
                            // If Power Contract Staill Valid, Back to SRC_READY
                            SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
                        }
                        else
                        {
                            // If Power Contract is no more Valid, Do Hard Reset
                            ScalerTypeCRx0PdSendHardRst_EXINT0();
                        }
                    }
                    else
                    {
                        // If Reject Request & No Power Contract, Wait 120ms and Re-Send Src_Cap
                        SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);
                        SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                        ScalerTimerWDActivateTimerEvent_EXINT0(120, _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
                    }

                    break;

                case _PD_SNK_INT_SEND_REQUEST:

                    // Active WD Timer Event For Sender Resp. Timer (24-30ms), Timeout : Hard Reset
                    ScalerTimerWDActivateTimerEvent_EXINT0(_SENDER_RESP_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);
                    SET_PD_RX0_FW_STATE(_PD_SNK_INT_WAIT_REQ_RESP);

                    break;

                case _PD_INT_SEND_SOFTRESET:

                    // Start TimerEvent(SenderResponseTimer 24-30ms)
                    ScalerTimerWDActivateTimerEvent_EXINT0(_SENDER_RESP_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);

                    SET_PD_RX0_FW_STATE(_PD_INT_WAIT_SOFTRESET_RESP);

                    break;

                case _PD_INT_SEND_SOFTRESET_RESP:

                    SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);

                    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                    {
                        SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);

                        // Wait 5ms and Send Src_Cap
                        ScalerTimerWDActivateTimerEvent_EXINT0(5, _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
                    }
                    else
                    {
                        // ======= FW Solution For SNK Soft Reset Flow (TD.PD.SNK.E9) ======
                        ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT0), 0x00);

                        SET_PD_RX0_FW_STATE(_PD_SNK_INT_WAIT_SRC_CAP);

                        // Clear Flag, Start SinkWaitCapTimer (310~620ms), and Wait SRC_CAP
                        ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_SINK_WAIT_CAP_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);

                        // Release PHY/Protocol FSM
                        ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~(_BIT5 | _BIT0), (_BIT5 | _BIT0));
                    }

                    break;

                case _PD_SRC_READY:
                case _PD_SNK_READY:

                    switch(GET_PD_RX0_SUB_STATE())
                    {
                        case _PD_SUB_INT_SEND_ACCEPT_PRS:

                            // "Accept" Message Has Been Sent Successfully
                            if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                            {
                                // 1. Turn Off Power After 25-35ms
                                ScalerTimerWDActivateTimerEvent_EXINT0(_SRC_ADJUST_POWER_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER);
                                SET_PD_RX0_SUB_STATE(_PD_SUB_PRS_SRC_OFF);
                            }
                            else
                            {
                                // 1. Turn Off Sink Power
                                // 2. Disable TypeC Vbus Detach Detect Function
                                ScalerTypeCRx0CcVbusDetCtrl_EXINT0(_DISABLE);

                                ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_PS_SRC_OFF_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
                                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_SRC_OFF);
                            }
                            // Accept PR_Swap From Port Partner, Set Flag For Retimer Usage
                            SET_PD_RX0_PRS_PROCESSING();
                            break;

                        case _PD_SUB_INT_SEND_SRC_ON_PSRDY:

                            // 5. Transit to _PE_SRC_START_UP, and Send Soft Reset to Cable
                            SET_PD_RX0_FW_STATE(_PD_SRC_START_UP);
                            SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_SOFT_RST);
                            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                            // Reset Msg ID For MQP CTS Flow
                            ScalerSetBit_EXINT(P65_E4_TX_MSG_ID_RST, ~_BIT3, 0x00);
                            ScalerSetBit_EXINT(P65_E4_TX_MSG_ID_RST, ~_BIT3, _BIT3);

                            // Hard Reset Detect Fail FW Sol : Clear SOP Fail IRQ to Prevent From False Process of Cable Reset
                            ScalerSetBit_EXINT(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT2 | _BIT1), (_BIT5));

                            break;

                        case _PD_SUB_INT_SEND_ACCEPT_DRS:

                            // Swap Data Role
                            if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
                            {
                                // [0x6535][1:0] Check Rcv. SOP Msg Data Role : DFP ('b11) => Do Not Check DR For Interop
                                // ScalerSetBit_EXINT(P65_35_RX_PORT_ROLE, ~(_BIT1 | _BIT0), (_BIT1 | _BIT0));

                                // [0x65E5] Update FW/HW Data Role to UFP
                                ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, 0x00);
                                SET_PD_RX0_DATA_ROLE(_PD_DATA_UFP);

                                // Cypress Interop :  Disable Rcv SOP'/SOP" After Swap to UFP
                                ScalerSetByte_EXINT(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT0));
                            }
                            else
                            {
                                // [0x6535][1:0] Check Rcv. SOP Msg Data Role : UFP ('b10) => Do Not Check DR For Interop
                                // ScalerSetBit_EXINT(P65_35_RX_PORT_ROLE, ~(_BIT1 | _BIT0), _BIT1);

                                // [0x65E5] Update FW/HW Data Role to DFP
                                ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, _BIT0);
                                SET_PD_RX0_DATA_ROLE(_PD_DATA_DFP);

                                // [0x65E5] Setting Tx FIFO [3] Power Role / [0] Data Role For GoodCRC Response
                                ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT3 | _BIT0), (_BIT3 | _BIT0));
                            }

                            // AMS Finish
                            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                            // If Vconn SRC & DFP After DR_SWAP, Do Soft Reset to Cable. Otherwise, Back to Ready
                            if((GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC) && (GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP))
                            {
                                SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_SOFT_RST);
                                SET_PD_RX0_FW_STATE(_PD_SRC_DISCOVER_CBL);
                            }
                            else
                            {
                                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                                {
                                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                                }
                                else
                                {
                                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                                }
                            }
                            break;

                        case _PD_SUB_INT_SEND_ACCEPT_VCS:

                            // "Accept" Message Has Been Sent Successfully
                            if(GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC)
                            {
                                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_VCONN_ON);
                                ScalerTypeCRx0PdActiveTimerEvent_EXINT0(_WAIT_VCONN_ON_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
                            }
                            else
                            {
                                // Turn On Vconn Power
                                ScalerTypeCRx0CcVconnControl_EXINT0(_ON);

                                SET_PD_RX0_SUB_STATE(_PD_SUB_INT_SEND_VCONN_ON_PSRDY);

                                ScalerTimerWDActivateTimerEvent_EXINT0(5, _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
                            }
                            break;

                        case _PD_SUB_INT_SEND_VCONN_ON_PSRDY:

                            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                            if(GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP)
                            {
                                // Vconn SRC & DFP, Do Soft Reset to Cable
                                SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_SOFT_RST);
                                SET_PD_RX0_FW_STATE(_PD_SRC_DISCOVER_CBL);
                            }
                            else
                            {
                                // Not DFP, Back to Ready State (SNK_READY / SRC_READY)
                                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                                {
                                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                                }
                                else
                                {
                                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                                }
                            }

                            break;

                        case _PD_SUB_INT_SEND_SRC_CAP:

                            CLR_PD_RX0_SYS_EVENT(_PD_SYS_EVENT_SEND_SRC_CAP);
                            if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                            {
                                CLR_DP_RX0_SRC_CAP_CNT();
                                SET_PD_RX0_FW_STATE(_PD_SRC_INT_WAIT_REQ);
                                SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
                                SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
                                ScalerTimerWDActivateTimerEvent_EXINT0(_SENDER_RESP_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);
                            }
                            else
                            {
                                SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
                            }

                            break;

                        case _PD_SUB_INT_SEND_VDM_RESP:

                            ScalerTypeCRx0PdIntTxVdmDoneProc_EXINT0();

                            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
                        case _PD_SUB_INT_SEND_CHK_TEST_REQ:

                            SET_PD_RX0_SUB_STATE(_PD_SUB_INT_WAIT_CHK_TEST_RESP);

                            break;
#endif

                        // Send Message @ Int and Back to Ready State When Sent Successfully
                        case _PD_SUB_INT_SEND_SNK_CAP:
                        case _PD_SUB_INT_SEND_REJECT:
                        case _PD_SUB_INT_SEND_WAIT:
#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
                        case _PD_SUB_INT_SEND_SRC_CAP_EXT:
                        case _PD_SUB_INT_SEND_STATUS:
                        case _PD_SUB_INT_SEND_MFC_INFO:
                        case _PD_SUB_INT_SEND_PPS_STATUS:
#endif
                        // Send Message @ Int in Unexpected Sub State (Set Flag For Debug?)
                        case _PD_SUB_STATE_NONE:
                        case _PD_SUB_SNK_READY:
                        case _PD_SUB_SRC_READY:
                        case _PD_SUB_SEND_GET_SNK_CAP:
                        case _PD_SUB_SEND_GET_SRC_CAP:
                        case _PD_SUB_SEND_PR_SWAP:
                        case _PD_SUB_INT_WAIT_SRC_ON:
                        case _PD_SUB_INT_WAIT_SRC_OFF:
                        case _PD_SUB_PRS_SRC_OFF:
                        case _PD_SUB_SEND_DR_SWAP:
                        case _PD_SUB_SEND_VCONN_SWAP:
                        case _PD_SUB_INT_WAIT_VCONN_ON:
                        default:

                            // "Src_Cap" Message Has Been Sent Successfully
                            if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                            {
                                SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                            }
                            else
                            {
                                SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                            }

                            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                            break;
                    }
                    break;

                default:
                    // Send Message @ Int in Unexpected FW State (Set Flag For Debug?)
                    break;
            }

            break;

        case _PD_SENT_RETRY_FAIL:

            // Sink Does Not Resp to Src Cap
            if(GET_PD_RX0_FW_STATE() == _PD_SRC_SEND_CAP)
            {
                ADD_DP_RX0_SRC_CAP_CNT();

                // Check if Source Capability is sent More than Difined Max Times
                if(GET_DP_RX0_SRC_CAP_CNT() > _MAX_SRC_CAP_CNT)
                {
                    // Transit to PD No-Response, and Disable Rcv Msg. INT
                    SET_PD_RX0_FW_STATE(_PD_NO_RESPONSE);
                    ScalerTypeCRx0PdRxIntControl_EXINT0(_DISABLE);
                }
                else
                {
                    // Wait 120ms and Send Re-Src_Cap
                    ScalerTimerWDActivateTimerEvent_EXINT0(120, _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
                }
            }
            else if(GET_PD_RX0_SUB_STATE() == _PD_SUB_INT_SEND_SRC_ON_PSRDY)
            {
                // Retry Fail During PR_SWAP Should Do Error Recovery
                SET_TYPE_C_ERROR_RECOVERY();
            }
            else if((GET_PD_RX0_AMS_STATUS() == _PD_AMS_POWER_TRANSITION) ||
                    (GET_PD_RX0_FW_STATE() == _PD_INT_SEND_SOFTRESET) || (GET_PD_RX0_FW_STATE() == _PD_INT_SEND_SOFTRESET_RESP))
            {
                ScalerTypeCRx0PdSendHardRst_EXINT0();
            }
            else
            {
                ScalerTypeCRx0PdSendSoftRst_EXINT0(_PD_SOP_PKT);
            }

            CLR_PD_RX0_TRANSMIT_RESULT();

            break;

        case _PD_SENT_DISCARDED:
        case _PD_SENT_CONFLICT:

            if((GET_PD_RX0_FW_STATE() != _PD_SRC_READY) && (GET_PD_RX0_FW_STATE() != _PD_SNK_READY))
            {
                ScalerTypeCRx0PdSendHardRst_EXINT0();
            }
            else if(GET_PD_RX0_FW_STATE() == _PD_SRC_READY)
            {   // Message Sent Fail, Back to Ready State
                SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
            }
            else if(GET_PD_RX0_FW_STATE() == _PD_SNK_READY)
            {   // Message Sent Fail, Back to Ready State
                SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);

                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);
            }

            break;

        case _PD_SENT_HARD_RST:
        default:

            // if(Hard Reset Sent / Result Undefined), Do Hard Reset
            ScalerTypeCRx0PdSendHardRst_EXINT0();

            break;
    }   // End of switch(ScalerGetByte(P65_DC_TX_PD_MSG_INT) & (0x1F))

    // [0x65DC] Clear IRQs
    ScalerSetBit_EXINT(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

    if(GET_PD_RX0_TRANSMIT_RESULT_EXINT() == _PD_SENT_SUCCESS)
    {
        // [0x65DD] Disable tx_prl_trans_done IRQ
        ScalerSetBit_EXINT(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, 0x00);
    }
}

//--------------------------------------------------
// Description  : Process When Tx Transmit VDM Msg Success in Interrupt (After SendMsg_EXINT0)
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdIntTxVdmDoneProc_EXINT0(void) using 1
{
    switch(GET_PD_RX0_DP_ALT_STATE())
    {
        case _PD_ALT_MODE_INT_SEND_ENTER_MODE_ACK:

            // Set Enter Mode Flag
            SET_PD_RX0_DP_ALT_MODE_ENTER();

            // Push _PD_HPD_LOW into HPD_Queue
            ScalerTypeCRx0PdPushHpd_EXINT0(_PD_HPD_LOW);

            break;

        case _PD_ALT_MODE_INT_SEND_EXIT_MODE_ACK:

            // For DC_OFF Option = Charge Function Only
            if(GET_PD_RX0_DP_ALT_MODE_EXIT_REQ() == _TRUE)
            {
                // Disable Alt. Mode Resp When DC_OFF
                CLR_PD_RX0_DP_ALT_MODE_FUNCTION();

                // Clear Exit Mode Request
                CLR_PD_RX0_DP_ALT_MODE_EXIT_REQ();
            }

            // Clear Alt. Mode Status
            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_NONE);
            CLR_PD_RX0_DP_ALT_MODE_ENTER();
            SET_PD_RX0_DP_ALT_MODE_CONFIG(_PD_USB_CONFIG);
            SET_PD_RX0_HPD_STATUS(_LOW);

            break;

        case _PD_ALT_MODE_INT_SEND_DP_STATUS_ACK:

            // Pop Out One HPD From Queue
            ScalerTypeCRx0PdPopHpd_EXINT0();

            break;

        case _PD_ALT_MODE_INT_SEND_DP_CONFIG_ACK:

            if(GET_PD_RX0_PIN_ASSIGNMENT() == _TYPE_C_PIN_ASSIGNMENT_NONE)
            {
                SET_PD_RX0_DP_ALT_MODE_CONFIG(_PD_USB_CONFIG);
            }
            else
            {
                SET_PD_RX0_DP_ALT_MODE_CONFIG(_PD_DP_CONFIG);
            }

            break;

        default:

            break;
    }

    // Back to Ready State
    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
    {
        SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
    }
    else
    {
        SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
    }
}

//--------------------------------------------------
// Description  : Timer Event Proc of PD RX0
// Input Value  : enumEventID
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdTimerEventProc(EnumScalerTimerEventID enumEventID)
{
    switch(enumEventID)
    {
        case _SCALER_TIMER_EVENT_PD_RX0_CBL_RESP_TIMEOUT:

            if(GET_PD_RX0_CBL_WAIT_FLAG() == _TRUE)
            {
                CLR_PD_RX0_CBL_WAIT_FLAG();
            }

            if(GET_PD_RX0_CBL_STATE() == _PD_CBL_INT_WAIT_DISCOVER_ID_RESP)
            {
                // Cable Response Discover ID Timeout : Cable -> Cable Soft Reset
                SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_SOFT_RST);
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                // PD Transit to On-going PD Flow
                if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
                {   // Back to Ready State
                    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                    {
                        SET_PD_RX0_FW_STATE(_PD_SRC_READY);
                        SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                    }
                    else
                    {
                        SET_PD_RX0_FW_STATE(_PD_SNK_READY);
                        SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                    }
                }
                else
                {
                    SET_PD_RX0_FW_STATE(_PD_SRC_SEND_CAP);
                }
            }
            else if(GET_PD_RX0_CBL_STATE() == _PD_CBL_INT_WAIT_SOFT_RST_RESP)
            {
                if((GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE) && (GET_PD_RX0_DATA_ROLE() == _PD_DATA_DFP) && (GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC))
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_CBL_RST);
                }
                else
                {
                    SET_PD_RX0_CBL_STATE(_PD_CBL_SEND_DISCOVER_ID);
                }
            }

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_STATE_TO_READY:

            SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

            // If BIST Carrier Mode, Reset PHY State Machine and Turn Off BIST Mode
            if(GET_PD_RX0_SUB_STATE() == _PD_SUB_BIST_MODE)
            {
                // Reset PHY FSM
                ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT0), 0x00);

                // Turn Off BIST UUT Carrier Mode
                ScalerSetBit(P65_F0_PD_BIST_CFG, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2), 0x00);

                // Begin PHY FSM
                ScalerSetBit(P65_03_PD_TOP_RST, ~(_BIT0), _BIT0);

                // Enable Rcv Msg INT
                ScalerTypeCRx0PdRxIntControl(_ENABLE);
            }

            if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
            }
            else
            {
                SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
            }

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_SRC_TURN_ON_POWER:

            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                // [0x6637][7:6] if(PD 3.0) Switch Rp to Default Rp (36K / 12K / 4.7K)
#if(_TYPE_C_SRC_DEF_CUR == _TYPE_C_SRC_DEF_USB)
                ScalerSetBit(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), (_SET_RP_DEF << 6));
#elif(_TYPE_C_SRC_DEF_CUR == _TYPE_C_SRC_DEF_1P5A)
                ScalerSetBit(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), (_SET_RP_1P5A << 6));
#else
                ScalerSetBit(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), (_SET_RP_3P0A << 6));
#endif  // End of #if(_TYPE_C_SRC_DEF_CUR == _SRC_DEF_USB)
            }

            // Turn On Vconn
            ScalerTypeCRx0CcVconnControl(_ON);

            // Turn On Vbus Power to vSafe5V
            if(ScalerTypeCPowerCheckVbusCapability(_PD_FIX_SUPPLY_PDO, 500, GET_CC_RX0_DEF_CUR()))
            {
                ScalerTypeCPowerRx0VbusControl(_ON, _PD_POWER_SRC, _PD_FIX_SUPPLY_PDO, 500, GET_CC_RX0_DEF_OCP_CUR());
            }

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER:

            // From : 1.Proc Hard Reset
#if(_TYPE_C_PMIC_TYPE != _PMIC_NONE)
            // Enable Vbus Discharge
            ScalerTypeCPmicRx0VbusDischarge(_ENABLE);
#endif

            // Turn Off Vbus Power
            ScalerTypeCPowerRx0VbusControl(_OFF, _PD_POWER_SNK, _PD_NONE_SETTING_PDO, 0, 0);

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST:
        case _SCALER_TIMER_EVENT_PD_RX0_S8_HRST:

            // Separate "Normal Flow" & "S8 Interop" TimerEvent Since HRST Event Will be Canceled During Power Contract
            ScalerTypeCRx0PdSendHardRst();

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_TPC_ERR_RECOVER:

            SET_TYPE_C_ERROR_RECOVERY();

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_CLR_REQ_WAIT:

            CLR_PD_RX0_REQ_WAIT_FLAG();

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_CLR_PRS_WAIT:

            CLR_PD_RX0_PRS_WAIT_FLAG();

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_CLR_DRS_WAIT:

            CLR_PD_RX0_DRS_WAIT_FLAG();

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_CLR_VCS_WAIT:

            CLR_PD_RX0_VCS_WAIT_FLAG();

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_DFP_START_ALT_MODE:

            SET_PD_RX0_DP_ALT_STATE(_PD_ALT_MODE_SEND_DISCOVER_ID);

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _SCALER_TIMER_EVENT_PD_RX0_SET_SRC_INIT_AMS:

            SET_PD_RX0_SRC_INIT_AMS();

            break;

        case _SCALER_TIMER_EVENT_PD_RX0_PPS_TIMEOUT:

            // PPS Timeout : Send Hard Reset
            ScalerTypeCRx0PdSendHardRst();

            break;
#endif  // End of #if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        default:

            break;
    }
}

//--------------------------------------------------
// Description  : WD Timer Event Proc of PD RX0
// Input Value  : enumEventID
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdWDTimerEventProc_WDINT(EnumScalerWDTimerEventID enumEventID, BYTE *pucActiveWDID, BYTE *pucActiveWDTime) using 3
{
    switch(enumEventID)
    {
        case _SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT:

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
            if(GET_PD_RX0_SUB_STATE() == _PD_SUB_INT_WAIT_STATUS)
            {
                SET_PD_RX0_AMS_STATUS(_PD_AMS_NONE);

                if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SRC_READY);
                }
                else
                {
                    SET_PD_RX0_SUB_STATE(_PD_SUB_SNK_READY);
                }
            }
            else
#endif
            {
                // Send Hard Reset
                ScalerTypeCRx0PdSendHardRst_WDINT(pucActiveWDID, pucActiveWDTime);
            }

            break;

        case _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER:

            // From : 1.SRC Rcv Accpet PRS 2.SRC Send Accept PRS 3.HRST_EXINT 4.HRST_WDINT
#if(_TYPE_C_PMIC_TYPE != _PMIC_NONE)
            // Enable Vbus Discharge
            ScalerTypeCPmicRx0VbusDischarge_WDINT(_ENABLE);
#endif

            // Adjust Power (Turn Off Vbus)
            ScalerTypeCPowerRx0VbusControl_WDINT(_OFF, _PD_POWER_SNK, _PD_NONE_SETTING_PDO, 0, 0);

            break;

        case _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_ON_POWER:

            // Only Adjust Power When CC is Attached
            if(GET_CC_RX0_ATTACHED() == _TRUE)
            {
                if(ScalerTypeCPowerCheckVbusCapability_WDINT(GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1), GET_PD_RX0_PARTNER_REQ_VOL(), GET_PD_RX0_PARTNER_MAX_CUR()) == _TRUE)
                {
                    // Adjust Power (Turn ON Vbus) and Clear Adjust Power Flag
                    ScalerTypeCPowerRx0VbusControl_WDINT(_ON, _PD_POWER_SRC, GET_PD_RX0_SRC_PDO_TYPE(GET_PD_RX0_PARTNER_OBJ_POS() - 1), GET_PD_RX0_PARTNER_REQ_VOL(), GET_PD_RX0_OCP_CURRENT());
                }

                // Update PDO Status
                SET_PD_RX0_PDO_STATUS_VOL(GET_PD_RX0_PARTNER_REQ_VOL());
                SET_PD_RX0_PDO_STATUS_CUR(GET_PD_RX0_PARTNER_MAX_CUR());

                // Active WD Timer to Check Power Stable and Send PS_RDY
                *pucActiveWDID = _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG;

                if(GET_PD_RX0_REQ_VOL_SMALL_STEP() != _TRUE)
                {
                    *pucActiveWDTime = 35;
                }
                else
                {
                    *pucActiveWDTime = 5;
                }
            }

            break;

        case _SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG:

            if(GET_PD_RX0_FW_STATE() == _PD_SRC_SEND_CAP)
            {
                // Send "PS_RDY" After Accept to Request
                ScalerTypeCRx0PdSendMsg_WDINT(_PD_SOP_PKT, _PD_CMD_SRC_CAP, _PD_VDM_CMD_RESERVED);
            }
            else if(GET_PD_RX0_FW_STATE() == _PD_SRC_INT_TRANSIT_POWER)
            {
                // Send "PS_RDY" After Accept to Request
                ScalerTypeCRx0PdSendMsg_WDINT(_PD_SOP_PKT, _PD_CMD_PS_RDY, _PD_VDM_CMD_RESERVED);

                SET_PD_RX0_FW_STATE(_PD_SRC_INT_SEND_PSRDY);
            }
            else if((GET_PD_RX0_FW_STATE() == _PD_SNK_READY) && (GET_PD_RX0_SUB_STATE() == _PD_SUB_INT_SEND_SRC_ON_PSRDY))
            {
                // Send "PS_RDY" After PRS to SRC and Vbus Has Been Turned On
                SET_PD_RX0_POWER_ROLE(_PD_POWER_SRC);
                ScalerTypeCRx0PdSendMsg_WDINT(_PD_SOP_PKT, _PD_CMD_PS_RDY, _PD_VDM_CMD_RESERVED);
            }
            else if(GET_PD_RX0_SUB_STATE() == _PD_SUB_INT_SEND_VCONN_ON_PSRDY)
            {
                // Set Vconn Role to Vconn SRC
                SET_PD_RX0_VCONN_ROLE(_PD_VCONN_SRC);

                // [0x6534] Setup Rx Valid Packet Type (SRC : SOP / SOP' / SOP" / Hard Reset)
                ScalerSetByte_EXINT(P65_34_RX_VALID_MSG_TYPE, (_BIT3 | _BIT2 | _BIT1 | _BIT0));

                // Send "PS_RDY"
                ScalerTypeCRx0PdSendMsg_WDINT(_PD_SOP_PKT, _PD_CMD_PS_RDY, _PD_VDM_CMD_RESERVED);
            }

            break;

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Rx0 PD Power Switch Proc
// Input Value  : enumPowerAction : Power Switch Enum
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdPowerSwitch(EnumPowerAction enumPowerAction)
{
    switch(enumPowerAction)
    {
        case _POWER_ACTION_AC_ON_TO_NORMAL:
        case _POWER_ACTION_OFF_TO_NORMAL:
        case _POWER_ACTION_FAKE_OFF_TO_NORMAL:

            // DC On, Enable Alt. Mode Function (DFP can Start Flow / UFP can Resp. Alt. REQ)
            SET_PD_RX0_DP_ALT_MODE_FUNCTION();

            // Set DP Alt Mode Lane Mapping
            ScalerDpRx0SetDpAltModeLaneMapping(GET_PD_RX0_PIN_ASSIGNMENT(), GET_CC_RX0_ORIENTATION());

            break;

        case _POWER_ACTION_PS_TO_NORMAL:

            // Set DP Alt Mode Lane Mapping
            ScalerDpRx0SetDpAltModeLaneMapping(GET_PD_RX0_PIN_ASSIGNMENT(), GET_CC_RX0_ORIENTATION());

            break;

        case _POWER_ACTION_AC_ON_TO_OFF:
        case _POWER_ACTION_NORMAL_TO_OFF:
        case _POWER_ACTION_NORMAL_TO_FAKE_OFF:
        case _POWER_ACTION_PS_TO_OFF:

#if(_TYPE_C_EMB_DC_OFF_OPTION == _TYPE_C_DC_OFF_FULL_FUNCTION)
            SET_PD_RX0_DP_ALT_MODE_FUNCTION();
#else
            CLR_PD_RX0_DP_ALT_MODE_FUNCTION();
#endif

            break;

        default:
            break;
    }
}

//--------------------------------------------------
// Description  : Check Source Cap Count Change
// Input Value  : ucPdoCount
// Output Value : enumPdoCheck
//--------------------------------------------------
EnumPdoCheck ScalerTypeCRx0PdCheckPdoCountChange(BYTE ucPdoCount)
{
    EnumPdoCheck enumSrcCapPdoChange = _TYPE_C_PDO_NO_CHANGE;

    if(GET_PD_RX0_SRC_PDO_CNT() != ucPdoCount)
    {
        enumSrcCapPdoChange = _TYPE_C_PDO_CHANGE;
    }

    return enumSrcCapPdoChange;
}

//--------------------------------------------------
// Description  : Check Source Cap Change
// Input Value  : ucPdoIndex : 1~7 / stTypeCUserPdo
// Output Value : enumPdoCheck
//--------------------------------------------------
EnumPdoCheck ScalerTypeCRx0PdCheckPdoChange(BYTE ucPdoIndex, StructTypeCUserSrcPDO stTypeCUserPdo)
{
    EnumPdoCheck enumSrcCapPdoChange = _TYPE_C_PDO_NO_CHANGE;

    if(GET_PD_RX0_SRC_PDO_TYPE(ucPdoIndex - 1) != stTypeCUserPdo.enumPdoType)
    {
        enumSrcCapPdoChange = _TYPE_C_PDO_CHANGE;
    }

    if((GET_PD_RX0_SRC_CAP_VOL_MAX(ucPdoIndex - 1) / 10) != stTypeCUserPdo.ucMaxVoltage)
    {
        enumSrcCapPdoChange = _TYPE_C_PDO_CHANGE;
    }

    if((GET_PD_RX0_SRC_CAP_VOL_MIN(ucPdoIndex - 1) / 10) != stTypeCUserPdo.ucMinVoltage)
    {
        enumSrcCapPdoChange = _TYPE_C_PDO_CHANGE;
    }

    if((GET_PD_RX0_SRC_CAP_CUR(ucPdoIndex - 1) / 5) != stTypeCUserPdo.ucMaxCurrent)
    {
        enumSrcCapPdoChange = _TYPE_C_PDO_CHANGE;
    }

    return enumSrcCapPdoChange;
}

//--------------------------------------------------
// Description  : Set Source Cap Fix PDO Info
// Input Value  : ucPdoIndex : 1~7 / enumPdoType / usVoltage (100mV) / usMaxCur (50mA)
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSetFixPdo(BYTE ucPdoIndex, WORD usVoltage, WORD usMaxCur)
{
    // Convert Voltage from User 100mV to Fix PDO 10mV
    usVoltage = usVoltage * 10;

    // Convert Current from User 50mA to Fix PDO 10mA
    usMaxCur = usMaxCur * 5;

    // Check PDO Index is Valid and PDO Power < Max Power
    if((ucPdoIndex >= 1) && (ucPdoIndex <= 7) && ((usVoltage * usMaxCur / 1000) <= GET_RX0_MAX_POWER()))
    {
        SET_PD_RX0_SRC_PDO_TYPE((ucPdoIndex - 1), _PD_FIX_SUPPLY_PDO);

        // For Fix Supply, Set Peak Current to 100% No Peak Current as Default
        SET_PD_RX0_SRC_CAP_PEAK((ucPdoIndex - 1), _PD_PEAK_CUR_NONE);

        // -------------------- Voltage Setting --------------------
        if(usVoltage <= 2000)
        {
            // Other PDOs Voltage Cannot More Than 20V
            SET_PD_RX0_SRC_CAP_VOL_MAX((ucPdoIndex - 1), usVoltage);
        }
        else
        {
            SET_PD_RX0_SRC_CAP_VOL_MAX((ucPdoIndex - 1), 2000);
        }

        // -------------------- Current Setting --------------------
        if(usMaxCur <= 500)
        {
            SET_PD_RX0_SRC_CAP_CUR((ucPdoIndex - 1), usMaxCur);
        }
        else
        {
            // Current Cannot More Than 5A
            SET_PD_RX0_SRC_CAP_CUR((ucPdoIndex - 1), 500);
        }
    }
    else
    {
        if((usVoltage * usMaxCur / 1000) > GET_RX0_MAX_POWER())
        {
            DebugMessageSystem("8. [TYPE C] ==========X Set Fix PDO Error : PDO > Max Power", ucPdoIndex);
        }
        else
        {
            DebugMessageSystem("8. [TYPE C] ==========X Set Fix PDO Index Error", ucPdoIndex);
        }
    }
}

#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
//--------------------------------------------------
// Description  : Set Source Cap Argumented PDO (PPS) Info
// Input Value  : ucPdoIndex : 2~7 / ucMaxVol (100mV) / ucMinVol(100mV) / ucMaxCur (50mA)
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSetArgumentedPdo(BYTE ucPdoIndex, BYTE ucMinVol, BYTE ucMaxVol, BYTE ucMaxCur)
{
    // Convert Voltage from User 100mV to Fix PDO 10mV
    WORD usMaxVoltage = (WORD)ucMaxVol * 10;
    WORD usMinVoltage = (WORD)ucMinVol * 10;

    // The 1st PDO Cannot Be Argumented PDO (Must Be Fix PDO with 5V), PDO Power Must < Max Power
    if((ucPdoIndex >= 2) && (ucPdoIndex <= 7))
    {
        SET_PD_RX0_SRC_PDO_TYPE((ucPdoIndex - 1), _PD_3_PROGRAMMABLE_PDO);

        // ------------------ Max Voltage Setting ------------------
        // NOTE : Max Voltage Cannot > 21V
        if(usMaxVoltage <= 2100)
        {
            SET_PD_RX0_SRC_CAP_VOL_MAX((ucPdoIndex - 1), (WORD)usMaxVoltage);
        }
        else
        {
            // Max Voltage Cannot > 21V
            SET_PD_RX0_SRC_CAP_VOL_MAX((ucPdoIndex - 1), 2100);
        }

        // ------------------ Min Voltage Setting ------------------
        // NOTE : Min Voltage Cannot > Max Voltage
        if(usMinVoltage <= usMaxVoltage)
        {
            // NOTE : Min Voltage Cannot < 3V
            if(usMinVoltage < 300)
            {
                usMinVoltage = 300;
            }

            SET_PD_RX0_SRC_CAP_VOL_MIN((ucPdoIndex - 1), (WORD)usMinVoltage);
        }
        else
        {
            // Min Voltage Cannot More Than Max Voltage
            SET_PD_RX0_SRC_CAP_VOL_MIN((ucPdoIndex - 1), (WORD)usMaxVoltage);
        }

        // -------------------- Current Setting --------------------
        if(ucMaxCur <= 100)
        {
            SET_PD_RX0_SRC_CAP_CUR((ucPdoIndex - 1), (WORD)ucMaxCur);
        }
        else
        {
            // Current Cannot More Than 5A
            SET_PD_RX0_SRC_CAP_CUR((ucPdoIndex - 1), 100);
        }
    }
    else
    {
        if(((WORD)ucMaxVol * ucMaxCur / 20) > GET_RX0_MAX_POWER())
        {
            DebugMessageSystem("8. [TYPE C] ==========X Set Fix PDO Error : PDO > Max Power", ucPdoIndex);
        }
        else
        {
            DebugMessageSystem("8. [TYPE C] ==========X Set Fix PDO Index Error", ucPdoIndex);
        }
    }
}
#endif

#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
//--------------------------------------------------
// Description  : Set PD Power Protect Info
// Input Value  : ucPdoIndex , stTypeCUserProtectInfo
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSetProtectInfo(BYTE ucPdoIndex, StructTypeCUserProtectInfo stTypeCUserProtectInfo)
{
    SET_PD_RX0_OCP_RATIO((ucPdoIndex - 1), stTypeCUserProtectInfo.ucOcpCurRatio);
}
#endif

//--------------------------------------------------
// Description  : Clear and Disable All of Certain Rx FIFO IRQs
// Input Value  : enumFifo : _RX_FIFO_0 / _RX_FIFO_1 / _RX_FIFO_2
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdRxFifoClear(EnumRxFifoIndex enumFifo)
{
    BYTE ucRxWaitCnt = 0;

    // Clear FIFO Only When Rx is Idle (H/W 0x6542 fifo_used Can Only Be Cleared When RX PTCL FSM = IDLE)
    while((ScalerGetByte(P65_21_RX_STATE_MACHINE_L) != 0x01) && (ucRxWaitCnt < 20))
    {
        ucRxWaitCnt ++;
        DELAY_XUS(100);
    }

    switch(enumFifo)
    {
        case _PD_RX_FIFO_0:

            ScalerSetByte(P65_50_RX_FIFO0_RCV_MSG_INT, 0xAA);
            ScalerSetByte(P65_51_RX_FIFO0_RCV_ERR_INT, 0x7F);
            ScalerSetByte(P65_52_RX_FIFO0_RCV_ERR_INT_EN, 0x00);
            ScalerSetByte(P65_53_RX_FIFO0_MSG_MIS_FLAG, 0x79);
            ScalerSetByte(P65_60_RX_FIFO0_SP_MSG_INT, 0xAA);
            ScalerSetByte(P65_62_RX_FIFO0_MSG_INT, 0xAA);
            ScalerSetBit(P65_42_RX_FIFO_GENERAL_INFO, ~(_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT1 | _BIT0), (_BIT6 | _BIT2));

            break;

        case _PD_RX_FIFO_1:

            ScalerSetByte(P65_70_RX_FIFO1_RCV_MSG_INT, 0xAA);
            ScalerSetByte(P65_71_RX_FIFO1_RCV_ERR_INT, 0x7F);
            ScalerSetByte(P65_72_RX_FIFO1_RCV_ERR_INT_EN, 0x00);
            ScalerSetByte(P65_73_RX_FIFO1_MSG_MIS_FLAG, 0x79);
            ScalerSetByte(P65_80_RX_FIFO1_SP_MSG_INT, 0xAA);
            ScalerSetByte(P65_82_RX_FIFO1_MSG_INT, 0xAA);
            ScalerSetBit(P65_42_RX_FIFO_GENERAL_INFO, ~(_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT1));

            break;

        case _PD_RX_FIFO_2:

            ScalerSetByte(P65_90_RX_FIFO2_RCV_MSG_INT, 0xAA);
            ScalerSetByte(P65_91_RX_FIFO2_RCV_ERR_INT, 0x7F);
            ScalerSetByte(P65_92_RX_FIFO2_RCV_ERR_INT_EN, 0x00);
            ScalerSetByte(P65_93_RX_FIFO2_MSG_MIS_FLAG, 0x79);
            ScalerSetByte(P65_A0_RX_FIFO2_SP_MSG_INT, 0xAA);
            ScalerSetByte(P65_A2_RX_FIFO2_MSG_INT, 0xAA);
            ScalerSetBit(P65_42_RX_FIFO_GENERAL_INFO, ~(_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT1 | _BIT0), (_BIT4 | _BIT0));

            break;
        default:
            // Should Not Happens
            break;
    }
}

//--------------------------------------------------
// Description  : Clear and Disable All of Certain Rx FIFO IRQs @ Interrupt
// Input Value  : enumFifo : _RX_FIFO_0 / _RX_FIFO_1 / _RX_FIFO_2
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdRxFifoClear_EXINT0(EnumRxFifoIndex enumFifo) using 1
{
    BYTE ucRxWaitCnt = 0;

    // Clear FIFO Only When Rx is Idle (H/W 0x6542 fifo_used Can Only Be Cleared When RX PTCL FSM = IDLE)
    while((ScalerGetByte_EXINT(P65_21_RX_STATE_MACHINE_L) != 0x01) && (ucRxWaitCnt < 20))
    {
        ucRxWaitCnt ++;
        DELAY_XUS_EXINT(100);
    }

    switch(enumFifo)
    {
        case _PD_RX_FIFO_0:

            ScalerSetByte_EXINT(P65_50_RX_FIFO0_RCV_MSG_INT, 0xAA);
            ScalerSetByte_EXINT(P65_51_RX_FIFO0_RCV_ERR_INT, 0x7F);
            ScalerSetByte_EXINT(P65_52_RX_FIFO0_RCV_ERR_INT_EN, 0x00);
            ScalerSetByte_EXINT(P65_53_RX_FIFO0_MSG_MIS_FLAG, 0x79);
            ScalerSetByte_EXINT(P65_60_RX_FIFO0_SP_MSG_INT, 0xAA);
            ScalerSetByte_EXINT(P65_62_RX_FIFO0_MSG_INT, 0xAA);
            ScalerSetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, ~(_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT1 | _BIT0), (_BIT6 | _BIT2));

            break;

        case _PD_RX_FIFO_1:

            ScalerSetByte_EXINT(P65_70_RX_FIFO1_RCV_MSG_INT, 0xAA);
            ScalerSetByte_EXINT(P65_71_RX_FIFO1_RCV_ERR_INT, 0x7F);
            ScalerSetByte_EXINT(P65_72_RX_FIFO1_RCV_ERR_INT_EN, 0x00);
            ScalerSetByte_EXINT(P65_73_RX_FIFO1_MSG_MIS_FLAG, 0x79);
            ScalerSetByte_EXINT(P65_80_RX_FIFO1_SP_MSG_INT, 0xAA);
            ScalerSetByte_EXINT(P65_82_RX_FIFO1_MSG_INT, 0xAA);
            ScalerSetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, ~(_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT1));

            break;

        case _PD_RX_FIFO_2:

            ScalerSetByte_EXINT(P65_90_RX_FIFO2_RCV_MSG_INT, 0xAA);
            ScalerSetByte_EXINT(P65_91_RX_FIFO2_RCV_ERR_INT, 0x7F);
            ScalerSetByte_EXINT(P65_92_RX_FIFO2_RCV_ERR_INT_EN, 0x00);
            ScalerSetByte_EXINT(P65_93_RX_FIFO2_MSG_MIS_FLAG, 0x79);
            ScalerSetByte_EXINT(P65_A0_RX_FIFO2_SP_MSG_INT, 0xAA);
            ScalerSetByte_EXINT(P65_A2_RX_FIFO2_MSG_INT, 0xAA);
            ScalerSetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, ~(_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT1 | _BIT0), (_BIT4 | _BIT0));

            break;

        default:
            // Should Not Happens
            break;
    }
}

//--------------------------------------------------
// Description  : PD Update Unconstrained Powered Bit Whenever Power Status Changed
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdUpdateUnconstrainedPow(void)
{
    if(GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE)
    {
        // Check Local Power Off
        if(ScalerTypeCPowerCheckLocPowExist(_OFF) == _TRUE)
        {
            // Update Unconstrained Powered Bit
            SET_PD_RX0_UNCONSTRAIN_POWER(_FALSE);
        }
    }
    else if(GET_PD_RX0_UNCONSTRAIN_POWER() == _FALSE)
    {
        // Check Local Power On
        if(ScalerTypeCPowerCheckLocPowExist(_ON) == _TRUE)
        {
            // Update Unconstrained Powered Bit
            SET_PD_RX0_UNCONSTRAIN_POWER(_TRUE);
        }
    }
}


//--------------------------------------------------
// Description  : Enable / Disable FIFO_0/1/2 Interrupt when Rcv Msg.
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdRxIntControl(bit b1Action)
{
    if(b1Action == _ENABLE)
    {
        // Enable Rx Rcv Msg IRQ
        ScalerSetBit(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT6 | _BIT5 | _BIT3 | _BIT1), _BIT6);
    }
    else
    {
        // Disable Rx Rcv Msg IRQ
        ScalerSetBit(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT6 | _BIT5 | _BIT3 | _BIT1), 0x00);
    }
}

//--------------------------------------------------
// Description  : Enable / Disable FIFO_0/1/2 Interrupt when Rcv Msg.
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdRxIntControl_EXINT0(bit b1Action) using 1
{
    if(b1Action == _ENABLE)
    {
        // Enable Rx Rcv Msg IRQ
        ScalerSetBit_EXINT(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT6 | _BIT5 | _BIT3 | _BIT1), _BIT6);
    }
    else
    {
        // Disable Rx Rcv Msg IRQ
        ScalerSetBit_EXINT(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT6 | _BIT5 | _BIT3 | _BIT1), 0x00);
    }
}

//--------------------------------------------------
// Description  : Set Flag & Time in Interrupt For Main Loop to Active Timer Event
// Input Value  : enumEventID : Timer Event / usTime : Timeout Time
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdActiveTimerEvent_EXINT0(WORD usTime, EnumScalerTimerEventID enumEventID) using 1
{
    SET_PD_RX0_TIMER_EVENT_ID(enumEventID);
    SET_PD_RX0_TIMER_EVENT_CNT(usTime);
    SET_PD_RX0_TIMER_EVENT_VALID();
}

//--------------------------------------------------
// Description  : Cancel All Timer Events When CC Unattach
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdUnattachCancelTimerEvent(void)
{
    CLR_PD_RX0_TIMER_EVENT_VALID();

    // Cancel Timer Event
    ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_SRC_TURN_ON_POWER);
    ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER);
    ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
    ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_S8_HRST);
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
    ScalerTimerCancelTimerEvent(_SCALER_TIMER_EVENT_PD_RX0_PPS_TIMEOUT);
#endif

    // Cancel WD Timer Event
    ScalerTimerWDCancelTimerEvent(_SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);
    ScalerTimerWDCancelTimerEvent(_SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_ON_POWER);
    ScalerTimerWDCancelTimerEvent(_SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER);
    ScalerTimerWDCancelTimerEvent(_SCALER_WD_TIMER_EVENT_PD_RX0_SEND_MSG);
}

//--------------------------------------------------
// Description  : Check if Tx HW is Avaliable (PD 3.0 : Check TxSinkOK/NG, PD 2.0 : Check PHY Idle)
// Input Value  : None
// Output Value : _TRUE / _FALSE
//--------------------------------------------------
bit ScalerTypeCRx0PdTxAvaliable(void)
{
    bit bCheckResult = _FALSE;

    if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
    {
        if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
        {   // SRC Should Change Rp to "SinkTxNG" Before Initiating AMS
            if(ScalerGetBit(P66_37_CC_HW_Z_CFG, (_BIT7 | _BIT6)) == _PD_SINK_TX_NG)
            {   // Rp = SinkTxNG (Source is OK to Send Message When SRC_INIT_AMS = TRUE)
                bCheckResult = GET_PD_RX0_SRC_INIT_AMS();
            }
            else
            {   // Rp = SinkTxOK, Change Rp to SinkTxNG (CLR_SRC_INIT_AMS, and Set to TRUE After Timer timeout)
                ScalerSetBit(P66_37_CC_HW_Z_CFG, ~(_BIT7 | _BIT6), _PD_SINK_TX_NG);

                CLR_PD_RX0_SRC_INIT_AMS();

                // Source Can Initiate AMS 16-20ms After Change Rp to SinkTxNG
                ScalerTimerActiveTimerEvent(_SRC_INIT_AMS_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SET_SRC_INIT_AMS);

                bCheckResult = _FALSE;
            }
        }
        else
        {
            if(ScalerTypeCRx0CcDetResistor() == _DET_RP_3P0A)
            {   // Rp = SinkTxOK (Rp 3.0A)
                bCheckResult = _TRUE;
            }
            else
            {   // Rp = SinkTxNG (Rp 1.5A)
                bCheckResult = _FALSE;
            }
        }
    }
    else
    {   // Check PHY Idle
        if(ScalerGetBit(P65_05_PD_PHY_IDLE_INT, _BIT2) == _BIT2)
        {   // PHY Idle Flag = 1
            bCheckResult = _TRUE;
        }
        else
        {   // PHY Idle Flag = 0
            bCheckResult = _FALSE;
        }
    }
    return bCheckResult;

#if((_DEBUG_MESSAGE_TYPE_C == _ON) && (_PD_FW_DEBUG == _ON))
    DebugMessageTypeC("[PD] Tx Avaliable Check : ", bCheckResult);
#endif
}

//--------------------------------------------------
// Description  : Check if Present Power Contract is still Valid
// Input Value  : None
// Output Value : _TRUE / _FALSE
//--------------------------------------------------
BYTE ScalerTypeCRx0PdCheckPowerContractValid_EXINT0(void) using 1
{
    // Call ScalerTypeCPower Functions to Get Currently Avaliable Power
    // If Power Contract Power is <= Avaliable Power => TRUE; ELSE => FALSE
    return _TRUE;
}

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
//--------------------------------------------------
// Description  : Check if to Send DP Config
// Input Value  : None
// Output Value : _PD_CONFIG_REQUIRED (Send DP Config)/ _PD_CONFIG_NOT_REQUIRED (Maintain Current Config or Exit Mode)
//--------------------------------------------------
EnumDpStatusCheckResult ScalerTypeCRx0PdCheckDpStatus_EXINT0(void) using 1
{
    SET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG(_PD_DP_CONFIG);

    // Display Port Status : [6] Exit DP Request / [5] USB Config Request / [4] Multi-Func = X
    // [3] Adaptor Func = 1 / [2] Power Low = 0 / [1:0] Connected = 01 (DP_TX)
#if(_TYPE_C_EMB_CTS_FLOW == _ON)
    if((g_pucDataObj_EXINT[7] & (_BIT0)) != _BIT0)
    {
        SET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG(_PD_USB_CONFIG);
    }
#endif

    // DFP Check Exit Mode Bit
    if((g_pucDataObj_EXINT[7] & _BIT6) == _BIT6)
    {
        SET_PD_RX0_DP_ALT_MODE_EXIT_REQ();
        SET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG(_PD_USB_CONFIG);
    }

    // DFP Check USB Configuration Request Bit
    if((g_pucDataObj_EXINT[7] & _BIT5) == _BIT5)
    {
        SET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG(_PD_USB_CONFIG);
    }

    // DFP Update UFP Multi-Funtion Bit
    if((g_pucDataObj_EXINT[7] & _BIT4) == _BIT4)
    {
        SET_PD_RX0_MULTI_FUNCTION();
    }
    else
    {
        CLR_PD_RX0_MULTI_FUNCTION();
    }

    if(GET_PD_RX0_DP_ALT_MODE_CONFIG() == GET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG())
    {
        return _PD_CONFIG_NOT_REQUIRED;
    }
    else
    {
        return _PD_CONFIG_REQUIRED;
    }
}

//--------------------------------------------------
// Description  : Check if DP_Config is Valid @ Interrupt
// Input Value  : None
// Output Value : _TRUE(REQ as DP_RX & Pin Assignment C / D / E || Config USB & Pin Assignment NONE)/_FALSE
//--------------------------------------------------
BYTE ScalerTypeCRx0PdCheckDpConfig_EXINT0(void) using 1
{
    BYTE ucCheckResult = _FALSE;

    // Check if Request DP_RX (VDO1[1:0] = b'10)
    if((g_pucDataObj_EXINT[7] & (_BIT1 | _BIT0)) == _BIT1)
    {
        switch(g_pucDataObj_EXINT[6])
        {
            case _TYPE_C_PIN_ASSIGNMENT_C:
            case _TYPE_C_PIN_ASSIGNMENT_D:
            case _TYPE_C_PIN_ASSIGNMENT_E:

                SET_PD_RX0_PIN_ASSIGNMENT(g_pucDataObj_EXINT[6]);
                ucCheckResult = _TRUE;

                break;

            default:

                ucCheckResult = _FALSE;

                break;
        }
    }
    // Check if Request USB Configuration (VDO1[1:0] = b'00)
    else if((g_pucDataObj_EXINT[7] & (_BIT1 | _BIT0)) == 0x00)
    {
        SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_NONE);
        ucCheckResult = _TRUE;
    }
    else
    {
        ucCheckResult = _FALSE;
    }
    return ucCheckResult;
}

//--------------------------------------------------
// Description  : Search Through All SVIDs to Check if DP_SID Exist
// Input Value  : None
// Output Value : _TRUE / _FALSE
//--------------------------------------------------
BYTE ScalerTypeCRx0PdSearchSvid_EXINT0(void) using 1
{
    BYTE ucSearchResult = _FALSE;

    CLR_PD_RX0_DP_SVID_SEARCH_FINISH();

    for(pData_EXINT[0] = 0; pData_EXINT[0] < (GET_PD_RX0_RCV_NOD_CNT() * 4); pData_EXINT[0] = pData_EXINT[0] + 2)
    {
        if((g_pucDataObj_EXINT[pData_EXINT[0]] == 0xFF) && (g_pucDataObj_EXINT[pData_EXINT[0] + 1] == 0x01))
        {   // if SVID = DP_SID (0xFF01), Set Result to TRUE
            ucSearchResult = _TRUE;
        }
        else if((g_pucDataObj_EXINT[pData_EXINT[0]] == 0x00) && (g_pucDataObj_EXINT[pData_EXINT[0] + 1] == 0x00))
        {   // if SVID = 0x00, Search Finish
            SET_PD_RX0_DP_SVID_SEARCH_FINISH();
        }
    }

    return ucSearchResult;
}

//--------------------------------------------------
// Description  : Search All Modes to Get DP Port Capability (DP_Tx) and Pin Assignment ( C / D / E )
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSearchMode_EXINT0(void) using 1
{
    CLR_PD_RX0_DP_OBJ_POS();

    for(pData_EXINT[0] = 4; pData_EXINT[0] < (GET_PD_RX0_RCV_NOD_CNT() * 4); pData_EXINT[0] = pData_EXINT[0] + 4)
    {
        // if(Support DP Tx), Get Supported Pin Assignments
        if((g_pucDataObj_EXINT[pData_EXINT[0] + 3] & _BIT1) == _BIT1)
        {
            // If Connect to Receptacle, Refer to UFP Pin Assignment
            if((g_pucDataObj_EXINT[pData_EXINT[0] + 3] & _BIT6) == _BIT6)
            {
                SET_PD_RX0_PARTNER_PIN_ASSIGNMENT(g_pucDataObj_EXINT[pData_EXINT[0] + 2]);
            }
            else
            {
                // If Connect to Receptacle, Refer to DFP Pin Assignment
                SET_PD_RX0_PARTNER_PIN_ASSIGNMENT(g_pucDataObj_EXINT[pData_EXINT[0] + 1]);
            }

            // Check If There is Any Pin Assignment Avaliable (Partner & Our Cap Both Support)
            if((GET_PD_RX0_PARTNER_PIN_ASSIGNMENT() & GET_PD_RX0_PIN_ASSIGNMENT_CAP()) != 0x00)
            {
                SET_PD_RX0_DP_OBJ_POS(pData_EXINT[0] / 4);
            }
        }
        // Else, Keep Target Object Position = 0x00
    }
}

//--------------------------------------------------
// Description  : DFP Judge Target Pin Assignment By Partner Capability
// Input Value  : None
// Output Value : Target Pin Assignment to be Configured
//--------------------------------------------------
BYTE ScalerTypeCRx0PdDfpJudgePinAssignment_EXINT0(void)  using 1
{
    BYTE ucPinAssignment = (GET_PD_RX0_PARTNER_PIN_ASSIGNMENT() & (BYTE)GET_PD_RX0_PIN_ASSIGNMENT_CAP());
    SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_NONE);

    if((GET_PD_RX0_MULTI_FUNCTION() == _TRUE) && ((ucPinAssignment & _BIT3) == _BIT3))
    {
        // If "Multi-Function = 1" and "Pin Assignment D Support"
        SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_D);
    }
    else if((ucPinAssignment & _BIT2) == _BIT2)
    {
        // If "Pin Assignment C Support"
        SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_C);
    }
    else if((ucPinAssignment & _BIT3) == _BIT3)
    {
        // If "Pin Assignment D Support"
        SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_D);
    }
    else if((ucPinAssignment & _BIT4) == _BIT4)
    {
        // If "Pin Assignment E Support"
        SET_PD_RX0_PIN_ASSIGNMENT(_TYPE_C_PIN_ASSIGNMENT_E);
    }

    if(GET_PD_RX0_PIN_ASSIGNMENT() != _TYPE_C_PIN_ASSIGNMENT_NONE)
    {
        return _TRUE;
    }
    else
    {
        return _FALSE;
    }
}
#endif  // End of #if(MODAL_OPERATION_SUPPORT == _TRUE)

//--------------------------------------------------
// Description  : Get DP Alt. Mode Ready Status
// Input Value  : None
// Output Value : Alt Mode Ready (_TRUE / _FALSE)
//--------------------------------------------------
bit ScalerTypeCRx0PdGetAltModeReady(void)
{
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && (_SNK_REQUEST_SWAP_TO_SRC == _TRUE))
    if((GET_PD_RX0_DP_ALT_MODE_CONFIG() == _PD_DP_CONFIG) && ((GET_PD_RX0_PARTNER_DRP() == _FALSE) || (GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC) || (GET_PD_RX0_UNCONSTRAIN_POWER() == _FALSE)))
#else
    if(GET_PD_RX0_DP_ALT_MODE_CONFIG() == _PD_DP_CONFIG)
#endif
    {
        return _TRUE;
    }
    else
    {
        return _FALSE;
    }
}

//--------------------------------------------------
// Description  : Get DP Alt. Mode Pin Assignment
// Input Value  : None
// Output Value : Enumeration of Pin Assignment C/D/E
//--------------------------------------------------
EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment(void)
{
    return GET_PD_RX0_PIN_ASSIGNMENT();
}

//--------------------------------------------------
// Description  : Get DP Alt. Mode Pin Assignment
// Input Value  : None
// Output Value : Enumeration of Pin Assignment C/D/E
//--------------------------------------------------
EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment_EXINT0(void) using 1
{
    return GET_PD_RX0_PIN_ASSIGNMENT();
}

#if(_WD_TIMER_INT_SUPPORT == _ON)
//--------------------------------------------------
// Description  : Get DP Alt. Mode Pin Assignment
// Input Value  : None
// Output Value : Enumeration of Pin Assignment C/D/E
//--------------------------------------------------
EnumTypeCPinCfgType ScalerTypeCRx0PdGetPinAssignment_WDINT(void) using 3
{
    return GET_PD_RX0_PIN_ASSIGNMENT();
}
#endif

//--------------------------------------------------
// Description  : Set Pin Assignment Capabiliy
// Input Value  : None
// Output Value : Enumeration of Pin Assignment C/D/E
//--------------------------------------------------
void ScalerTypeCRx0PdSetPinAssignmentCapability(EnumTypeCPinCfgCapType enumPinAssignmentCap)
{
    SET_PD_RX0_PIN_ASSIGNMENT_CAP(enumPinAssignmentCap);
}

//--------------------------------------------------
// Description  : Set Multi Function Bit
// Input Value  : None
// Output Value : Enumeration of Multi Function
//--------------------------------------------------
void ScalerTypeCRx0PdSetMultiFunctionBit(EnumTypeCMultiFuncStatus enumMultiFunc)
{
    if(enumMultiFunc == _TYPE_C_MULTI_FUNC_PREFER)
    {
        SET_PD_RX0_MULTI_FUNCTION();
    }
    else
    {
        CLR_PD_RX0_MULTI_FUNCTION();
    }
}

//--------------------------------------------------
// Description  : Push HPD into HPD Queue
// Input Value  : enumHpdType : _PD_HPD_IRQ / _PD_HPD_LOW / _PD_HPD_HIGH
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdPushHpd(EnumPDHpdType enumHpdType)
{
    BYTE ucIndex = 0;

    // Push Queue Only Vlid When Alt Mode is Ready
    if(GET_PD_RX0_DP_ALT_MODE_ENTER() != _TRUE)
    {
        return;
    }

    switch(enumHpdType)
    {
        case _PD_HPD_LOW:

            for(ucIndex = 0; ucIndex < _HPD_QUEUE_DEPTH; ucIndex++)
            {
                SET_PD_RX0_HPD_QUEUE(_PD_HPD_NONE);
                ADD_PD_RX0_HPD_WPTR();
            }

            CLR_PD_RX0_HPD_WPTR();
            CLR_PD_RX0_HPD_RPTR();
            CLR_PD_RX0_HPD_CNT();

            SET_PD_RX0_HPD_QUEUE(_PD_HPD_LOW);

            ADD_PD_RX0_HPD_WPTR();
            ADD_PD_RX0_HPD_CNT();

            break;

        case _PD_HPD_HIGH:

            if((GET_PD_RX0_HPD_CNT() == 0) || (GET_PD_RX0_HPD_QUEUE((GET_PD_RX0_HPD_WPTR() + 3) % 4) != _PD_HPD_HIGH))
            {
                SET_PD_RX0_HPD_QUEUE(_PD_HPD_HIGH);

                ADD_PD_RX0_HPD_WPTR();
                ADD_PD_RX0_HPD_CNT();
            }

            break;

        case _PD_HPD_IRQ:

            if(GET_PD_RX0_HPD_CNT() <= 1)
            {
                SET_PD_RX0_HPD_QUEUE(_PD_HPD_IRQ);

                ADD_PD_RX0_HPD_WPTR();
                ADD_PD_RX0_HPD_CNT();
            }
            else
            {
                // If Last 2 HPDs are Not Both HPD_IRQs, Push New HPD_IRQ
                if((GET_PD_RX0_HPD_QUEUE((GET_PD_RX0_HPD_WPTR() + 3) % 4) != _PD_HPD_IRQ) ||
                   (GET_PD_RX0_HPD_QUEUE((GET_PD_RX0_HPD_WPTR() + 2) % 4) != _PD_HPD_IRQ))
                {
                    SET_PD_RX0_HPD_QUEUE(_PD_HPD_IRQ);

                    ADD_PD_RX0_HPD_WPTR();
                    ADD_PD_RX0_HPD_CNT();
                }
            }

            break;

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Push HPD into HPD Queue @ Interrupt
// Input Value  : enumHpdType : _PD_HPD_IRQ / _PD_HPD_LOW / _PD_HPD_HIGH
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdPushHpd_EXINT0(EnumPDHpdType enumHpdType) using 1
{
    BYTE ucIndex = 0;

    // Push Queue Only Vlid When Alt Mode is Ready
    if(GET_PD_RX0_DP_ALT_MODE_ENTER() != _TRUE)
    {
        return;
    }

    switch(enumHpdType)
    {
        case _PD_HPD_LOW:

            for(ucIndex = 0; ucIndex < _HPD_QUEUE_DEPTH; ucIndex++)
            {
                SET_PD_RX0_HPD_QUEUE(_PD_HPD_NONE);
                ADD_PD_RX0_HPD_WPTR();
            }

            CLR_PD_RX0_HPD_WPTR();
            CLR_PD_RX0_HPD_RPTR();
            CLR_PD_RX0_HPD_CNT();

            SET_PD_RX0_HPD_QUEUE(_PD_HPD_LOW);

            ADD_PD_RX0_HPD_WPTR();
            ADD_PD_RX0_HPD_CNT();

            break;

        case _PD_HPD_HIGH:

            if((GET_PD_RX0_HPD_CNT() == 0) || (GET_PD_RX0_HPD_QUEUE((GET_PD_RX0_HPD_WPTR() + 3) % 4) != _PD_HPD_HIGH))
            {
                SET_PD_RX0_HPD_QUEUE(_PD_HPD_HIGH);

                ADD_PD_RX0_HPD_WPTR();
                ADD_PD_RX0_HPD_CNT();
            }

            break;

        case _PD_HPD_IRQ:

            if(GET_PD_RX0_HPD_CNT() <= 1)
            {
                SET_PD_RX0_HPD_QUEUE(_PD_HPD_IRQ);

                ADD_PD_RX0_HPD_WPTR();
                ADD_PD_RX0_HPD_CNT();
            }
            else
            {
                // If Last 2 HPDs are Not Both HPD_IRQs, Push New HPD_IRQ
                if((GET_PD_RX0_HPD_QUEUE((GET_PD_RX0_HPD_WPTR() + 3) % 4) != _PD_HPD_IRQ) ||
                   (GET_PD_RX0_HPD_QUEUE((GET_PD_RX0_HPD_WPTR() + 2) % 4) != _PD_HPD_IRQ))
                {
                    SET_PD_RX0_HPD_QUEUE(_PD_HPD_IRQ);

                    ADD_PD_RX0_HPD_WPTR();
                    ADD_PD_RX0_HPD_CNT();
                }
            }

            break;

        default:

            break;
    }
}

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
//--------------------------------------------------
// Description  : Pop HPD from HPD Queue
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdPopHpd(void)
{
    if(GET_PD_RX0_HPD_CNT() > 0)
    {
        // Update HPD Status For DP Usage
        if(GET_PD_RX0_HPD_QUEUE(GET_PD_RX0_HPD_RPTR()) == _PD_HPD_LOW)
        {
            SET_PD_RX0_HPD_STATUS(_LOW);
        }
        else if(GET_PD_RX0_HPD_QUEUE(GET_PD_RX0_HPD_RPTR()) == _PD_HPD_HIGH)
        {
            SET_PD_RX0_HPD_STATUS(_HIGH);
        }

        CLR_PD_RX0_HPD_QUEUE();

        // Adjust HPD Queue
        ADD_PD_RX0_HPD_RPTR();
        SUB_PD_RX0_HPD_CNT();
    }
}
#endif  // End of #if(MODAL_OPERATION_SUPPORT == _TRUE)

//--------------------------------------------------
// Description  : Pop HPD from HPD Queue @ Interrupt
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdPopHpd_EXINT0(void) using 1
{
    if(GET_PD_RX0_HPD_CNT() > 0)
    {
        // Update HPD Status For DP Usage
        if(GET_PD_RX0_HPD_QUEUE(GET_PD_RX0_HPD_RPTR()) == _PD_HPD_LOW)
        {
            SET_PD_RX0_HPD_STATUS(_LOW);
        }
        else if(GET_PD_RX0_HPD_QUEUE(GET_PD_RX0_HPD_RPTR()) == _PD_HPD_HIGH)
        {
            SET_PD_RX0_HPD_STATUS(_HIGH);
        }

        CLR_PD_RX0_HPD_QUEUE();

        // Adjust HPD Queue
        ADD_PD_RX0_HPD_RPTR();
        SUB_PD_RX0_HPD_CNT();
    }
}

//--------------------------------------------------
// Description  : Clear HPD Queue When PD Reset TO Prevent DP Urgent Event DeadLock
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdClrHpd(void)
{
    BYTE ucIndex = 0;

    for(ucIndex = 0; ucIndex < _HPD_QUEUE_DEPTH; ucIndex++)
    {
        SET_PD_RX0_HPD_QUEUE(_PD_HPD_NONE);
        ADD_PD_RX0_HPD_WPTR();
    }

    SET_PD_RX0_HPD_STATUS(_LOW);
    CLR_PD_RX0_HPD_WPTR();
    CLR_PD_RX0_HPD_RPTR();
    CLR_PD_RX0_HPD_CNT();
}

//--------------------------------------------------
// Description  : Send Power Delivery Message
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT / _CABLE_RESET_PKT
//                enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmdType : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendMsg(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd)
{
    // 1. Clear Flags
    CLR_PD_RX0_INT_OVERWRITE();
    CLR_PD_RX0_TRANSMIT_RESULT();

    // 2. Check Valid Msg
    // if(ScalerTypeCRx0PdSendMsgCheck(enumPacketType, enumPdCmd) == _FALSE)

    // 3. Construct Msg.
    ScalerTypeCRx0PdConstructMsg(enumPacketType, enumPdCmd, enumVdmCmd);

    // 4. Only Send Msg. When Tx FIFO Has Not Been Overwritten by INT during Msg. Construct Flow
    if(GET_PD_RX0_INT_OVERWRITE() == _TRUE)
    {
        // Function Has Been Interrupted Before Sending, Set "Send Fail"
        SET_PD_RX0_TRANSMIT_RESULT(_PD_SENT_DISCARDED);
    }
    else
    {
        // Start Disable Rcv Msg.
        ScalerTypeCRx0PdRxIntControl(_DISABLE);

        // [0x65DC] Clear IRQs, Main Loop Do Not Enable [0x65DD], Use Polling
        ScalerSetBit(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

        // [0x65DB] Clear PHY Error IRQs
        ScalerSetBit(P65_DB_TX_PHY_TRANS_INT, ~(_BIT3 | _BIT1), (_BIT3 | _BIT1));

        // [0x65DA] Start Transmit ([1] = 1, Wait For GoodCRC Response After Transmission)
        ScalerSetBit(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), _BIT7);

        // 5. For Main Loop : Polling Sending Result (timeout = 1.5*4(msg) + 1.1*3 (CrcTimer) = 10ms)
        if(ScalerTimerPollingFlagProc(_PD_SEND_MSG_TIMEOUT, P65_DC_TX_PD_MSG_INT, _BIT5, _BIT5) == _TRUE)
        {
            // tx_prl_trans_done_irq = 1
            SET_PD_RX0_TRANSMIT_RESULT(ScalerGetByte(P65_DC_TX_PD_MSG_INT) & (0x1F));
        }
        else
        {   // !!! WARNING : NO SENDING RESULT !!!
            SET_PD_RX0_TRANSMIT_RESULT(_PD_SENT_RETRY_FAIL);
        }

        // [0x65E5] Set Tx FIFO [2:1] Spec Ver = 2.0, For PD2.0/3.0 CTS
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2 | _BIT1), (_BIT1));
    }
}

//--------------------------------------------------
// Description  : Send Power Delivery Message Not Include Soft Reset and Hard Reset
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT
//                enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmdType : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructMsg(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd)
{
    BYTE ucExtendedBit = 0;
    BYTE ucDataObjectCnt = 0;
    BYTE ucMsgHeader = 0;

    // 1. [0x65E9-EA] Set Up Number of Data Objects(Data Blocks) if Needed
    switch(enumPdCmd)
    {
        case _PD_CMD_RSV:
        case _PD_CMD_GOODCRC:
        case _PD_CMD_GOTOMIN:
        case _PD_CMD_ACCEPT:
        case _PD_CMD_REJECT:
        case _PD_CMD_PING:
        case _PD_CMD_PS_RDY:
        case _PD_CMD_GET_SRC_CAP:
        case _PD_CMD_GET_SNK_CAP:
        case _PD_CMD_DR_SWAP:
        case _PD_CMD_PR_SWAP:
        case _PD_CMD_VCONN_SWAP:
        case _PD_CMD_WAIT:
        case _PD_CMD_SOFT_RESET:

            ucDataObjectCnt = 0;    // Control Message Has No Data Object
            break;

        case _PD_CMD_SRC_CAP:

            ucDataObjectCnt = GET_PD_RX0_SRC_PDO_CNT();
            break;

        case _PD_CMD_REQUEST:

            ucDataObjectCnt = 1;
            break;

        case _PD_CMD_BIST:

            // Data Message For Tester Only
            ucDataObjectCnt = 1;
            break;

        case _PD_CMD_SNK_CAP:

            ucDataObjectCnt = _SNK_CAP_PDO_CNT;
            break;

        case _PD_CMD_VDM:

            switch(enumVdmCmd)
            {
                case _PD_VDM_CMD_DISCOVER_ID_REQ:
                case _PD_VDM_CMD_DISCOVER_SVID_REQ:
                case _PD_VDM_CMD_DISCOVER_MODE_REQ:
                case _PD_VDM_CMD_ENTER_MODE_REQ:
                case _PD_VDM_CMD_EXIT_MODE_REQ:
                case _PD_VDM_CMD_ENTER_MODE_ACK:
                case _PD_VDM_CMD_EXIT_MODE_ACK:
                case _PD_VDM_CMD_DP_CONFIG_ACK:
                case _PD_VDM_CMD_DISCOVER_ID_NAK:
                case _PD_VDM_CMD_DISCOVER_SVID_NAK:
                case _PD_VDM_CMD_DISCOVER_MODE_NAK:
                case _PD_VDM_CMD_ENTER_MODE_NAK:
                case _PD_VDM_CMD_EXIT_MODE_NAK:
                case _PD_VDM_CMD_DP_STATUS_NAK:
                case _PD_VDM_CMD_DP_CONFIG_NAK:
                case _PD_VDM_CMD_DISCOVER_ID_BUSY:
                case _PD_VDM_CMD_DISCOVER_SVID_BUSY:
                case _PD_VDM_CMD_DISCOVER_MODE_BUSY:
                case _PD_VDM_CMD_ENTER_MODE_BUSY:
                case _PD_VDM_CMD_EXIT_MODE_BUSY:
                case _PD_VDM_CMD_DP_STATUS_BUSY:
                case _PD_VDM_CMD_DP_CONFIG_BUSY:

                    ucDataObjectCnt = 1;
                    break;

                case _PD_VDM_CMD_ATTENTION_REQ:
                case _PD_VDM_CMD_DP_STATUS_REQ:
                case _PD_VDM_CMD_DP_CONFIG_REQ:
                case _PD_VDM_CMD_DISCOVER_SVID_ACK:
                case _PD_VDM_CMD_DISCOVER_MODE_ACK:
                case _PD_VDM_CMD_DP_STATUS_ACK:

                    ucDataObjectCnt = 2;
                    break;

                case _PD_VDM_CMD_DISCOVER_ID_ACK:

                    ucDataObjectCnt = 5;
                    break;

                case _PD_VDM_CMD_RESERVED:
                default:

                    ucDataObjectCnt = 0;
                    break;
            }

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _PD_CMD_NOT_SUPPORT:
        case _PD_CMD_BAT_STATUS:
        case _PD_CMD_ALERT:

            ucDataObjectCnt = 0;
            break;
#endif
        default:

            ucDataObjectCnt = 0;
            break;
    }

    // 2. Construct Data Object into Tx FIFO, if Number of Data Object is not 0
    if(ucDataObjectCnt != 0)
    {
        ScalerTypeCRx0PdConstructDataObj(enumPdCmd, enumVdmCmd);
    }

    // 3. [0x65E5] Construct Msg. Header 0
    // ===================================================================
    // | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
    // |Ext| Num. of DO| PR|  Spec | DR|
    ucMsgHeader = ucMsgHeader | ucExtendedBit;
    ucMsgHeader = ucMsgHeader | (BYTE)(ucDataObjectCnt << 4);

    if(enumPacketType == _PD_SOP_PKT)
    {
        ucMsgHeader = ucMsgHeader | (GET_PD_RX0_POWER_ROLE() << 3);
        ucMsgHeader = ucMsgHeader | (GET_PD_RX0_SPEC_VER() << 1);
        ucMsgHeader = ucMsgHeader | GET_PD_RX0_DATA_ROLE();
    }
    else if((enumPacketType == _PD_SOP_P_PKT) || (enumPacketType == _PD_SOP_PP_PKT))
    {
        ucMsgHeader = ucMsgHeader | (BYTE)(_PD_DEVICE << 3);
        ucMsgHeader = ucMsgHeader | (GET_PD_RX0_CBL_SPEC_VER() << 1);
    }

    // ====================================================================

    // 4. Disable Rcv Msg. INT
    ScalerTypeCRx0PdRxIntControl(_DISABLE);

    // 5. Start to Fill Packet Type, Msg. Header & Data Object
    if(ScalerGetBit(P65_DA_TX_TRANSMIT_CTRL, _BIT7) == 0x00)
    {   // Do Not Write Tx FIFO When Tx is Transmitting During INT

        // [0x65E0] Select Transmission Mode
        // [7:6] b'00 = Preamble + SOP + Msg. Header + Data + CRC + EOP
        ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), 0x00);

        // [0x65E0] Set Packet Type [5:3]
        ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), ((enumPacketType << 3) & (_BIT5 | _BIT4 | _BIT3)));

        // [0x65E5] Fill Message Header 0
        ScalerSetByte(P65_E5_TX_FIFO_MSG_HEADER0, ucMsgHeader);

        // [0x65E6] Fill in Msg. Header 1 ( Msg. Header[4:0] : Command Type = enumCtrlMsg )
        ScalerSetBit(P65_E6_TX_FIFO_MSG_HEADER1, ~(_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (enumPdCmd & (_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0)));

        // Clear Tx FIFO Addr.
        ScalerSetByte(P65_E9_TX_FIFO_ADDR, 0x00);

        // Fill Data Object into Tx FIFO
        for(pData[0] = 0; pData[0] < (ucDataObjectCnt * 4); pData[0]++)
        {
            ScalerSetByte(P65_EA_TX_FIFO_DATA, g_pucDataObject[pData[0]]);
        }
    }

    // 6. Enable Rcv Msg. INT
    ScalerTypeCRx0PdRxIntControl(_ENABLE);
}

//--------------------------------------------------
// Description  : Fill Data Objects into TX FIFO
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT / _CABLE_RESET_PKT
//                enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmd : _VDM_CMD_DISCOVER_ID / _VDM_CMD_DISCOVER_SVID ...
//                enumVdmCmdType : _VDM_CMD_TYPE_REQ / _VDM_CMD_TYPE_ACK ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructDataObj(EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd)
{
    // Clear g_pucDataObject_EXINT
    for(pData[0] = 0; pData[0] < _MAX_DATA_OBJ_CNT * 4; pData[0] ++)
    {
        g_pucDataObject[pData[0]] = 0;
    }

    // Process Data Object Fields For FIFO Fill
    switch(enumPdCmd)
    {
        case _PD_CMD_SRC_CAP:

            // | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
            // | PDO Type| DRP| Sus| UP | UC | DRD| Unc|
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && ((_SRC_ACCEPT_SWAP_TO_SNK == _TRUE) || (_SNK_ACCEPT_SWAP_TO_SRC == _TRUE) || (_SRC_REQUEST_SWAP_TO_SNK == _TRUE) || (_SNK_REQUEST_SWAP_TO_SRC == _TRUE)))
            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT5);
#endif

#if(_USB_SUSPEND == _TRUE)
            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT4);
#endif

            if(GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE)
            {
                g_pucDataObject[0] = g_pucDataObject[0] | (_BIT3);
            }

#if(_TYPE_C_EMB_USB_ROLE != _TYPE_C_USB_NOT_SUPPORT)
            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT2);
#endif

#if((_DFP_SWAP_TO_UFP == _TRUE) || (_UFP_SWAP_TO_DFP == _TRUE))
            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT1);
#endif

#if(_UNCHUNK_SUPPORT == _TRUE)
            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT0);
#endif

            for(pData[1] = 0; pData[1] < GET_PD_RX0_SRC_PDO_CNT(); pData[1] ++)
            {
                if(GET_PD_RX0_SRC_PDO_TYPE(pData[1]) == _PD_FIX_SUPPLY_PDO)
                {
                    // [31:30] PDO Type = 2'b00
                    g_pucDataObject[(pData[1] * 4)] = g_pucDataObject[(pData[1] * 4)] | (((BYTE)GET_PD_RX0_SRC_PDO_TYPE(pData[1]) << 6));

                    // | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
                    // |  Rsv(0) | Peak Cur| Voltage(50mV)[9:6]|
                    g_pucDataObject[(pData[1] * 4) + 1] = g_pucDataObject[(pData[1] * 4) + 1] | ((BYTE)(GET_PD_RX0_SRC_CAP_PEAK(pData[1]) << 4) & (_BIT5 | _BIT4));
                    g_pucDataObject[(pData[1] * 4) + 1] = g_pucDataObject[(pData[1] * 4) + 1] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData[1]) / 5) >> 6) & (_BIT3 | _BIT2 | _BIT1 | _BIT0));

                    // | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
                    // |     Voltage(50mV) [5:0]     |                  Max.Cur [7:0]                  |
                    g_pucDataObject[(pData[1] * 4) + 2] = g_pucDataObject[(pData[1] * 4) + 2] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData[1]) / 5) << 2) & (_BIT7 | _BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2));

                    // Adjust Source Capabilty Current Acording to Cable Info, Make Sure Current Not > Cable Current
                    if(GET_PD_RX0_SRC_CAP_CUR(pData[1]) <= GET_PD_RX0_CBL_MAX_CUR())
                    {
                        g_pucDataObject[(pData[1] * 4) + 2] = g_pucDataObject[(pData[1] * 4) + 2] | ((BYTE)(GET_PD_RX0_SRC_CAP_CUR(pData[1]) >> 8) & (_BIT1 | _BIT0));
                        g_pucDataObject[(pData[1] * 4) + 3] = g_pucDataObject[(pData[1] * 4) + 3] | ((BYTE)(GET_PD_RX0_SRC_CAP_CUR(pData[1])));
                    }
                    else
                    {
                        g_pucDataObject[(pData[1] * 4) + 2] = g_pucDataObject[(pData[1] * 4) + 2] | ((BYTE)(GET_PD_RX0_CBL_MAX_CUR() >> 8) & (_BIT1 | _BIT0));
                        g_pucDataObject[(pData[1] * 4) + 3] = g_pucDataObject[(pData[1] * 4) + 3] | ((BYTE)GET_PD_RX0_CBL_MAX_CUR());
                    }
                }
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                else if(GET_PD_RX0_SRC_PDO_TYPE(pData[1]) == _PD_3_PROGRAMMABLE_PDO)
                {
                    // [31:30] PDO Type = 2'b11 (Programmabl Power Supply)
                    g_pucDataObject[(pData[1] * 4)] = g_pucDataObject[(pData[1] * 4)] | (((BYTE)GET_PD_RX0_SRC_PDO_TYPE(pData[1])) << 6);

                    // [24:17] Max Voltage in 100mV
                    g_pucDataObject[(pData[1] * 4)] = g_pucDataObject[(pData[1] * 4)] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData[1]) / 10) >> 7) & (_BIT0));
                    g_pucDataObject[(pData[1] * 4) + 1] = g_pucDataObject[(pData[1] * 4) + 1] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData[1]) / 10) << 1) & (~_BIT0));

                    // [15:8] Min Voltage in 100mV
                    g_pucDataObject[(pData[1] * 4) + 2] = (BYTE)(GET_PD_RX0_SRC_CAP_VOL_MIN(pData[1]) / 10);

                    // [6:0] Max Current in 50mA
                    // Adjust Source Capabilty Current Acording to Cable Info, Make Sure Current Not > Cable Current
                    if(((GET_PD_RX0_SRC_CAP_CUR(pData[1])) * 5) <= GET_PD_RX0_CBL_MAX_CUR())
                    {
                        g_pucDataObject[(pData[1] * 4) + 3] = (((BYTE)GET_PD_RX0_SRC_CAP_CUR(pData[1])) & (_BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));
                    }
                    else
                    {
                        g_pucDataObject[(pData[1] * 4) + 3] = (((BYTE)(GET_PD_RX0_CBL_MAX_CUR() / 5)) & (_BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));
                    }
                }
#endif  // End of #if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
            }

            break;

        case _PD_CMD_REQUEST:

            // | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
            // | 0  |   Obj. Pos   | GB | CM | UC | Sus|
            g_pucDataObject[0] = g_pucDataObject[0] | (GET_PD_RX0_REQ_OBJ_POS() << 4);
            g_pucDataObject[0] = g_pucDataObject[0] | (GET_PD_RX0_REQ_GIVE_BACK() << 3);
            g_pucDataObject[0] = g_pucDataObject[0] | (GET_PD_RX0_REQ_CAP_MIS() << 2);

#if(_TYPE_C_EMB_USB_ROLE != _TYPE_C_USB_NOT_SUPPORT)
            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT1);
#endif

#if(_USB_SUSPEND == _FALSE)
            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT0);
#endif

            // | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
            // | UC | Reserved(0)  |   Op. Cur [9:6]   |
#if(_UNCHUNK_SUPPORT == _TRUE)
            g_pucDataObject[1] = g_pucDataObject[1] | (_BIT7);
#endif
            g_pucDataObject[1] = g_pucDataObject[1] | ((BYTE)(GET_PD_RX0_REQ_OP_CUR() >> 6) & (_BIT3 | _BIT2 | _BIT1 | _BIT0));

            // | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 |
            // |       Op. Cur [5:0]         | Max.Cur |
            g_pucDataObject[2] = g_pucDataObject[2] | ((BYTE)(GET_PD_RX0_REQ_OP_CUR() << 2) & (_BIT7 | _BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2));
            g_pucDataObject[2] = g_pucDataObject[2] | ((BYTE)(GET_PD_RX0_REQ_MAX_CUR() >> 8) & (_BIT1 | _BIT0));

            // | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
            // |            Max. Cur [7:0]             |
            g_pucDataObject[3] = g_pucDataObject[3] | (BYTE)(GET_PD_RX0_REQ_MAX_CUR());

            break;

        case _PD_CMD_VDM:

            ScalerTypeCRx0PdConstructVdmDataObj(enumVdmCmd);

            break;

        case _PD_CMD_BIST:

            g_pucDataObject[0] = g_pucDataObject[0] | (_BIT7);

            break;

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Fill Data Objects into TX FIFO @ Main Loop
// Input Value  : enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmdType : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructVdmDataObj(EnumVdmCmd enumVdmCmd)
{
    switch(enumVdmCmd)
    {
        case _PD_VDM_CMD_DISCOVER_ID_REQ:
        case _PD_VDM_CMD_DISCOVER_SVID_REQ:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] PD SID = 0xFF00
            g_pucDataObject[0] = 0xFF;
            g_pucDataObject[1] = 0x00;

            // [15] Struct. VDM = 1, [14:13] VDM Ver , [12:11] Rsv., [10:8] Obj. Pos = b'000
            g_pucDataObject[2] = (_BIT7);

            // If PD 3.0, [14:13] VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObject[2] = g_pucDataObject[2] | (_BIT5);
            }

            // [7:0] VDM CMD = Discover ID Request (0x01) / Discover SVID Request (0x02)
            g_pucDataObject[3] = enumVdmCmd;

            break;

        case _PD_VDM_CMD_DISCOVER_MODE_REQ:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] DP SID = 0xFF01
            g_pucDataObject[0] = 0xFF;
            g_pucDataObject[1] = 0x01;

            // [15] Struct. VDM = 1, [14:13] VDM Ver , [12:11] Rsv., [10:8] Obj. Pos = b'000
            g_pucDataObject[2] = (_BIT7);

            // If PD 3.0, [14:13] VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObject[2] = g_pucDataObject[2] | (_BIT5);
            }

            // [7:0] VDM CMD = Discover Mode Request (0x03)
            g_pucDataObject[3] = enumVdmCmd;

            break;

        case _PD_VDM_CMD_ENTER_MODE_REQ:
        case _PD_VDM_CMD_EXIT_MODE_REQ:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] DP SID = 0xFF01
            g_pucDataObject[0] = 0xFF;
            g_pucDataObject[1] = 0x01;

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos = b'001-111
            g_pucDataObject[2] = (_BIT7) | (GET_PD_RX0_DP_OBJ_POS());

            // If PD 3.0, [14:13] VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObject[2] = g_pucDataObject[2] | (_BIT5);
            }

            // [7:0] VDM CMD = Enter / Exit Mode Request (0x04 / 0x05)
            g_pucDataObject[3] = enumVdmCmd;

            break;

        case _PD_VDM_CMD_DP_STATUS_REQ:
        case _PD_VDM_CMD_ATTENTION_REQ:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] DP SID = 0xFF01
            g_pucDataObject[0] = 0xFF;
            g_pucDataObject[1] = 0x01;

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos
            g_pucDataObject[2] = (_BIT7) | (GET_PD_RX0_DP_OBJ_POS());

            // If PD 3.0, [14:13] VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObject[2] = g_pucDataObject[2] | (_BIT5);
            }

            // [7:0] VDM CMD = DP Status Req (0x10) / Attention Req (0x06)
            g_pucDataObject[3] = enumVdmCmd;

            // -------- Data Obj 1 : DP Status ---------
            // [31:16] Reserved = 0x00
            g_pucDataObject[4] = 0x00;
            g_pucDataObject[5] = 0x00;

            // [15:9] Reserved, [8] HPD IRQ, [7] HPD State : HIGH/LOW, [6] Exit DP : No, [5] USB Config = No
            // [4] Multi-Func = No, [3] DP En = Yes, [2] Low Power = No, [1:0] Connected DP Role : DP_RX(b'10)
            g_pucDataObject[6] = 0x00;
            g_pucDataObject[7] = (0x0A) | (GET_PD_RX0_MULTI_FUNCTION() << 4);

            if(GET_PD_RX0_HPD_QUEUE(GET_PD_RX0_HPD_RPTR()) == _PD_HPD_LOW)
            {
                DebugMessageSystem("8. [PD] HPD LOW : ", 0);
            }
            else
            {
                // HPD = HIGH or IRQ, HPD_High = 1
                g_pucDataObject[7] = (g_pucDataObject[7]) | (_BIT7);

                if(GET_PD_RX0_HPD_QUEUE(GET_PD_RX0_HPD_RPTR()) == _PD_HPD_HIGH)
                {
                    DebugMessageSystem("8. [PD] HPD HIGH : ", 1);
                }
                else
                {
                    g_pucDataObject[6] = _BIT0;

                    DebugMessageSystem("8. [PD] HPD IRQ : ", 1);
                }
            }

            if(GET_PD_RX0_DP_ALT_MODE_EXIT_REQ() == _TRUE)
            {
                g_pucDataObject[7] = g_pucDataObject[7] | (_BIT6);
            }

            break;

        case _PD_VDM_CMD_DP_CONFIG_REQ:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] DP SID = 0xFF01
            g_pucDataObject[0] = 0xFF;
            g_pucDataObject[1] = 0x01;

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos
            g_pucDataObject[2] = (_BIT7) | (GET_PD_RX0_DP_OBJ_POS());

            // If PD 3.0, [14:13] VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObject[2] = g_pucDataObject[2] | (_BIT5);
            }

            // [7:0] VDM CMD = DP Config Req (0x11)
            g_pucDataObject[3] = enumVdmCmd;

            // -------- Data Obj 1 : DP Configurations ---------
            // [31:16] Reserved = 0x00
            g_pucDataObject[4] = 0x00;
            g_pucDataObject[5] = 0x00;

            // [15:8] Pin Assignment to be Configured
            g_pucDataObject[6] = GET_PD_RX0_PIN_ASSIGNMENT();

            if(GET_PD_RX0_DP_ALT_MODE_TARGET_CONFIG() == _PD_DP_CONFIG)
            {
                // [7:6] Reserved, [5:2] Signaling : DP 1.3 = b'0001, [1:0] Other Side Config = DP_Tx = b'01
                g_pucDataObject[7] = 0x05;
            }
            else
            {
                // [7:6] Reserved, [5:2] Signaling : Signaling unspecified = b'0000, [1:0] Other Side Config = Config USB = b'00
                g_pucDataObject[7] = 0x00;
            }

            break;

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Send Soft Reset Message
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendSoftRst(EnumPDPacketType enumPacketType)
{
    // 1. Clear Flags & Reset PRL Layer [0x6503]
    CLR_PD_RX0_TRANSMIT_RESULT();
    ScalerSetBit(P65_03_PD_TOP_RST, ~_BIT0, 0x00);

    // 2. Construct Msg.
    ScalerTypeCRx0PdConstructSoftReset(enumPacketType);

    // 3. [0x65DC] Clear IRQs
    ScalerSetBit(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

    // 4. Enable PRL Layer & Release Message ID Reset [0x6503/E4]
    ScalerSetBit(P65_03_PD_TOP_RST, ~_BIT0, _BIT0);
    ScalerSetBit(P65_E4_TX_MSG_ID_RST, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT2 | _BIT1 | _BIT0));

    if(enumPacketType == _PD_SOP_PKT)
    {
        // [0x65DD] Enable tx_prl_trans_done IRQs, When Triggered, Look into Flags to Know Success or Fail
        ScalerSetBit(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, _BIT5);

        // 5. [0x65DA] Start Transmit ([1] = 1, Wait For GoodCRC Response After Transmission)
        ScalerSetBit(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), _BIT7);

        // 6. Transit State
        SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
        SET_PD_RX0_FW_STATE(_PD_INT_SEND_SOFTRESET);
    }
    else
    {
        // 5. [0x65DA] Start Transmit ([1] = 1, Wait For GoodCRC Response After Transmission)
        ScalerSetBit(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), _BIT7);

        // 6. For Main Loop : Polling Sending Result (timeout = 1.5*4(msg) + 1.1*3 (CrcTimer) = 10ms)
        if(ScalerTimerPollingFlagProc(_PD_SEND_MSG_TIMEOUT, P65_DC_TX_PD_MSG_INT, _BIT5, _BIT5) == _TRUE)
        {
            // tx_prl_trans_done_irq = 1
            SET_PD_RX0_TRANSMIT_RESULT(ScalerGetByte(P65_DC_TX_PD_MSG_INT) & (0x1F));
        }
        else
        {   // !!! WARNING : No Transmission Result !!!
            SET_PD_RX0_TRANSMIT_RESULT(_PD_SENT_RETRY_FAIL);
        }
    }
}

//--------------------------------------------------
// Description  : Construct Soft Reset Msg.
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructSoftReset(EnumPDPacketType enumPacketType)
{
    // 1. [0x65E0] Set Transmit Type : b'00 = Preamble + SOP + Msg. Header + Data + CRC + EOP
    ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), 0x00);

    // 2. [0x65E0] Set Packet Type [5:3]
    ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), ((enumPacketType << 3) & (_BIT5 | _BIT4 | _BIT3)));

    // 3. [0x65E5] Fill in Msg. Header0
    // [7]   Msg. Header[15]     : Extended Field = 0
    // [6:4] Msg. Header[14:12]  : Number of Data Object = 0
    ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT7 | _BIT6 | _BIT5 | _BIT4), 0x00);

    // [3]   Msg. Header[8]  : Power Role
    // [0]   Msg. Header[5]  : Data Role
    if(enumPacketType == _PD_SOP_PKT)
    {
        // [3] Power Role / [2:1] Spec Version / [0] Data Role
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, (GET_PD_RX0_POWER_ROLE() << 3));
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2, _BIT1), (GET_PD_RX0_SPEC_VER() << 1));
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, GET_PD_RX0_DATA_ROLE());

        // Reset Message ID [0x65E4]
        ScalerSetBit(P65_E4_TX_MSG_ID_RST, ~_BIT2, 0x00);
    }
    else
    {
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, ((BYTE)_PD_DEVICE << 3));
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2, _BIT1), (GET_PD_RX0_CBL_SPEC_VER() << 1));
        ScalerSetBit(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, 0x00);

        if(enumPacketType == _PD_SOP_P_PKT)
        {
            // Reset Message ID [0x65E4]
            ScalerSetBit(P65_E4_TX_MSG_ID_RST, ~_BIT1, 0x00);
        }
        else if(enumPacketType == _PD_SOP_PP_PKT)
        {
            // Reset Message ID [0x65E4]
            ScalerSetBit(P65_E4_TX_MSG_ID_RST, ~_BIT0, 0x00);
        }
    }

    // [0x65E6] Fill in Msg. Header1
    // [4:0]  Msg. Header[4:0]    : Command Type = b'0_1101
    ScalerSetBit(P65_E6_TX_FIFO_MSG_HEADER1, ~(_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT2 | _BIT0));
}

//--------------------------------------------------
// Description  : Initiate Hard Reset When Error Happens
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendHardRst(void)
{
    if(GET_DP_RX0_HARD_RST_CNT() <= _MAX_HARD_RST_CNT)
    {
        // 1. [0x65E0] Select Transmission Mode [7:6] : b'01 = Preamble + SOP
        ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), _BIT6);

        // 2. [0x65E0] Set Packet Type [5:3] : b'011 = HARD_RESET
        ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), (_BIT4 | _BIT3));

        // 3. [0x65DC] Clear IRQs
        ScalerSetBit(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

        // 4. [0x65DA] Start Transmit ([1] : Do Not Wait For GoodCRC)
        ScalerSetBit(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), (_BIT7 | _BIT1));
        ADD_DP_RX0_HARD_RST_CNT();

        // 5. Process Hard Reset
        ScalerTypeCRx0PdProcHardRst();
    }
    else
    {
        // Do Type-C Error Recovery
        SET_TYPE_C_ERROR_RECOVERY();
    }
}

//--------------------------------------------------
// Description  : Process Hard Reset When Hard Reset Sent/Rcv.
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdProcHardRst(void)
{
    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
    {
        // Clear Hard Reset Turn Off Power Flag (Set When Power Already Turned Off)
        CLR_PD_RX0_HRST_PWR_OFF();

        // TD.PD.SRC.E6 : Source can Start Changing Power After tSrcTransition = 25-35 ms
        ScalerTimerActiveTimerEvent(_SRC_ADJUST_POWER_TIMER, _SCALER_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER);
    }
    else
    {
        // 1. Turn Off Power Draw
        ScalerTypeCPowerRx0VbusControl(_OFF, _PD_POWER_SNK, _PD_NONE_SETTING_PDO, 0, 0);

        // 2. Turn Off Type-C Unattach Vbus Detection
        ScalerTypeCRx0CcVbusDetCtrl(_DISABLE);
    }

    // Turn Off Vconn, If Already Turned On
    if(GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC)
    {
        ScalerTypeCRx0CcVconnControl(_OFF);
    }

    // [0x6502] Disable PHY Layer BMC Tx/Rx
    ScalerSetBit(P65_02_PD_BMC_ENABLE, ~(_BIT2 | _BIT1), 0x00);

    // [0x6543] Clear and Disable Hard Reset IRQ
    ScalerSetBit(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT2 | _BIT1), _BIT3);

    SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
    SET_PD_RX0_FW_STATE(_PD_HARDRESET);
}


//--------------------------------------------------
// Description  : Initiate Hard Reset When Error Happens
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendCableRst(void)
{
    // 1. [0x65E0] Select Transmission Mode [7:6] : b'01 = Preamble + SOP
    ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), _BIT6);

    // 2. [0x65E0] Set Packet Type [5:3] : b'100 = CBL_RESET
    ScalerSetBit(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), _BIT5);

    // 3. [0x65DA] Start Transmit ([1] : Do Not Wait For GoodCRC)
    ScalerSetBit(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), (_BIT7 | _BIT1));
}

//--------------------------------------------------
// Description  : Send Power Delivery Message in Interrupt
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT / _CABLE_RESET_PKT
//                enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmd : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendMsg_EXINT0(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd) using 1
{
    // 1. Clear Flags
    CLR_PD_RX0_TRANSMIT_RESULT_EXINT();

    // 2. Check Valid Msg
    // if(ScalerTypeCRx0PdSendMsgCheck_EXINT0(enumPacketType, enumPdCmd) == _FALSE)

    // 3. Construct Msg.
    ScalerTypeCRx0PdConstructMsg_EXINT0(enumPacketType, enumPdCmd, enumVdmCmd);

    for(pData_EXINT[0] = 0; pData_EXINT[0] < 40; pData_EXINT[0] ++)
    {
        DELAY_40US_EXINT();
    }

    // 4. Send Msg. (Interrupt Does Not Check Overwrite and Disable Rcv Msg.)
    // [0x65DC] Clear IRQs
    ScalerSetBit_EXINT(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

    // [0x65DD] Enable tx_prl_trans_done IRQs, When Triggered, Look into Flags to Know Success or Fail
    ScalerSetBit_EXINT(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, _BIT5);

    // [0x65DA] Start Transmit ([1] = 0, Wait For GoodCRC Response After Transmission)
    ScalerSetBit_EXINT(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), _BIT7);

    // [0x65E5] Set Tx FIFO [2:1] Spec Ver = 2.0, For PD2.0/3.0 CTS
    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2 | _BIT1), (_BIT1));
}

//--------------------------------------------------
// Description  : Send Power Delivery Message @ Interrupt
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT / _CABLE_RESET_PKT
//                enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmd : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructMsg_EXINT0(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd) using 1
{
    BYTE ucExtendedBit_EXINT = 0;
    BYTE ucDataObjectCnt_EXINT = 0;

    // 1. [0x65E9-EA] Set Up Number of Data Objects(Data Blocks) if Needed
    switch(enumPdCmd)
    {
        // Control Message Has No Data Object
        case _PD_CMD_RSV:
        case _PD_CMD_GOODCRC:
        case _PD_CMD_GOTOMIN:
        case _PD_CMD_ACCEPT:
        case _PD_CMD_REJECT:
        case _PD_CMD_PING:
        case _PD_CMD_PS_RDY:
        case _PD_CMD_GET_SRC_CAP:
        case _PD_CMD_GET_SNK_CAP:
        case _PD_CMD_DR_SWAP:
        case _PD_CMD_PR_SWAP:
        case _PD_CMD_VCONN_SWAP:
        case _PD_CMD_WAIT:
        case _PD_CMD_SOFT_RESET:
#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _PD_CMD_NOT_SUPPORT:
        case _PD_CMD_GET_SRC_CAP_EXT:
        case _PD_CMD_GET_STATUS:
        case _PD_CMD_FR_SWAP:
        case _PD_CMD_GET_PPS_STATUS:
        case _PD_CMD_GET_COUNTRY_CODES:
#endif

            ucDataObjectCnt_EXINT = 0;
            break;

        // Data Message Has Different Num of Data Objects According to Different Message
        case _PD_CMD_SRC_CAP:

            ucDataObjectCnt_EXINT = GET_PD_RX0_SRC_PDO_CNT();
            break;

        case _PD_CMD_REQUEST:

            ucDataObjectCnt_EXINT = 1;
            break;

        case _PD_CMD_BIST:
#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _PD_CMD_BAT_STATUS:        // Not Implemented
        case _PD_CMD_ALERT:             // Not Implemented
        case _PD_CMD_GET_COUNTRY_INFO:  // Not Implemented
#endif

            ucDataObjectCnt_EXINT = 0;
            break;

        case _PD_CMD_SNK_CAP:

            ucDataObjectCnt_EXINT = _SNK_CAP_PDO_CNT;
            break;

        case _PD_CMD_VDM:

            switch(enumVdmCmd)
            {
                case _PD_VDM_CMD_DISCOVER_ID_REQ:
                case _PD_VDM_CMD_DISCOVER_SVID_REQ:
                case _PD_VDM_CMD_DISCOVER_MODE_REQ:
                case _PD_VDM_CMD_ENTER_MODE_REQ:
                case _PD_VDM_CMD_EXIT_MODE_REQ:
                case _PD_VDM_CMD_ENTER_MODE_ACK:
                case _PD_VDM_CMD_EXIT_MODE_ACK:
                case _PD_VDM_CMD_DP_CONFIG_ACK:
                case _PD_VDM_CMD_DISCOVER_ID_NAK:
                case _PD_VDM_CMD_DISCOVER_SVID_NAK:
                case _PD_VDM_CMD_DISCOVER_MODE_NAK:
                case _PD_VDM_CMD_ENTER_MODE_NAK:
                case _PD_VDM_CMD_EXIT_MODE_NAK:
                case _PD_VDM_CMD_DP_STATUS_NAK:
                case _PD_VDM_CMD_DP_CONFIG_NAK:
                case _PD_VDM_CMD_DISCOVER_ID_BUSY:
                case _PD_VDM_CMD_DISCOVER_SVID_BUSY:
                case _PD_VDM_CMD_DISCOVER_MODE_BUSY:
                case _PD_VDM_CMD_ENTER_MODE_BUSY:
                case _PD_VDM_CMD_EXIT_MODE_BUSY:
                case _PD_VDM_CMD_DP_STATUS_BUSY:
                case _PD_VDM_CMD_DP_CONFIG_BUSY:

                    ucDataObjectCnt_EXINT = 1;
                    break;

                case _PD_VDM_CMD_ATTENTION_REQ:
                case _PD_VDM_CMD_DP_STATUS_REQ:
                case _PD_VDM_CMD_DP_CONFIG_REQ:
                case _PD_VDM_CMD_DISCOVER_SVID_ACK:
                case _PD_VDM_CMD_DISCOVER_MODE_ACK:
                case _PD_VDM_CMD_DP_STATUS_ACK:

                    ucDataObjectCnt_EXINT = 2;
                    break;

                case _PD_VDM_CMD_DISCOVER_ID_ACK:

                    ucDataObjectCnt_EXINT = 5;
                    break;

                case _PD_VDM_CMD_RESERVED:
                default:

                    ucDataObjectCnt_EXINT = 0;
                    break;
            }

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))

        // Extended Message Has Different Num Data Obj. According to Different Message
        case _PD_CMD_SRC_CAP_EXT:

            ucExtendedBit_EXINT = 1;
            ucDataObjectCnt_EXINT = 7;

            break;

        case _PD_CMD_STATUS:

            ucExtendedBit_EXINT = 1;
            ucDataObjectCnt_EXINT = 2;

            break;

        case _PD_CMD_MFC_INFO:

            ucExtendedBit_EXINT = 1;
            ucDataObjectCnt_EXINT = 5;

            break;

        case _PD_CMD_CHUNK_TEST:

            if(GET_PD_RX0_CHUNK_REQUEST() == _TRUE)
            {
                ucExtendedBit_EXINT = 1;
                ucDataObjectCnt_EXINT = 1;
            }

            break;

        case _PD_CMD_PPS_STATUS:

            ucExtendedBit_EXINT = 1;
            ucDataObjectCnt_EXINT = 2;

            break;

        case _PD_CMD_GET_BAT_CAP:
        case _PD_CMD_GET_BAT_STATUS:
        case _PD_CMD_BAT_CAP:
        case _PD_CMD_GET_MFC_INFO:
        case _PD_CMD_SEC_REQ:
        case _PD_CMD_SEC_RESP:
        case _PD_CMD_FW_UPDATE_REQ:
        case _PD_CMD_FW_UPDATE_RESP:
        case _PD_CMD_COUNTRY_INFO:
        case _PD_CMD_COUNTRY_CODES:

            ucExtendedBit_EXINT = 1;
            ucDataObjectCnt_EXINT = 0;
            break;
#endif
        default:

            ucDataObjectCnt_EXINT = 0;
            break;
    }

    // 2. Construct Data Object into Tx FIFO, if Number of Data Object is not 0
    if(ucDataObjectCnt_EXINT != 0)
    {
        ScalerTypeCRx0PdConstructDataObj_EXINT0(enumPdCmd, enumVdmCmd);
    }

    // 3. Start to Fill Packet Type, Msg. Header & Data Object
    // [0x65E0] Select Transmission Mode [7:6] b'00 = Preamble + SOP + Msg. Header + Data + CRC + EOP
    ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), 0x00);

    // [0x65E0] Set Packet Type [5:3]
    ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), ((enumPacketType << 3) & (_BIT5 | _BIT4 | _BIT3)));

    // 4. [0x65E5] Fill in Msg. Header0
    // [7]   Msg. Header[15]     : Extended Field
    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT7, (ucExtendedBit_EXINT << 7));

    // [6:4] Msg. Header[14:12]  : Number of Data Object
    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT6 | _BIT5 | _BIT4), ((ucDataObjectCnt_EXINT << 4) & (_BIT6 | _BIT5 | _BIT4)));

    if(enumPacketType == _PD_SOP_PKT)
    {
        // [3]   Msg. Header[8]  : Power Role
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, GET_PD_RX0_POWER_ROLE() << 3);

        // [2:1] Msg. Header[7:6]  : Spec Version
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2 | _BIT1), GET_PD_RX0_SPEC_VER() << 1);

        // [0]   Msg. Header[5]  : Data Role
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, GET_PD_RX0_DATA_ROLE());
    }
    else
    {
        // [3]   Msg. Header[8]  : Cable Plug = Device (1)
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, ((BYTE)_PD_DEVICE << 3));

        // [2:1] Msg. Header[7:6]  : Cable Spec Version
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2 | _BIT1), GET_PD_RX0_CBL_SPEC_VER() << 1);
    }

    // [0x65E6] Fill in Msg. Header1
    // [4:0]  Msg. Header[4:0]    : Command Type = enumCtrlMsg
    ScalerSetBit_EXINT(P65_E6_TX_FIFO_MSG_HEADER1, ~(_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (enumPdCmd & (_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0)));

    // Clear Tx FIFO Addr.
    ScalerSetByte_EXINT(P65_E9_TX_FIFO_ADDR, 0x00);

    // Fill Data Object into Tx FIFO
    for(pData_EXINT[0] = 0; pData_EXINT[0] < (ucDataObjectCnt_EXINT * 4); pData_EXINT[0]++)
    {
        ScalerSetByte_EXINT(P65_EA_TX_FIFO_DATA, g_pucDataObj_EXINT[pData_EXINT[0]]);
    }
}

//--------------------------------------------------
// Description  : Fill Data Objects into TX FIFO @ Interrupt
// Input Value  : enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmdType : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructDataObj_EXINT0(EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd) using 1
{
    // Clear ucDataObj_EXINT
    for(pData_EXINT[0] = 0; pData_EXINT[0] < _MAX_DATA_OBJ_CNT * 4; pData_EXINT[0] ++)
    {
        g_pucDataObj_EXINT[pData_EXINT[0]] = 0;
    }

    // Process Data Object Fields For FIFO Fill
    switch(enumPdCmd)
    {
        case _PD_CMD_SRC_CAP:

            // | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
            // | PDO Type| DRP| Sus| UP | UC | DRD| Unc|
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && ((_SRC_ACCEPT_SWAP_TO_SNK == _TRUE) || (_SNK_ACCEPT_SWAP_TO_SRC == _TRUE) || (_SRC_REQUEST_SWAP_TO_SNK == _TRUE) || (_SNK_REQUEST_SWAP_TO_SRC == _TRUE)))
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT5);
#endif

#if(_USB_SUSPEND == _FALSE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT4);
#endif
            if(GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE)
            {
                g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT3);
            }

#if(_TYPE_C_EMB_USB_ROLE != _TYPE_C_USB_NOT_SUPPORT)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT2);
#endif

#if((_DFP_SWAP_TO_UFP == _TRUE) || (_UFP_SWAP_TO_DFP == _TRUE))
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT1);
#endif

#if(_UNCHUNK_SUPPORT == _TRUE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT0);
#endif

            for(pData_EXINT[1] = 0; pData_EXINT[1] < GET_PD_RX0_SRC_PDO_CNT(); pData_EXINT[1] ++)
            {
                if(GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1]) == _PD_FIX_SUPPLY_PDO)
                {
                    // [31:30] PDO Type = 2'b00 (Fixed Power Supply)
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] | (((BYTE)GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1])) << 6);

                    // | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
                    // |  Rsv(0) | Peak Cur| Voltage(50mV)[9:6]|
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] | ((BYTE)(GET_PD_RX0_SRC_CAP_PEAK(pData_EXINT[1]) << 4) & (_BIT5 | _BIT4));
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 5) >> 6) & (_BIT3 | _BIT2 | _BIT1 | _BIT0));

                    // | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
                    // |     Voltage(50mV) [5:0]     |                  Max.Cur [7:0]                  |
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 5) << 2) & (_BIT7 | _BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2));

                    if(GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1]) <= GET_PD_RX0_CBL_MAX_CUR())
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] | ((BYTE)(GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1]) >> 8) & (_BIT1 | _BIT0));
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] | ((BYTE)(GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1])));
                    }
                    else
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] | ((BYTE)(GET_PD_RX0_CBL_MAX_CUR() >> 8) & (_BIT1 | _BIT0));
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] | ((BYTE)GET_PD_RX0_CBL_MAX_CUR());
                    }
                }
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                else if(GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1]) == _PD_3_PROGRAMMABLE_PDO)
                {
                    // [31:30] PDO Type = 2'b11 (Programmabl Power Supply)
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] | (((BYTE)GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1])) << 6);

                    // [24:17] Max Voltage in 100mV
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 10) >> 7) & (_BIT0));
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 10) << 1) & (~_BIT0));

                    // [15:8] Min Voltage in 100mV
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = (BYTE)(GET_PD_RX0_SRC_CAP_VOL_MIN(pData_EXINT[1]) / 10);

                    // [6:0] Max Current in 50mA
                    // Adjust Source Capabilty Current Acording to Cable Info, Make Sure Current Not > Cable Current
                    if(((GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1])) * 5) <= GET_PD_RX0_CBL_MAX_CUR())
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = (((BYTE)GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1])) & (_BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));
                    }
                    else
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = (((BYTE)(GET_PD_RX0_CBL_MAX_CUR() / 5)) & (_BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));
                    }
                }
#endif  // End of #if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
            }

            break;

        case _PD_CMD_REQUEST:

            // | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
            // | 0  |   Obj. Pos   | GB | CM | UC | Sus|
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (GET_PD_RX0_REQ_OBJ_POS() << 4);
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (GET_PD_RX0_REQ_GIVE_BACK() << 3);
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (GET_PD_RX0_REQ_CAP_MIS() << 2);

#if(_TYPE_C_EMB_USB_ROLE != _TYPE_C_USB_NOT_SUPPORT)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT1);
#endif

#if(_USB_SUSPEND == _FALSE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT0);
#endif

            // | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
            // | UC | Reserved(0)  |   Op. Cur [9:6]   |
#if(_UNCHUNK_SUPPORT == _TRUE)
            g_pucDataObj_EXINT[1] = g_pucDataObj_EXINT[1] | (_BIT7);
#endif
            g_pucDataObj_EXINT[1] = g_pucDataObj_EXINT[1] | ((BYTE)(GET_PD_RX0_REQ_OP_CUR() >> 6) & (_BIT3 | _BIT2 | _BIT1 | _BIT0));

            // | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 |
            // |       Op. Cur [5:0]         | Max.Cur |
            g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | ((BYTE)(GET_PD_RX0_REQ_OP_CUR() << 2) & (_BIT7 | _BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2));
            g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | ((BYTE)(GET_PD_RX0_REQ_MAX_CUR() >> 8) & (_BIT1 | _BIT0));

            // | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
            // |            Max. Cur [7:0]             |
            g_pucDataObj_EXINT[3] = g_pucDataObj_EXINT[3] | (BYTE)(GET_PD_RX0_REQ_MAX_CUR());

            break;

        case _PD_CMD_SNK_CAP:

            // | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
            // | Fix(00) | PR | HC | UP | UC | DR | -- |
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && ((_SRC_ACCEPT_SWAP_TO_SNK == _TRUE) || (_SNK_ACCEPT_SWAP_TO_SRC == _TRUE) || (_SRC_REQUEST_SWAP_TO_SNK == _TRUE) || (_SNK_REQUEST_SWAP_TO_SRC == _TRUE)))
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT5);
#endif

#if(_HIGHER_CAP == _TRUE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT4);
#endif

            if(GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE)
            {
                g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT3);
            }

#if(_TYPE_C_EMB_USB_ROLE != _TYPE_C_USB_NOT_SUPPORT)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT2);
#endif

#if((_DFP_SWAP_TO_UFP == _TRUE) || (_UFP_SWAP_TO_DFP == _TRUE))
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT1);
#endif

            // | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
            // |    Reserved(0)    | Voltage(50mV)[9:6]|
            g_pucDataObj_EXINT[1] = g_pucDataObj_EXINT[1] | ((BYTE)((GET_PD_RX0_SNK_CAP_VOL(0) / 5) >> 6) & (_BIT3 | _BIT2 | _BIT1 | _BIT0));

            // | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 |
            // |   Voltage(50mV) [5:0]       |  Op.Cur |
            g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | ((BYTE)((GET_PD_RX0_SNK_CAP_VOL(0) / 5) << 2) & (_BIT7 | _BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2));
            g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | ((BYTE)(GET_PD_RX0_SNK_CAP_CUR(0) >> 8) & (_BIT1 | _BIT0));

            // | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
            // |            Op. Cur [7:0]              |
            g_pucDataObj_EXINT[3] = g_pucDataObj_EXINT[3] | ((BYTE)(GET_PD_RX0_SNK_CAP_CUR(0)));

            break;

        case _PD_CMD_BIST:

            break;

        case _PD_CMD_VDM:

            ScalerTypeCRx0PdConstructVdmDataObj_EXINT0(enumVdmCmd);
            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _PD_CMD_SRC_CAP_EXT:

            // ---------- Extended Message Header (2 Bytes) ----------
            // [15] Ext Msg. is Sent in Chunk (Always Set to 1, if Not Support Unchunked Ext Msg.)
#if(_UNCHUNK_SUPPORT == _FALSE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT7);
#endif
            // [8:0] Data Size : Total Num Of Data Blocks = 24
            g_pucDataObj_EXINT[1] = 24;

            // ---------- SECDB : Source Cap Ext Data Blocks (23 Bytes) ----------
            // Byte 00 - 01 :   Vender ID - 0x0BDA (RealTek)
            g_pucDataObj_EXINT[2] = 0xDA;
            g_pucDataObj_EXINT[3] = 0x0B;

            // Byte 02 - 03 :   Product ID
            g_pucDataObj_EXINT[4] = _PD_PRODUCT_ID;
            g_pucDataObj_EXINT[5] = (_PD_PRODUCT_ID >> 8);

            // Byte 04 - 07 :   XID

            // Byte 08 : FW Version
            g_pucDataObj_EXINT[10] = _PD_FW_VERSION;

            // Byte 09 : HW Version
            g_pucDataObj_EXINT[11] = _PD_HW_VERSION;

            // Byte 10 : Voltage Regulation
            // Byte 11 : Holdup Time
            // Byte 12 : Compliance
            // Byte 13 : Touch Current
            // Byte 14 - 15 : Peak Current 1
            // Byte 16 - 17 : Peak Current 2
            // Byte 18 - 19 : Peak Current 3
            // Byte 20 : Touch Temp
            // Byte 21 : Source Input [0] Ext Power / [1] Ext Power Unconstrained / [2] Internal Battery Exist
            g_pucDataObj_EXINT[23] = (_BIT1 | _BIT0);

            // Byte 22 : Battries
            // Byte 23 : PD Power [Unit = W]
            g_pucDataObj_EXINT[25] = (GET_RX0_MAX_POWER() / 10);

            break;

        case _PD_CMD_STATUS:

            // ---------- Extended Message Header (2 Bytes) ----------
            // [15] Ext Msg. is Sent in Chunk (Always Set to 1, if Not Support Unchunked Ext Msg.)
#if(_UNCHUNK_SUPPORT == _FALSE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT7);
#endif
            // [8:0] Data Size : Total Num Of Data Blocks = 6
            g_pucDataObj_EXINT[1] = 6;

            // ---------- SDB : Status Data Blocks (6 Bytes) ----------
            // Byte 00 : Internal Temp (Unit = Temp in C / 0 = Not Support)

            // Byte 01 : Present Input [7:5] Reserved
            // [4] Internal Power From Non Battery
            // [3] Internal Power From Battery
            // [2] External Power DC = 0 / AC = 1
            // [1] External Power Exist
            g_pucDataObj_EXINT[3] = g_pucDataObj_EXINT[3] | (_BIT4 | _BIT2 | _BIT1);

            // Byte 02 : Present Battery Input [7:4] : Hot Swappable / [3:0] Fixed Battery
            // Byte 03 : Event Flag [7:5] : Reserved / [4] : CC,CV / [3] : OVP / [2] OTP / [1] OCP / [0] Reserved
            // Byte 04 : Temperature State
            // Byte 05 : Power Status

            break;

        case _PD_CMD_MFC_INFO:

            // ---------- Extended Message Header (2 Bytes) ----------
            // [15] Ext Msg. is Sent in Chunk (Always Set to 1, if Not Support Unchunked Ext Msg.)
#if(_UNCHUNK_SUPPORT == _FALSE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT7);
#endif
            // [8:0] Data Size : Total Num Of Data Blocks = 4 ~ 26.
            // [MQP] PD3.0 Protocol test (Source) : GPROT-SRC3-MNINF.
            // Rcv. Get_Manu_Info with Invalid Target/Reference Shall Resp. Manu_Info with (VID + PID + Null-Ended "Not Supported" ASCII String).
            g_pucDataObj_EXINT[1] = 18;

            // ---------- MIDB : Manufacturer Into Data Blocks (18 Bytes) ----------
            // Byte 00 - 01 :   Vender ID - 0x0BDA (RealTek)
            g_pucDataObj_EXINT[2] = 0xDA;
            g_pucDataObj_EXINT[3] = 0x0B;

            // Byte 02 - 03 :   Product ID
            g_pucDataObj_EXINT[4] = _PD_PRODUCT_ID;
            g_pucDataObj_EXINT[5] = (_PD_PRODUCT_ID >> 8);

            // Byte 04 - 26 :   Manufacturer String
            g_pucDataObj_EXINT[6] = 0x4E; // N
            g_pucDataObj_EXINT[7] = 0x6F; // o

            g_pucDataObj_EXINT[8] = 0x74; // t
            g_pucDataObj_EXINT[9] = 0x20; // " "

            g_pucDataObj_EXINT[10] = 0x53; // S
            g_pucDataObj_EXINT[11] = 0x75; // u

            g_pucDataObj_EXINT[12] = 0x70; // p
            g_pucDataObj_EXINT[13] = 0x70; // p

            g_pucDataObj_EXINT[14] = 0x6F; // o
            g_pucDataObj_EXINT[15] = 0x72; // r

            g_pucDataObj_EXINT[16] = 0x74; // t
            g_pucDataObj_EXINT[17] = 0x65; // e

            g_pucDataObj_EXINT[18] = 0x64; // d
            g_pucDataObj_EXINT[19] = 0x00; // NULL

            break;

        case _PD_CMD_CHUNK_TEST:

            // If More Chunk Resp. Need to  Be Requested
            if(GET_PD_RX0_CHUNK_REQUEST() == _TRUE)
            {
                // ---------- Extended Message Header (2 Bytes) ----------
                // [15] Ext Msg. is Sent in Chunk, [10] Chunk Request, [8:0] Data Size of Chunk Request Should Be 0
                g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT7 | _BIT2);

                // [14:11] Requested Next Chunk
                g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | ((GET_PD_RX0_CHUNK_NUMBER() + 1) << 3);
            }

            break;

        case _PD_CMD_PPS_STATUS:

            // ---------- Extended Message Header (2 Bytes) ----------
            // [15] Ext Msg. is Sent in Chunk (Always Set to 1, if Not Support Unchunked Ext Msg.)
#if(_UNCHUNK_SUPPORT == _FALSE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT7);
#endif
            // [8:0] Data Size : Total Num Of Data Blocks = 4
            g_pucDataObj_EXINT[1] = 4;

            // ---------- PPSSDB : PPS Status Data Blocks (4 Bytes) ----------
            // Byte 00 - 01 : Output Voltage in 20mV (0xFFFF Not Support)
            g_pucDataObj_EXINT[2] = 0xFF;
            g_pucDataObj_EXINT[3] = 0xFF;

            // Byte 02 : Output Current in 50mA (0xFF Not Support)
            g_pucDataObj_EXINT[4] = 0xFF;

            // Byte 03 : Real Time Flag
            // [3] OMF (1 : Current Fold Back / 0 : Constant Voltge)
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
            if(ScalerTypeCPmicRx0ReadPpsOperationModeStatus_EXINT0() == _TYPE_C_PMIC_CC_MODE_OPERATION)
            {
                // Set Current Limit Mode
                g_pucDataObj_EXINT[5] |= _BIT3;
            }
            else
            {
                // Set Constant Voltage Mode
                g_pucDataObj_EXINT[5] &= ~_BIT3;
            }
#else
            // Set Constant Voltage Mode
            g_pucDataObj_EXINT[5] &= ~_BIT3;
#endif

            break;
#endif  // #if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))

        default:

            break;
    }// End of switch(enumPdCmd)
}

//--------------------------------------------------
// Description  : Fill Data Objects into TX FIFO @ Interrupt
// Input Value  : enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmdType : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructVdmDataObj_EXINT0(EnumVdmCmd enumVdmCmd) using 1
{
    switch(enumVdmCmd)
    {
        case _PD_VDM_CMD_DISCOVER_ID_ACK:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] PD SID = 0xFF00
            g_pucDataObj_EXINT[0] = GET_PD_RX0_VDM_SVID_H();
            g_pucDataObj_EXINT[1] = GET_PD_RX0_VDM_SVID_L();

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos = b'000
            g_pucDataObj_EXINT[2] = (_BIT7);

            // If PD 3.0, VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | (_BIT5);
            }

            // [7:0] VDM CMD = Discover ID Ack (0x41)
            g_pucDataObj_EXINT[3] = enumVdmCmd;

            // -------- Data Obj 1 : ID Header ---------
            // | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
            // |Host|Dev.|Product = AMA |Mode|   DFP   |
            g_pucDataObj_EXINT[4] = 0x2C;
#if((_TYPE_C_EMB_USB_ROLE == _TYPE_C_USB_HOST_ONLY) || (_TYPE_C_EMB_USB_ROLE == _TYPE_C_USB_HOST_DEVICE))
            g_pucDataObj_EXINT[4] = g_pucDataObj_EXINT[4] | (_BIT7);
#endif

#if((_TYPE_C_EMB_USB_ROLE == _TYPE_C_USB_DEVICE_ONLY) || (_TYPE_C_EMB_USB_ROLE == _TYPE_C_USB_HOST_DEVICE))
            g_pucDataObj_EXINT[4] = g_pucDataObj_EXINT[4] | (_BIT6);
#endif
            // Product = AMA
            g_pucDataObj_EXINT[4] = g_pucDataObj_EXINT[4] | (_BIT5 | _BIT3);

#if(_MODAL_OPERATION_SUPPORT == _TRUE)
            g_pucDataObj_EXINT[4] = g_pucDataObj_EXINT[4] | (_BIT2);
#endif

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
            // [25:23] = DFP Product Type : Alt Mode Controller = 3b'100
            g_pucDataObj_EXINT[4] = g_pucDataObj_EXINT[4] | (_BIT1);
#endif

            // [23:16] = Reserved
            g_pucDataObj_EXINT[5] = 0x00;

            // [15:0] = USB Vender ID 0x0BDA (RealTek)
            g_pucDataObj_EXINT[6] = 0x0B;
            g_pucDataObj_EXINT[7] = 0xDA;

            // -------- Data Obj 2 : Cert State (Reserved)
            g_pucDataObj_EXINT[8] = 0x00;
            g_pucDataObj_EXINT[9] = 0x00;
            g_pucDataObj_EXINT[10] = 0x00;
            g_pucDataObj_EXINT[11] = 0x00;

            // -------- Data Obj 3 : Product -----------
            // [31:16] bcd Device = 0x0300, [15:0] Product ID = _PD_PRODUCT_ID
            g_pucDataObj_EXINT[12] = (BYTE)(_PD_PRODUCT_ID >> 8);
            g_pucDataObj_EXINT[13] = (BYTE)_PD_PRODUCT_ID;
            g_pucDataObj_EXINT[14] = 0x03;
            g_pucDataObj_EXINT[15] = 0x00;

            // -------- Data Obj 4 : Alt. Mode ---------
            // [31:28] HW Ver. = 0, [27:24] FW Ver. = 0
            g_pucDataObj_EXINT[16] = g_pucDataObj_EXINT[16] | (_PD_HW_VERSION << 4);
            g_pucDataObj_EXINT[16] = g_pucDataObj_EXINT[16] | (_PD_FW_VERSION);

            // [23:16] Reserved = 0x00
            g_pucDataObj_EXINT[17] = 0x00;

            // [15:12] Reserved = 0x00, [11:8] SSTX1/TX2/RX1/RX2 Configurable = 0x00
            g_pucDataObj_EXINT[18] = 0x00;

            // [7:5] Vconn Power (1W) = 0x00, [4] Vconn Require = 0, [3] Vbus Require = 0, [2:0] USB Support = 0x00 (USB2.0)
            g_pucDataObj_EXINT[19] = g_pucDataObj_EXINT[19] | (_VCONN_POW << 5);
            g_pucDataObj_EXINT[19] = _TYPE_C_EMD_USB_SPEED;

#if(_VCONN_REQUIRE == _TRUE)
            g_pucDataObj_EXINT[19] = g_pucDataObj_EXINT[19] | (_BIT4);
#endif

#if(_VBUS_REQUIRE == _TRUE)
            g_pucDataObj_EXINT[19] = g_pucDataObj_EXINT[19] | (_BIT3);
#endif
            break;

        case _PD_VDM_CMD_DISCOVER_SVID_ACK:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] PD SID = 0xFF00
            g_pucDataObj_EXINT[0] = GET_PD_RX0_VDM_SVID_H();
            g_pucDataObj_EXINT[1] = GET_PD_RX0_VDM_SVID_L();

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos
            g_pucDataObj_EXINT[2] = (_BIT7);

            // If PD 3.0, VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | (_BIT5);
            }

            // [7:0] VDM CMD = Discover SVID Ack (0x42)
            g_pucDataObj_EXINT[3] = enumVdmCmd;

            // -------- Data Obj 1 : SVIDs --------
            // [31:16] DP SID = 0xFF01, [15:0] End = 0x00
            g_pucDataObj_EXINT[4] = 0xFF;
            g_pucDataObj_EXINT[5] = 0x01;
            g_pucDataObj_EXINT[6] = 0x00;
            g_pucDataObj_EXINT[7] = 0x00;

            break;

        case _PD_VDM_CMD_DISCOVER_MODE_ACK:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] DP SID = 0xFF01
            g_pucDataObj_EXINT[0] = GET_PD_RX0_VDM_SVID_H();
            g_pucDataObj_EXINT[1] = GET_PD_RX0_VDM_SVID_L();

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos
            g_pucDataObj_EXINT[2] = (_BIT7);

            // If PD 3.0, VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | (_BIT5);
            }

            // [7:0] VDM CMD = Discover Mode Ack (0x43)
            g_pucDataObj_EXINT[3] = enumVdmCmd;

            // -------- Data Obj 1 : DP Capability -----
            // [31:24] Reserved = 0x00
            g_pucDataObj_EXINT[4] = 0x00;

            // [23:16] DP_RX Pin Assignment Support
            if(GET_PD_RX0_CBL_DISCOVER() == _TRUE)
            {
                if(GET_PD_RX0_PIN_ASSIGNMENT_CAP() == _TYPE_C_PIN_ASSIGNMENT_CAP_CDE)
                {
                    SET_PD_RX0_PIN_ASSIGNMENT_CAP(_TYPE_C_PIN_ASSIGNMENT_CAP_CD);
                }
                else if(GET_PD_RX0_PIN_ASSIGNMENT_CAP() == _TYPE_C_PIN_ASSIGNMENT_CAP_CE)
                {
                    SET_PD_RX0_PIN_ASSIGNMENT_CAP(_TYPE_C_PIN_ASSIGNMENT_CAP_C);
                }
            }
            else
            {
                if(GET_PD_RX0_PIN_ASSIGNMENT_CAP() == _TYPE_C_PIN_ASSIGNMENT_CAP_CD)
                {
                    SET_PD_RX0_PIN_ASSIGNMENT_CAP(_TYPE_C_PIN_ASSIGNMENT_CAP_CDE);
                }
                else if(GET_PD_RX0_PIN_ASSIGNMENT_CAP() == _TYPE_C_PIN_ASSIGNMENT_CAP_C)
                {
                    SET_PD_RX0_PIN_ASSIGNMENT_CAP(_TYPE_C_PIN_ASSIGNMENT_CAP_CE);
                }
            }
            g_pucDataObj_EXINT[5] = GET_PD_RX0_PIN_ASSIGNMENT_CAP();

            // [15:8] DP_TX Pin Assignment Support (Not Supprt As DP Tx)
            g_pucDataObj_EXINT[6] = 0x00;

            // [7] U2 Not Use = 0, [6] Receptable = 1, [5:2] Signal Support (DP 1.3) = b'001, [1:0] DP Config.(RX) = b'01
            g_pucDataObj_EXINT[7] = 0x45;

            break;

        case _PD_VDM_CMD_DP_STATUS_ACK:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] DP SID = 0xFF01
            g_pucDataObj_EXINT[0] = GET_PD_RX0_VDM_SVID_H();
            g_pucDataObj_EXINT[1] = GET_PD_RX0_VDM_SVID_L();

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos
            g_pucDataObj_EXINT[2] = ((_BIT7) | (GET_PD_RX0_VDM_OBJ_POS()));

            // If PD 3.0, VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | (_BIT5);
            }

            // [7:0] VDM CMD = DP Status Ack (0x50)
            g_pucDataObj_EXINT[3] = enumVdmCmd;

            // -------- Data Obj 1 : DP Status ---------
            // [31:16] Reserved = 0x00
            g_pucDataObj_EXINT[4] = 0x00;
            g_pucDataObj_EXINT[5] = 0x00;

            // [15:9] Reserved, [8] HPD IRQ : No
            g_pucDataObj_EXINT[6] = 0x00;

            // [7] HPD State : LOW, [6] Exit DP : No, [5] USB Config = No, [4] Multi-Func = No,
            // [3] DP En = Yes, [2] Low Power = No, [1:0] Connected DP Role : DP_RX(b'10)
            g_pucDataObj_EXINT[7] = (0x0A) | (GET_PD_RX0_MULTI_FUNCTION() << 4);

            if(GET_PD_RX0_HPD_CNT() > 0)
            {
                // If HPD Count != 0, and Latest HPD is Not Low, Set HPD High
                if(GET_PD_RX0_HPD_QUEUE(GET_PD_RX0_HPD_RPTR()) != _PD_HPD_LOW)
                {
                    g_pucDataObj_EXINT[7] = g_pucDataObj_EXINT[7] | (_BIT7);
                }
            }
            else
            {
                // HPD Count is 0 (May Cause By DP Source Update Info During Alt Mode), Use Current HPD Status
                g_pucDataObj_EXINT[7] = g_pucDataObj_EXINT[7] | (GET_PD_RX0_HPD_STATUS() << 7);
            }

            break;

        case _PD_VDM_CMD_DISCOVER_ID_REQ:
        case _PD_VDM_CMD_DISCOVER_SVID_REQ:
        case _PD_VDM_CMD_DISCOVER_MODE_REQ:
        case _PD_VDM_CMD_ENTER_MODE_REQ:
        case _PD_VDM_CMD_EXIT_MODE_REQ:
        case _PD_VDM_CMD_ATTENTION_REQ:
        case _PD_VDM_CMD_DP_STATUS_REQ:
        case _PD_VDM_CMD_DP_CONFIG_REQ:
        case _PD_VDM_CMD_ENTER_MODE_ACK:
        case _PD_VDM_CMD_EXIT_MODE_ACK:
        case _PD_VDM_CMD_DP_CONFIG_ACK:
        case _PD_VDM_CMD_DISCOVER_ID_NAK:
        case _PD_VDM_CMD_DISCOVER_SVID_NAK:
        case _PD_VDM_CMD_DISCOVER_MODE_NAK:
        case _PD_VDM_CMD_ENTER_MODE_NAK:
        case _PD_VDM_CMD_EXIT_MODE_NAK:
        case _PD_VDM_CMD_DP_STATUS_NAK:
        case _PD_VDM_CMD_DP_CONFIG_NAK:
        case _PD_VDM_CMD_DISCOVER_ID_BUSY:
        case _PD_VDM_CMD_DISCOVER_SVID_BUSY:
        case _PD_VDM_CMD_DISCOVER_MODE_BUSY:
        case _PD_VDM_CMD_ENTER_MODE_BUSY:
        case _PD_VDM_CMD_EXIT_MODE_BUSY:
        case _PD_VDM_CMD_DP_STATUS_BUSY:
        case _PD_VDM_CMD_DP_CONFIG_BUSY:

            // -------- Data Obj 0 : VDM Header --------
            // [31:16] DP SID = 0xFF01
            g_pucDataObj_EXINT[0] = GET_PD_RX0_VDM_SVID_H();
            g_pucDataObj_EXINT[1] = GET_PD_RX0_VDM_SVID_L();

            // [15] Struct. VDM = 1, [14:13] VDM Ver, [12:11] Rsv., [10:8] Obj. Pos
            g_pucDataObj_EXINT[2] = (_BIT7) | (GET_PD_RX0_VDM_OBJ_POS());

            // If PD 3.0, VDM Spec Version = 2b'01 (Ver 2.0)
            if(GET_PD_RX0_SPEC_VER() == _PD_VERSION_3_0)
            {
                g_pucDataObj_EXINT[2] = g_pucDataObj_EXINT[2] | (_BIT5);
            }

            // [7:0] VDM CMD = Enter Mode / Exit Mode / DP Config Ack (0x44/45/51)
            g_pucDataObj_EXINT[3] = enumVdmCmd;

            break;

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Send Power Delivery Message @ WD Timer
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT / _CABLE_RESET_PKT
//                enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmd : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendMsg_WDINT(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd) using 3
{
    // 1. Clear Flags
    CLR_PD_RX0_TRANSMIT_RESULT_EXINT();

    // 2. Construct Msg.
    ScalerTypeCRx0PdConstructMsg_WDINT(enumPacketType, enumPdCmd, enumVdmCmd);

    // 3. Send Msg. (Interrupt Does Not Check Overwrite and Disable Rcv Msg.)
    // [0x65DC] Clear IRQs
    ScalerSetBit_EXINT(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

    // [0x65DD] Enable tx_prl_trans_done IRQs, When Triggered, Look into Flags to Know Success or Fail
    ScalerSetBit_EXINT(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, _BIT5);

    // [0x65DA] Start Transmit ([1] = 0, Wait For GoodCRC Response After Transmission)
    ScalerSetBit_EXINT(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), _BIT7);

    // [0x65E5] Set Tx FIFO [2:1] Spec Ver = 2.0, For PD2.0/3.0 CTS
    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2 | _BIT1), (_BIT1));
}

//--------------------------------------------------
// Description  : Send Power Delivery Message @ WD Timer
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT / _CABLE_RESET_PKT
//                enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmd : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructMsg_WDINT(EnumPDPacketType enumPacketType, EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd) using 3
{
    BYTE ucExtendedBit_WDINT = 0;
    BYTE ucDataObjectCnt_WDINT = 0;

    // 1. [0x65E9-EA] Set Up Number of Data Objects(Data Blocks) if Needed
    switch(enumPdCmd)
    {
        // Control Message Has No Data Object
        case _PD_CMD_RSV:
        case _PD_CMD_GOODCRC:
        case _PD_CMD_GOTOMIN:
        case _PD_CMD_ACCEPT:
        case _PD_CMD_REJECT:
        case _PD_CMD_PING:
        case _PD_CMD_PS_RDY:
        case _PD_CMD_GET_SRC_CAP:
        case _PD_CMD_GET_SNK_CAP:
        case _PD_CMD_DR_SWAP:
        case _PD_CMD_PR_SWAP:
        case _PD_CMD_VCONN_SWAP:
        case _PD_CMD_WAIT:
        case _PD_CMD_SOFT_RESET:

            ucExtendedBit_WDINT = 0;
            ucDataObjectCnt_WDINT = 0;

            break;

        case _PD_CMD_SRC_CAP:

            ucExtendedBit_WDINT = 0;
            ucDataObjectCnt_WDINT = GET_PD_RX0_SRC_PDO_CNT();

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _PD_CMD_NOT_SUPPORT:
        case _PD_CMD_GET_SRC_CAP_EXT:
        case _PD_CMD_GET_STATUS:
        case _PD_CMD_FR_SWAP:
        case _PD_CMD_GET_PPS_STATUS:
        case _PD_CMD_GET_COUNTRY_CODES:
#endif

            ucExtendedBit_WDINT = 1;
            ucDataObjectCnt_WDINT = 0;

            break;

        default:

            break;
    }

    // 2. Construct Data Object into Tx FIFO, if Number of Data Object is not 0
    if(ucDataObjectCnt_WDINT != 0)
    {
        ScalerTypeCRx0PdConstructDataObj_WDINT(enumPdCmd, enumVdmCmd);
    }

    // 3. Start to Fill Packet Type, Msg. Header & Data Object
    // [0x65E0] Select Transmission Mode [7:6] b'00 = Preamble + SOP + Msg. Header + Data + CRC + EOP
    ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), 0x00);

    // [0x65E0] Set Packet Type [5:3]
    ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), ((enumPacketType << 3) & (_BIT5 | _BIT4 | _BIT3)));

    // 4. [0x65E5] Fill in Msg. Header0
    // [7]   Msg. Header[15]     : Extended Field
    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT7, (ucExtendedBit_WDINT << 7));

    // [6:4] Msg. Header[14:12]  : Number of Data Object
    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT6 | _BIT5 | _BIT4), ((ucDataObjectCnt_WDINT << 4) & (_BIT6 | _BIT5 | _BIT4)));

    if(enumPacketType == _PD_SOP_PKT)
    {
        // [3]   Msg. Header[8]  : Power Role
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, GET_PD_RX0_POWER_ROLE() << 3);

        // [2:1] Msg. Header[7:6]  : Spec Version
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2 | _BIT1), GET_PD_RX0_SPEC_VER() << 1);

        // [0]   Msg. Header[5]  : Data Role
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, GET_PD_RX0_DATA_ROLE());
    }
    else
    {
        // [3]   Msg. Header[8]  : Cable Plug = Device (1)
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, ((BYTE)_PD_DEVICE << 3));

        // [2:1] Msg. Header[7:6]  : Cable Spec Version
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2 | _BIT1), GET_PD_RX0_CBL_SPEC_VER() << 1);

        // [0]   Msg. Header[5]  : Data Role
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, 0x00);
    }

    // [0x65E6] Fill in Msg. Header1
    // [4:0]  Msg. Header[4:0]    : Command Type = enumCtrlMsg
    ScalerSetBit_EXINT(P65_E6_TX_FIFO_MSG_HEADER1, ~(_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (enumPdCmd & (_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0)));

    // Clear Tx FIFO Addr.
    ScalerSetByte_EXINT(P65_E9_TX_FIFO_ADDR, 0x00);

    // Fill Data Object into Tx FIFO
    for(pData_EXINT[0] = 0; pData_EXINT[0] < (ucDataObjectCnt_WDINT * 4); pData_EXINT[0]++)
    {
        ScalerSetByte_EXINT(P65_EA_TX_FIFO_DATA, g_pucDataObj_EXINT[pData_EXINT[0]]);
    }
}

//--------------------------------------------------
// Description  : Fill Data Objects into TX FIFO @ WD Timer
// Input Value  : enumPdCmd : _PD_CMD_ACCEPT / _PD_CMD_REJECT / _PD_CMD_PR_SWAP ...
//                enumVdmCmdType : _VDM_CMD_DISCOVER_ID_REQ / _VDM_CMD_DISCOVER_SVID_REQ ...
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructDataObj_WDINT(EnumPDCmd enumPdCmd, EnumVdmCmd enumVdmCmd) using 3
{
    enumPdCmd = enumPdCmd;
    enumVdmCmd = enumVdmCmd;

    // Clear ucDataObj_EXINT
    for(pData_EXINT[0] = 0; pData_EXINT[0] < _MAX_DATA_OBJ_CNT * 4; pData_EXINT[0] ++)
    {
        g_pucDataObj_EXINT[pData_EXINT[0]] = 0;
    }

    // Process Data Object Fields For FIFO Fill
    switch(enumPdCmd)
    {
        case _PD_CMD_SRC_CAP:

            // | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
            // | PDO Type| DRP| Sus| UP | UC | DRD| Unc|
#if((_TYPE_C_EMB_PORT_ROLE == _TYPE_C_PORT_DRP) && ((_SRC_ACCEPT_SWAP_TO_SNK == _TRUE) || (_SNK_ACCEPT_SWAP_TO_SRC == _TRUE) || (_SRC_REQUEST_SWAP_TO_SNK == _TRUE) || (_SNK_REQUEST_SWAP_TO_SRC == _TRUE)))
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT5);
#endif

#if(_USB_SUSPEND == _FALSE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT4);
#endif
            if(GET_PD_RX0_UNCONSTRAIN_POWER() == _TRUE)
            {
                g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT3);
            }

#if(_TYPE_C_EMB_USB_ROLE != _TYPE_C_USB_NOT_SUPPORT)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT2);
#endif

#if((_DFP_SWAP_TO_UFP == _TRUE) || (_UFP_SWAP_TO_DFP == _TRUE))
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT1);
#endif

#if(_UNCHUNK_SUPPORT == _TRUE)
            g_pucDataObj_EXINT[0] = g_pucDataObj_EXINT[0] | (_BIT0);
#endif

            for(pData_EXINT[1] = 0; pData_EXINT[1] < GET_PD_RX0_SRC_PDO_CNT(); pData_EXINT[1] ++)
            {
                if(GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1]) == _PD_FIX_SUPPLY_PDO)
                {
                    // [31:30] PDO Type = 2'b00 (Fixed Power Supply)
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] | (((BYTE)GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1])) << 6);

                    // | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
                    // |  Rsv(0) | Peak Cur| Voltage(50mV)[9:6]|
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] | ((BYTE)(GET_PD_RX0_SRC_CAP_PEAK(pData_EXINT[1]) << 4) & (_BIT5 | _BIT4));
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 5) >> 6) & (_BIT3 | _BIT2 | _BIT1 | _BIT0));

                    // | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
                    // |     Voltage(50mV) [5:0]     |                  Max.Cur [7:0]                  |
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 5) << 2) & (_BIT7 | _BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2));

                    if(GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1]) <= GET_PD_RX0_CBL_MAX_CUR())
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] | ((BYTE)(GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1]) >> 8) & (_BIT1 | _BIT0));
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] | ((BYTE)(GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1])));
                    }
                    else
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] | ((BYTE)(GET_PD_RX0_CBL_MAX_CUR() >> 8) & (_BIT1 | _BIT0));
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] | ((BYTE)GET_PD_RX0_CBL_MAX_CUR());
                    }
                }
#if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
                else if(GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1]) == _PD_3_PROGRAMMABLE_PDO)
                {
                    // [31:30] PDO Type = 2'b11 (Programmabl Power Supply)
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] | (((BYTE)GET_PD_RX0_SRC_PDO_TYPE(pData_EXINT[1])) << 6);

                    // [24:17] Max Voltage in 100mV
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4)] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 10) >> 7) & (_BIT0));
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] = g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 1] | ((BYTE)((GET_PD_RX0_SRC_CAP_VOL_MAX(pData_EXINT[1]) / 10) << 1) & (~_BIT0));

                    // [15:8] Min Voltage in 100mV
                    g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 2] = (BYTE)(GET_PD_RX0_SRC_CAP_VOL_MIN(pData_EXINT[1]) / 10);

                    // [6:0] Max Current in 50mA
                    // Adjust Source Capabilty Current Acording to Cable Info, Make Sure Current Not > Cable Current
                    if(((GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1])) * 5) <= GET_PD_RX0_CBL_MAX_CUR())
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = (((BYTE)GET_PD_RX0_SRC_CAP_CUR(pData_EXINT[1])) & (_BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));
                    }
                    else
                    {
                        g_pucDataObj_EXINT[(pData_EXINT[1] * 4) + 3] = (((BYTE)(GET_PD_RX0_CBL_MAX_CUR() / 5)) & (_BIT6 | _BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));
                    }
                }
#endif  // End of #if(_TYPE_C_EMB_PD3_PPS_SUPPORT == _ON)
            }

            break;

        default:

            break;
    }
}

//--------------------------------------------------
// Description  : Send Soft Reset Message
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendSoftRst_EXINT0(EnumPDPacketType enumPacketType) using 1
{
    // 1. Clear Flags & Reset PRL Layer [0x6503]
    CLR_PD_RX0_TRANSMIT_RESULT();
    ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~_BIT0, 0x00);

    // 2. Construct Msg.
    ScalerTypeCRx0PdConstructSoftReset_EXINT0(enumPacketType);

    // 3. [0x65DC] Clear IRQs
    ScalerSetBit_EXINT(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

    // 4. Enable PRL Layer & Release Message ID Reset [0x6503/E4]
    ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~_BIT0, _BIT0);
    ScalerSetBit_EXINT(P65_E4_TX_MSG_ID_RST, ~(_BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT2 | _BIT1 | _BIT0));

    // [0x65DD] Enable tx_prl_trans_done IRQs, When Triggered, Look into Flags to Know Success or Fail
    ScalerSetBit_EXINT(P65_DD_TX_PD_MSG_INT_EN, ~_BIT5, _BIT5);

    // 5. Start Transmit [0x65DA]
    ScalerSetBit_EXINT(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), _BIT7);

    // 6. Transit State
    SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);
    SET_PD_RX0_FW_STATE(_PD_INT_SEND_SOFTRESET);
}

//--------------------------------------------------
// Description  : Construct Soft Reset Msg.
// Input Value  : enumPacketType : _SOP_PKT / _SOP_P_PKT / _SOP_PP_PKT / _HARD_RESET_PKT
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdConstructSoftReset_EXINT0(EnumPDPacketType enumPacketType) using 1
{
    // 1. [0x65E0] Set Transmit Type : b'00 = Preamble + SOP + Msg. Header + Data + CRC + EOP
    ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), 0x00);

    // 2. [0x65E0] Set Packet Type [5:3]
    ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), ((enumPacketType << 3) & (_BIT5 | _BIT4 | _BIT3)));

    // 3. [0x65E5] Fill in Msg. Header0
    // [7]   Msg. Header[15]     : Extended Field = 0
    // [6:4] Msg. Header[14:12]  : Number of Data Object = 0
    ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT7 | _BIT6 | _BIT5 | _BIT4), 0x00);

    // [3] Msg. Header[8]  : Power Role
    // [0] Msg. Header[5]  : Data Role
    if(enumPacketType == _PD_SOP_PKT)
    {
        // [3] Power Role / [2:1] Spec Version / [0] Data Role
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, GET_PD_RX0_POWER_ROLE() << 3);
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2, _BIT1), GET_PD_RX0_SPEC_VER() << 1);
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, GET_PD_RX0_DATA_ROLE());

        // Reset Message ID [0x65E4]
        ScalerSetBit_EXINT(P65_E4_TX_MSG_ID_RST, ~_BIT2, 0x00);
    }
    else
    {
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT3, (BYTE)_PD_DEVICE << 3);
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~(_BIT2, _BIT1), GET_PD_RX0_CBL_SPEC_VER() << 1);
        ScalerSetBit_EXINT(P65_E5_TX_FIFO_MSG_HEADER0, ~_BIT0, 0x00);

        if(enumPacketType == _PD_SOP_P_PKT)
        {
            // Reset Message ID [0x65E4]
            ScalerSetBit_EXINT(P65_E4_TX_MSG_ID_RST, ~_BIT1, 0x00);
        }
        else if(enumPacketType == _PD_SOP_PP_PKT)
        {
            // Reset Message ID [0x65E4]
            ScalerSetBit_EXINT(P65_E4_TX_MSG_ID_RST, ~_BIT0, 0x00);
        }
    }

    // [0x65E6] Fill in Msg. Header1
    // [4:0]  Msg. Header[4:0] : Command Type = b'0_1101
    ScalerSetBit_EXINT(P65_E6_TX_FIFO_MSG_HEADER1, ~(_BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT3 | _BIT2 | _BIT0));
}

//--------------------------------------------------
// Description  : Initiate Hard Reset When Error Happens
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendHardRst_EXINT0(void) using 1
{
    if(GET_DP_RX0_HARD_RST_CNT() <= _MAX_HARD_RST_CNT)
    {
        // 1. [0x65E0] Select Transmission Mode [7:6] : b'01 = Preamble + SOP
        ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), _BIT6);

        // 2. [0x65E0] Set Packet Type [5:3] : b'011 = HARD_RESET
        ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), (_BIT4 | _BIT3));

        // 3. [0x65DC] Clear IRQs
        ScalerSetBit_EXINT(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

        // 4. [0x65DA] Start Transmit
        ADD_DP_RX0_HARD_RST_CNT();
        ScalerSetBit_EXINT(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), (_BIT7 | _BIT1));

        // 5. Process Hard Reset
        ScalerTypeCRx0PdProcHardRst_EXINT0();
    }
    else
    {
        // Do Type-C Error Recovery
        SET_TYPE_C_ERROR_RECOVERY();
    }
}

//--------------------------------------------------
// Description  : Initiate Hard Reset When Error Happens
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSendHardRst_WDINT(BYTE *pucActiveWDID, BYTE *pucActiveWDTime) using 3
{
    if(GET_DP_RX0_HARD_RST_CNT() <= _MAX_HARD_RST_CNT)
    {
        // 1. [0x65E0] Select Transmission Mode [7:6] : b'01 = Preamble + SOP
        ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT7 | _BIT6), _BIT6);

        // 2. [0x65E0] Set Packet Type [5:3] : b'011 = HARD_RESET
        ScalerSetBit_EXINT(P65_E0_TX_PACKET_CFG, ~(_BIT5 | _BIT4 | _BIT3), (_BIT4 | _BIT3));

        // 3. [0x65DC] Clear IRQs
        ScalerSetBit_EXINT(P65_DC_TX_PD_MSG_INT, ~(_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0), (_BIT5 | _BIT4 | _BIT3 | _BIT2 | _BIT1 | _BIT0));

        // 4. [0x65DA] Start Transmit
        ADD_DP_RX0_HARD_RST_CNT();
        ScalerSetBit_EXINT(P65_DA_TX_TRANSMIT_CTRL, ~(_BIT7 | _BIT1), (_BIT7 | _BIT1));

        // 5. Process Hard Reset
        ScalerTypeCRx0PdProcHardRst_WDINT(pucActiveWDID, pucActiveWDTime);
    }
    else
    {
        // Do Type-C Error Recovery
        SET_TYPE_C_ERROR_RECOVERY();
    }
}

//--------------------------------------------------
// Description  : Process Hard Reset When Hard Reset Sent/Rcv.
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdProcHardRst_EXINT0(void)  using 1
{
    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
    {
        // Clear Hard Reset Turn Off Power Flag (Set When Power Already Turned Off)
        CLR_PD_RX0_HRST_PWR_OFF();

        // Source can Start Changing Power After tSrcTransition = 25-35 ms
        ScalerTimerWDActivateTimerEvent_EXINT0(_SRC_ADJUST_POWER_TIMER, _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER);
    }
    else
    {
        // 1. Turn Off Power Draw
        ScalerTypeCPowerRx0VbusControl_EXINT0(_OFF, _PD_POWER_SNK, _PD_NONE_SETTING_PDO, 0, 0);

        // 2. Turn Off Type-C Unattach Vbus Detection
        ScalerTypeCRx0CcVbusDetCtrl_EXINT0(_DISABLE);
    }

    // Turn Off Vconn, If Already Turned On
    if(GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC)
    {
        ScalerTypeCRx0CcVconnControl_EXINT0(_OFF);
    }

    // [0x6502] Disable PHY Layer BMC Tx/Rx
    ScalerSetBit_EXINT(P65_02_PD_BMC_ENABLE, ~(_BIT2 | _BIT1), 0x00);

    // [0x6543] Clear and Disable Hard Reset IRQ
    ScalerSetBit_EXINT(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT2 | _BIT1), _BIT3);
    ScalerTimerCancelTimerEvent_EXINT0(_SCALER_TIMER_EVENT_PD_RX0_SEND_HARD_RST);
    ScalerTimerWDCancelTimerEvent_EXINT0(_SCALER_WD_TIMER_EVENT_PD_RX0_SENDER_RESP_TIMEOUT);

    // State Transition
    SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
    SET_PD_RX0_FW_STATE(_PD_HARDRESET);
}

//--------------------------------------------------
// Description  : Process Hard Reset When Hard Reset Sent/Rcv.
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdProcHardRst_WDINT(BYTE *pucActiveWDID, BYTE *pucActiveWDTime) using 3
{
    if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
    {
        // Clear Hard Reset Turn Off Power Flag (Set When Power Already Turned Off)
        CLR_PD_RX0_HRST_PWR_OFF();

        *pucActiveWDID = _SCALER_WD_TIMER_EVENT_PD_RX0_SRC_TURN_OFF_POWER;
        *pucActiveWDTime = _SRC_ADJUST_POWER_TIMER;
    }
    else
    {
        // 1. Turn Off Power Draw
        ScalerTypeCPowerRx0VbusControl_WDINT(_OFF, _PD_POWER_SNK, _PD_NONE_SETTING_PDO, 0, 0);

        // 2. Turn Off Type-C Unattach Vbus Detection
        ScalerTypeCRx0CcVbusDetCtrl_WDINT(_DISABLE);
    }

    // Turn Off Vconn, If Already Turned On
    if(GET_PD_RX0_VCONN_ROLE() == _PD_VCONN_SRC)
    {
        ScalerTypeCRx0CcVconnControl_WDINT(_OFF);
    }

    // [0x6502] Disable PHY Layer BMC Tx/Rx
    ScalerSetBit_EXINT(P65_02_PD_BMC_ENABLE, ~(_BIT2 | _BIT1), 0x00);

    // [0x6543] Clear and Disable Hard Reset IRQ
    ScalerSetBit_EXINT(P65_43_RX_RCV_STATUS_INT, ~(_BIT7 | _BIT5 | _BIT3 | _BIT2 | _BIT1), _BIT3);

    // State Transition
    SET_PD_RX0_SUB_STATE(_PD_SUB_STATE_NONE);
    SET_PD_RX0_FW_STATE(_PD_HARDRESET);
}

//--------------------------------------------------
// Description  : Filter Un-wanted Msg. Before Selecting FIFO to Process
// Input Value  : FifoUsed : BIT2 (FIFO_0) / BIT1 (FIFO_1) / BIT0 (FIFO_2)
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdRxInvlidPktFilter_EXINT0(void) using 1
{
    // Check FIFO0 Status (Drop Msg if : Invalid Pkt, CRC Err, Abn Msg, Msg ID Err, CRC Resp Fail)
    if(ScalerGetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, _BIT2) == _BIT2)
    {
        if((ScalerGetByte_EXINT(P65_51_RX_FIFO0_RCV_ERR_INT) & (_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT0)) != 0x00)
        {
            ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_0);
        }
    }

    // Check FIFO1 Status (Drop Msg if : Invalid Pkt, CRC Err, Abn Msg, Msg ID Err, CRC Resp Fail)
    if(ScalerGetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, _BIT1) == _BIT1)
    {
        if((ScalerGetByte_EXINT(P65_71_RX_FIFO1_RCV_ERR_INT) & (_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT0)) != 0x00)
        {
            ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_1);
        }
    }

    // Check FIFO2 Status (Drop Msg if : Invalid Pkt, CRC Err, Abn Msg, Msg ID Err, CRC Resp Fail)
    if(ScalerGetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, _BIT0) == _BIT0)
    {
        if((ScalerGetByte_EXINT(P65_91_RX_FIFO2_RCV_ERR_INT) & (_BIT6 | _BIT5 | _BIT4 | _BIT2 | _BIT0)) != 0x00)
        {
            ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_2);
        }
    }
}

//--------------------------------------------------
// Description  : Choose One FIFO to Process (If Multiple FIFO Have Msg., Do The Arbitration Mechanism)
// Input Value  : None
// Output Value : FIFO Selected After Arbitration (_PD_RX_FIFO_0 / _PD_RX_FIFO_1 / _PD_RX_FIFO_2)
//--------------------------------------------------
BYTE ScalerTypeCRx0PdRxFifoSelect_EXINT0(void) using 1
{
    pData_EXINT[0] = _PD_RX_FIFO_RSV;
    pData_EXINT[1] = ScalerGetBit_EXINT(P65_42_RX_FIFO_GENERAL_INFO, (_BIT2 | _BIT1 | _BIT0));

    if((pData_EXINT[1] & _BIT2) == _BIT2)
    {   // If _PD_RX_FIFO_0 (_BIT2) Has Msg.
        if((pData_EXINT[1] & _BIT1) == _BIT1)
        {   // Both _PD_RX_FIFO_0 (_BIT2) & _PD_RX_FIFO_1 (_BIT1) have Msg.
            if((ScalerGetByte_EXINT(P65_54_RX_FIFO0_RCV_SOP)) == (ScalerGetByte_EXINT(P65_74_RX_FIFO1_RCV_SOP)))
            {   // Both _PD_RX_FIFO_0 & _PD_RX_FIFO_1 Rcv SOP Packet (This is an error case)
                if((ScalerGetByte_EXINT(P65_40_RX_FIFO_CTRL) & (_BIT1 | _BIT0)) == _PD_RX_FIFO_0)
                {   // Last Msg. Stored in FIFO_0, Clear FIFO_1, Proc FIFO_0
                    ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_1);
                    pData_EXINT[0] = _PD_RX_FIFO_0;
                }
                else
                {   // Last Msg. Stored in FIFO_1, Clear FIFO_0, Not Proc FIFO_0
                    ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_0);
                    pData_EXINT[0] = _PD_RX_FIFO_1;
                }
            }
            else
            {   // FIFO_0 & FIFO_1 Have Different Packet Type
                if(ScalerGetByte_EXINT(P65_54_RX_FIFO0_RCV_SOP) == 0x01)
                {   // FIFO_0 Has SOP Packet, FIFO_1 Not SOP, Proc FIFO0
                    pData_EXINT[0] = _PD_RX_FIFO_0;
                }
                else
                {
                    pData_EXINT[0] = _PD_RX_FIFO_1;
                }
            }
        }
        else if((pData_EXINT[1] & _BIT0) == _BIT0)
        {   // Both FIFO_0 & FIFO_2 have Msg.
            if((ScalerGetByte_EXINT(P65_54_RX_FIFO0_RCV_SOP)) == (ScalerGetByte_EXINT(P65_94_RX_FIFO2_RCV_SOP)))
            {   // Both FIFO_0 & FIFO_2 Rcv SOP Packet (This is an error case,Print Debug Message or Show Warning)
                if((ScalerGetByte_EXINT(P65_40_RX_FIFO_CTRL) & (_BIT1 | _BIT0)) == _PD_RX_FIFO_0)
                {   // Last Msg. Stored in FIFO_0, Clear FIFO_2, Proc FIFO_0
                    ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_2);
                    pData_EXINT[0] = _PD_RX_FIFO_0;
                }
                else
                {   // Last Msg. Stored in FIFO_2, Clear FIFO_0, Not Proc FIFO_0
                    ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_0);
                    pData_EXINT[0] = _PD_RX_FIFO_2;
                }
            }
            else
            {   // FIFO_0 & FIFO_2 Have Different Packet Type
                if(ScalerGetByte_EXINT(P65_54_RX_FIFO0_RCV_SOP) == 0x01)
                {   // FIFO_0 Has SOP Packet, FIFO_2 Not SOP, Proc FIFO0
                    pData_EXINT[0] = _PD_RX_FIFO_0;
                }
                else
                {
                    pData_EXINT[0] = _PD_RX_FIFO_2;
                }
            }
        }
        else
        {   // Both FIFO1/2 are Clear, Only FIFO0 Has Msg.
            pData_EXINT[0] = _PD_RX_FIFO_0;
        }
    }
    else if((pData_EXINT[1] & _BIT1) == _BIT1)
    {   // FIFO0 Does not have Msg, FIFO1 Has Msg
        if((pData_EXINT[1] & _BIT0) == _BIT0)
        {   // Both FIFO_1 & FIFO_2 have Msg.
            if((ScalerGetByte_EXINT(P65_74_RX_FIFO1_RCV_SOP)) == (ScalerGetByte_EXINT(P65_94_RX_FIFO2_RCV_SOP)))
            {   // Both FIFO_1 & FIFO_2 Rcv SOP Packet (This is an error case, Print Debug Message or Show Warning)
                if((ScalerGetByte_EXINT(P65_40_RX_FIFO_CTRL) & (_BIT1 | _BIT0)) == _PD_RX_FIFO_1)
                {   // Last Msg. Stored in FIFO_1, Clear FIFO_2, Proc FIFO_1
                    ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_2);
                    pData_EXINT[0] = _PD_RX_FIFO_1;
                }
                else
                {   // Last Msg. Stored in FIFO_2, Clear FIFO_1, Not Proc FIFO_1
                    ScalerTypeCRx0PdRxFifoClear_EXINT0(_PD_RX_FIFO_1);
                    pData_EXINT[0] = _PD_RX_FIFO_2;
                }
            }
            else
            {   // FIFO_1 & FIFO_2 Have Different Packet Type
                if(ScalerGetByte_EXINT(P65_74_RX_FIFO1_RCV_SOP) == 0x01)
                {   // FIFO_1 Has SOP Packet, FIFO_2 Not SOP, Proc FIFO0
                    pData_EXINT[0] = _PD_RX_FIFO_1;
                }
                else
                {
                    pData_EXINT[0] = _PD_RX_FIFO_2;
                }
            }
        }
        else
        {   // FIFO2 Does Not Have Msg.
            pData_EXINT[0] = _PD_RX_FIFO_1;
        }
    }
    else
    {   // Only FIFO2 Has Msg
        pData_EXINT[0] = _PD_RX_FIFO_2;
    }

    return pData_EXINT[0];
}

//--------------------------------------------------
// Description  : Filter Un-wanted Msg. Before Selecting FIFO to Process
// Input Value  : ucRxProcFifo : _PD_RX_FIFO_0 / _PD_RX_FIFO_1 / _PD_RX_FIFO_2
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdRxFifoMsgDecode_EXINT0(BYTE ucRxProcFifo) using 1
{
    CLR_PD_RX0_RCV_MSG();
    CLR_PD_RX0_RCV_VDM_CMD();

    switch(ScalerGetByte_EXINT(P65_50_RX_FIFO0_RCV_MSG_INT + (ucRxProcFifo * 0x20)) & (_BIT5 | _BIT3 | _BIT1))
    {
        case _BIT5:     // Control Message Irq = 1

            SET_PD_RX0_RCV_MSG_TYPE(_PD_CMD_TYPE_CTRL);
            SET_PD_RX0_RCV_MSG(ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (0x1F));

            break;

        case _BIT3:     // Data Message Irq = 1

            SET_PD_RX0_RCV_MSG_TYPE(_PD_CMD_TYPE_DATA);
            SET_PD_RX0_RCV_MSG(ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (0x1F));

            // Read Data Objects From "Rx FIFO" to "ucDataObj_EXINT[0-28]"
            ScalerTypeCRx0PdReadDataObj_EXINT0(ucRxProcFifo);

            // Get VDM Command Type For VDM Message
            if(GET_PD_RX0_RCV_MSG() == _PD_CMD_VDM)
            {
                // Get Standard & Vender ID : VDM Header[31:16]
                SET_PD_RX0_VDM_SVID_H(g_pucDataObj_EXINT[0]);
                SET_PD_RX0_VDM_SVID_L(g_pucDataObj_EXINT[1]);

                // Check If Rcv. an Structured VDM Message
                if((g_pucDataObj_EXINT[2] & _BIT7) == _BIT7)
                {
                    // Get VDM Object Position : VDM Header[10:8]
                    SET_PD_RX0_VDM_OBJ_POS(g_pucDataObj_EXINT[2] & (_BIT2 | _BIT1 | _BIT0));

                    // Get VDM Command Type : VDM Header[7:0] ([7:6] VDM CMD Type  [4:0] VDM CMD)
                    SET_PD_RX0_RCV_VDM_CMD(g_pucDataObj_EXINT[3]);
                }
                else
                {
                    SET_PD_RX0_RCV_MSG_TYPE(_PD_CMD_UNDEFINED);
                }
            }

            break;

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
        case _BIT1:     // Ext. Message Irq = 1

            SET_PD_RX0_RCV_MSG_TYPE(_PD_CMD_TYPE_EXT);
            SET_PD_RX0_RCV_MSG(ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (0x1F));

            // Read Data Objects From "Rx FIFO" to "ucDataObj_EXINT[0-28]"
            ScalerTypeCRx0PdReadDataObj_EXINT0(ucRxProcFifo);

            // Check If This Ext Msg is Chunked : Ext Message Header [15]
            SET_PD_RX0_CHUNKED_MESSAGE((g_pucDataObj_EXINT[0] >> 7));

            // Get Ext Msg Chunk Number
            SET_PD_RX0_CHUNK_NUMBER((g_pucDataObj_EXINT[0] & (_BIT6 | _BIT5 | _BIT4 | _BIT3)) >> 3);

            // Get Ext Msg Chunk Request
            SET_PD_RX0_CHUNK_REQUEST((g_pucDataObj_EXINT[0] >> 2));

            // Get Ext Msg Total Size
            SET_PD_RX0_EXT_MSG_DATA_SIZE(((WORD)(g_pucDataObj_EXINT[0] & _BIT0) << 8) | (WORD)(g_pucDataObj_EXINT[1]));

            break;
#endif
        default:

#if((_HW_PD_SUPPORT_VERSION >= _PD_VERSION_3_0) && (_TYPE_C_EMB_PD_VERSION >= _PD_VERSION_3_0))
            // Control Message
            if((ScalerGetByte_EXINT(P65_56_RX_FIFO0_MSG_HEADER0 + (ucRxProcFifo * 0x20)) & (_BIT7 | _BIT6 | _BIT5 | _BIT4)) == 0x00)
            {
                SET_PD_RX0_RCV_MSG_TYPE(_PD_CMD_TYPE_CTRL);
                SET_PD_RX0_RCV_MSG(ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (0x1F));
            }
            else if(((ScalerGetByte_EXINT(P65_56_RX_FIFO0_MSG_HEADER0 + (ucRxProcFifo * 0x20)) & _BIT7) == _BIT7) && ((ScalerGetByte_EXINT(P65_57_RX_FIFO0_MSG_HEADER1 + (ucRxProcFifo * 0x20)) & (0x1F)) == 0x1F))
            {
                SET_PD_RX0_RCV_MSG_TYPE(_PD_CMD_TYPE_EXT);
                SET_PD_RX0_RCV_MSG(_PD_CMD_CHUNK_TEST);

                // Read Data Objects From "Rx FIFO" to "ucDataObj_EXINT[0-28]"
                ScalerTypeCRx0PdReadDataObj_EXINT0(ucRxProcFifo);

                // Check If This Ext Msg is Chunked : Ext Message Header [15]
                SET_PD_RX0_CHUNKED_MESSAGE((g_pucDataObj_EXINT[0] >> 7));

                // Get Ext Msg Chunk Number
                SET_PD_RX0_CHUNK_NUMBER((g_pucDataObj_EXINT[0] & (_BIT6 | _BIT5 | _BIT4 | _BIT3)) >> 3);

                // Get Ext Msg Chunk Request
                SET_PD_RX0_CHUNK_REQUEST((g_pucDataObj_EXINT[0] >> 2));

                // Get Ext Msg Total Size
                SET_PD_RX0_EXT_MSG_DATA_SIZE(((WORD)(g_pucDataObj_EXINT[0] & _BIT0) << 8) | (WORD)(g_pucDataObj_EXINT[1]));
            }
            else
#endif
            {
                SET_PD_RX0_RCV_MSG_TYPE(_PD_CMD_UNDEFINED);
            }

            break;
    }
}

//--------------------------------------------------
// Description  : Read Data Objects From Rx FIFO to g_pucDataObj_EXINT[0~28]
// Input Value  : ucRxProcFifo : _PD_RX_FIFO_0 / _PD_RX_FIFO_1 / _PD_RX_FIFO_2
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdReadDataObj_EXINT0(BYTE ucRxProcFifo) using 1
{   // FIFO_0 : 0x6559/5A, FIFO_1 : 0x6579/7A, FIFO_2 : 0x6599/9A

    // Get Number Of Data Object From Message Header NoD Field
    SET_PD_RX0_RCV_NOD_CNT((ScalerGetByte_EXINT(P65_56_RX_FIFO0_MSG_HEADER0 + (ucRxProcFifo * 0x20)) & (_BIT6 | _BIT5 | _BIT4)) >> 4);

    // Clear FIFO Address to 0
    ScalerSetByte_EXINT(P65_59_RX_FIFO0_ADDR + (ucRxProcFifo * 0x20), 0x00);

    // Start Reading Data Object Contents from FIFO
    for(pData_EXINT[0] = 0; pData_EXINT[0] < (GET_PD_RX0_RCV_NOD_CNT() * 4); pData_EXINT[0]++)
    {
        g_pucDataObj_EXINT[pData_EXINT[0]] = ScalerGetByte_EXINT(P65_5A_RX_FIFO0_DATA + (ucRxProcFifo * 0x20));
    }
    // Data Object 0 [31:24] -> DataObj[0]
    // Data Object 0 [23:16] -> DataObj[1]
    // Data Object 0 [15:8]  -> DataObj[2]
    // Data Object 0 [7:0]   -> DataObj[3] ...
}

//--------------------------------------------------
// Description  : Process For Handling Protocol Error
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdPrlErrHandle_EXINT0(void)  using 1
{
    if((GET_PD_RX0_AMS_STATUS() == _PD_AMS_POWER_TRANSITION) || (GET_PD_RX0_FW_STATE() == _PD_INT_WAIT_SOFTRESET_RESP))
    {   // If  : Rcv Unexpected Msg. in During Power Transition or Soft Reset, Do "HARD RESET"
        ScalerTypeCRx0PdSendHardRst_EXINT0();
    }
    else
    {   // Else : Rcv Unexpected Msg. During Non-Int. AMS or Unexpected Msg. in Ready State
        ScalerTypeCRx0PdSendSoftRst_EXINT0(_PD_SOP_PKT);
    }
}

//--------------------------------------------------
// Description  : Process When Receive Soft Reset Message
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdRcvSoftRstProc_EXINT0(void)  using 1
{
    if(GET_PD_RX0_FW_STATE() != _PD_HARDRESET)
    {
        if((GET_PD_RX0_AMS_STATUS() == _PD_AMS_POWER_TRANSITION) || (GET_PD_RX0_FW_STATE() == _PD_INT_WAIT_SOFTRESET_RESP))
        {   // 1. If Rcv. Soft Reset During Power Transition or Already in Soft Reset => HARD RESET
            ScalerTypeCRx0PdSendHardRst_EXINT0();
        }
        else if((GET_PD_RX0_SUB_STATE() == _PD_SUB_INT_WAIT_DRS_RESP) || (GET_PD_RX0_SUB_STATE() == _PD_SUB_INT_SEND_ACCEPT_DRS))
        {   // 2. If Rcv. Soft Reset During DR_SWAP => Type-C Error Recovery (8.3.3.4.1)
            SET_TYPE_C_ERROR_RECOVERY();
        }
        else
        {   // 3. Else Do Soft Reset, Responese Accept (Include Rcv. Soft Reset Again Before Reply Accept)

            // [0x6503] Reset Protocol Layer State
            ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~_BIT0, 0x00);
            ScalerSetBit_EXINT(P65_03_PD_TOP_RST, ~_BIT0, _BIT0);

            SET_PD_RX0_FW_STATE(_PD_INT_SEND_SOFTRESET_RESP);
            SET_PD_RX0_AMS_STATUS(_PD_AMS_NON_INTERRUPTIBLE);

            // Send "Accept"
            ScalerTypeCRx0PdSendMsg_EXINT0(_PD_SOP_PKT, _PD_CMD_ACCEPT, _PD_VDM_CMD_RESERVED);
        }
    }
}

//--------------------------------------------------
// Description  : Set Rx0 PD Max Power
// Input Value  : usMaxPower : Max Power in 0.1W
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSetMaxPower(WORD usMaxPower)
{
    if(usMaxPower <= 1000)
    {
        SET_RX0_MAX_POWER(usMaxPower);
    }
    else
    {
        SET_RX0_MAX_POWER(1000);
        DebugMessageSystem("8. [TYPE C] ==========X Max Power > 100W, Clamp to 100W", usMaxPower);
    }
}

//--------------------------------------------------
// Description  : Set Rx0 PD Number of Source Capability want to Provide
// Input Value  : ucPdoCnt : Number of Source Capability
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSetPdoCnt(BYTE ucPdoCnt)
{
    SET_PD_RX0_SRC_PDO_CNT(ucPdoCnt);
}

#if(_TYPE_C_EMB_VBUS_PROTECT_MODE == _VBUS_PROTECT_BY_USER)
//--------------------------------------------------
// Description  : Get Rx0 PD Number of Source Capability want to Provide
// Input Value  : None
// Output Value : ucPdoCnt : Number of Source Capability
//--------------------------------------------------
BYTE ScalerTypeCRx0PdGetPdoCnt(void)
{
    return GET_PD_RX0_SRC_PDO_CNT();
}
#endif

//--------------------------------------------------
// Description  : Set Rx0 Source Capability Change Flag
// Input Value  : ucPdoCnt : Number of Source Capability
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdSetSystemEvent(EnumPDSysEvent enumPdSysEvent)
{
    SET_PD_RX0_SYS_EVENT(enumPdSysEvent);
}

//--------------------------------------------------
// Description  : Get Rx0 PD Power Role
// Input Value  : None
// Output Value : PD HPD Status
//--------------------------------------------------
bit ScalerTypeCRx0PdGetPowerRole(void)
{
    return GET_PD_RX0_POWER_ROLE();
}

//--------------------------------------------------
// Description  : Set Rx0 PD Power Role
// Input Value  : None
// Output Value : PD HPD Status
//--------------------------------------------------
void ScalerTypeCRx0PdSetPowerRole(bit bRole)
{
    SET_PD_RX0_POWER_ROLE(bRole);
}

//--------------------------------------------------
// Description  : Get Rx0 PD HPD Queue Status
// Input Value  : None
// Output Value : PD HPD Status
//--------------------------------------------------
WORD ScalerTypeCRx0PdGetCableMaxCurrent(void)
{
    return GET_PD_RX0_CBL_MAX_CUR();
}

//--------------------------------------------------
// Description  : Get Rx0 PD HPD Queue Status
// Input Value  : None
// Output Value : PD HPD Status
//--------------------------------------------------
WORD ScalerTypeCRx0PdGetCableMaxCurrent_EXINT0(void) using 1
{
    return GET_PD_RX0_CBL_MAX_CUR();
}

//--------------------------------------------------
// Description  : Get Rx0 PD HPD Queue Status
// Input Value  : None
// Output Value : PD HPD Status
//--------------------------------------------------
WORD ScalerTypeCRx0PdGetCableMaxCurrent_WDINT(void) using 3
{
    return GET_PD_RX0_CBL_MAX_CUR();
}

//--------------------------------------------------
// Description  : Get Rx0 Power Role Swap Processing
// Input Value  : None
// Output Value : Processing
//--------------------------------------------------
bit ScalerTypeCRx0PdGetPowerRoleSwapProcessing(void)
{
    return GET_PD_RX0_PRS_PROCESSING();
}

//--------------------------------------------------
// Description  : Clear Interop S8 Flag to Enable FW Solution
// Input Value  : None
// Output Value : None
//--------------------------------------------------
void ScalerTypeCRx0PdClrInteropS8Flag(void)
{
    CLR_PD_RX0_INTEROP_S8();
}

//--------------------------------------------------
// Description  : Get Rx0 PD HPD Queue(index)
// Input Value  : None
// Output Value : PD HPD Status
//--------------------------------------------------
EnumPDHpdType ScalerTypeCRx0PdGetHPDQueue(BYTE ucIndex)
{
    return GET_PD_RX0_HPD_QUEUE(ucIndex);
}

//--------------------------------------------------
// Description  : Get Rx0 PD HPD Que Read Pointer
// Input Value  : None
// Output Value : Que Read Pointer
//--------------------------------------------------
BYTE ScalerTypeCRx0PdGetHPDQueReadPointer(void)
{
    return GET_PD_RX0_HPD_RPTR();
}

//--------------------------------------------------
// Description  : Get TypeC Negotiated Voltage / Current
// Input Value  : Voltage (100mV) / Current (50mA)
// Output Value : _SUCCESS / _FAIL
//--------------------------------------------------
bit ScalerTypeCRx0PdGetPdoStatus(BYTE *pucVoltage, BYTE *pucCurrent)
{
    // CC Unattached : Return FAIL
    bit bStatus = _FAIL;

    if(GET_CC_RX0_ATTACHED() == _TRUE)
    {
        if(GET_PD_RX0_EXPLICIT_CONTRACT() == _TRUE)
        {
            // CC Attached, PD Power Contract Established : Negotiated Voltage & Current
            // Convert Voltae 10mV to 100mV
            *pucVoltage = (BYTE)(GET_PD_RX0_PDO_STATUS_VOL() / 10);

            // Convert Current 10mA to 50mA
            *pucCurrent = (BYTE)(GET_PD_RX0_PDO_STATUS_CUR() / 5);

            bStatus = _SUCCESS;
        }
        else
        {
            // CC Attached, No PD Power Contract : 5V / Current According to Rp Value
            // Voltage = 100mV * 50 = 5V
            *pucVoltage = 50;

            if(GET_PD_RX0_POWER_ROLE() == _PD_POWER_SRC)
            {
                // Convert CC Default Current in 10mA to 50mA
                *pucCurrent = (BYTE)(GET_CC_RX0_DEF_CUR() / 5);
            }
            else
            {
                if(ScalerTypeCRx0CcDetResistor() == _DET_RP_3P0A)
                {
                    // Sink Detect Rp-3.0A, Set Current to 3.0A
                    *pucCurrent = 60;
                }
                else if(ScalerTypeCRx0CcDetResistor() == _DET_RP_1P5A)
                {
                    // Sink Detect Rp-1.5A, Set Current to 1.5A
                    *pucCurrent = 30;
                }
                else
                {
                    // Sink Detect Rp-Default, Set Current to 500mA
                    *pucCurrent = 10;
                }
            }

            bStatus = _SUCCESS;
        }
    }

    return bStatus;
}

//--------------------------------------------------
// Description  : Get Rx0 PD SRC Cap Sent Status
// Input Value  : None
// Output Value : PD SRC Cap Sent Status
//--------------------------------------------------
bit ScalerTypeCRx0PdGetSRCCapSentStatus(void)
{
    return GET_PD_RX0_SRC_CAP_SENT_FLAG();
}

#endif  // End of #if(_D0_DP_TYPE_C_PORT_CTRL_TYPE == _PORT_CONTROLLER_EMBEDDED)

