// Seed: 2028714821
module module_0;
  assign id_1 = -1'b0;
  wire id_2;
  logic [7:0][1] id_3;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_ff id_2 <= -1;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
endmodule
macromodule module_2 (
    input tri1 id_0
);
  assign id_2 = 1'd0 - 1;
  module_0 modCall_1 ();
endmodule
