\doxysection{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____d_m_a___handle_type_def}\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}


DMA handle Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+dma.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$ \textbf{ Instance}
\item 
\textbf{ DMA\+\_\+\+Init\+Type\+Def} \textbf{ Init}
\item 
\textbf{ HAL\+\_\+\+Lock\+Type\+Def} \textbf{ Lock}
\item 
\textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def} \textbf{ State}
\item 
void $\ast$ \textbf{ Parent}
\item 
void($\ast$ \textbf{ Xfer\+Cplt\+Callback} )(struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void($\ast$ \textbf{ Xfer\+Half\+Cplt\+Callback} )(struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void($\ast$ \textbf{ Xfer\+M1\+Cplt\+Callback} )(struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void($\ast$ \textbf{ Xfer\+M1\+Half\+Cplt\+Callback} )(struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void($\ast$ \textbf{ Xfer\+Error\+Callback} )(struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
void($\ast$ \textbf{ Xfer\+Abort\+Callback} )(struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ Error\+Code}
\item 
uint32\+\_\+t \textbf{ Stream\+Base\+Address}
\item 
uint32\+\_\+t \textbf{ Stream\+Index}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA handle Structure definition. 

\doxysubsection{Field Documentation}
\mbox{\label{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{ErrorCode}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t Error\+Code}

DMA Error code ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{Init}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Init\+Type\+Def} Init}

DMA communication parameters ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_acf2416c7f97b4f21ef16cfa5bea3cfd3}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{Instance}
{\footnotesize\ttfamily \textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def}$\ast$ Instance}

Register base address ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{Lock}
{\footnotesize\ttfamily \textbf{ HAL\+\_\+\+Lock\+Type\+Def} Lock}

DMA locking object ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Parent@{Parent}}
\index{Parent@{Parent}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{Parent}
{\footnotesize\ttfamily void$\ast$ Parent}

Parent object state ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{State}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} \textbf{ HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def} State}

DMA transfer state ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!StreamBaseAddress@{StreamBaseAddress}}
\index{StreamBaseAddress@{StreamBaseAddress}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{StreamBaseAddress}
{\footnotesize\ttfamily uint32\+\_\+t Stream\+Base\+Address}

DMA Stream Base Address ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!StreamIndex@{StreamIndex}}
\index{StreamIndex@{StreamIndex}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{StreamIndex}
{\footnotesize\ttfamily uint32\+\_\+t Stream\+Index}

DMA Stream Index ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferAbortCallback@{XferAbortCallback}}
\index{XferAbortCallback@{XferAbortCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{XferAbortCallback}
{\footnotesize\ttfamily void($\ast$ Xfer\+Abort\+Callback) (struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)}

DMA transfer Abort callback ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferCpltCallback@{XferCpltCallback}}
\index{XferCpltCallback@{XferCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{XferCpltCallback}
{\footnotesize\ttfamily void($\ast$ Xfer\+Cplt\+Callback) (struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)}

DMA transfer complete callback ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferErrorCallback@{XferErrorCallback}}
\index{XferErrorCallback@{XferErrorCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{XferErrorCallback}
{\footnotesize\ttfamily void($\ast$ Xfer\+Error\+Callback) (struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)}

DMA transfer error callback ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferHalfCpltCallback@{XferHalfCpltCallback}}
\index{XferHalfCpltCallback@{XferHalfCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{XferHalfCpltCallback}
{\footnotesize\ttfamily void($\ast$ Xfer\+Half\+Cplt\+Callback) (struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)}

DMA Half transfer complete callback ~\newline
 \mbox{\label{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferM1CpltCallback@{XferM1CpltCallback}}
\index{XferM1CpltCallback@{XferM1CpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{XferM1CpltCallback}
{\footnotesize\ttfamily void($\ast$ Xfer\+M1\+Cplt\+Callback) (struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)}

DMA transfer complete Memory1 callback \mbox{\label{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferM1HalfCpltCallback@{XferM1HalfCpltCallback}}
\index{XferM1HalfCpltCallback@{XferM1HalfCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{XferM1HalfCpltCallback}
{\footnotesize\ttfamily void($\ast$ Xfer\+M1\+Half\+Cplt\+Callback) (struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)}

DMA transfer Half complete Memory1 callback 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\textbf{ stm32f4xx\+\_\+hal\+\_\+dma.\+h}\end{DoxyCompactItemize}
