// Seed: 3267348772
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = -1 ? (id_2) : 1;
  assign module_1.type_3 = 0;
  integer id_3 (
      .id_0(id_2 - id_1),
      .id_1(1),
      .id_2(-1'b0),
      .id_3($display(id_1, id_2, 1'b0)),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_4),
      .id_7(id_4 - id_4),
      .id_8(id_4)
  );
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  tri   id_3,
    output logic id_4,
    id_8,
    input  uwire id_5,
    input  uwire id_6
);
  final begin : LABEL_0
    id_4 <= 1;
  end
  assign id_4 = 1, id_4 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
