<?xml version="1.0" encoding="ISO-8859-1"?>

<source>

<!-- Page name -->
<component>Output buffer for gmii interface - transmitt part</component>


<!-- Authors worked on -->
<authors>
   <author login="xmikus03">Martin Mikusek</author>
</authors>


<!-- Versions list -->
<versions>
</versions>


<!-- Bugs -->
<bugs>
</bugs>

<!-- What have to be done -->
<todo>
</todo>


<!-- Short Block description -->
<description>
   The TX component sends data to gmii tx interface. It computes CRC and appends
   it to end of packet.
   
</description>

<!-- COMPONENT INTERFACE ************************************************* -->
<interface>

   <port_map>
      <port name="RESET" dir="in" width="1">
	 Global reset port.
      </port>

      <port name="CLK" dir="in" width="1">
	 GMII transmitt clock
      </port>

      <port name="DI" dir="in" width="8">
	 Input data from buffer part
      </port>

      <port name="DI_DV" dir="in" width="1">
	 Input data valid
      </port>

      <port name="DI_ER" dir="in" width="1">
	 Input data error
      </port>

      <port name="BUSY" dir="in" width="1">
	BUSY flag
      </port>

      <port name="TXD" dir="out" width="1">
	 GMII TXD signal
      </port>

      <port name="TXEN" dir="out" width="1">
	  GMII TXEN signal
      </port>

      <port name="TXER" dir="out" width="1">
	  GMII TXER signal
      </port>
      
   </port_map>

</interface>


<!-- CONSTANT SECTION ************************************************* -->

<constant>
</constant>


<!-- OPERATIONS SECTION ************************************************* -->

<!--operations-->
<!--/operations-->


<!-- STRUCTURE ************************************************* -->
<structure src="./fig/tx.fig">
</structure>

<schemes>
   <obr src="./fig/tx_fsm.fig">Fsm</obr>
</schemes>


<!-- ADDRESS SPACE ************************************************* -->
<!-- addr_space id ="MAIN" name="Main" main="yes"-->
<!-- /addr_space-->


<!-- *********************** Registers description  ********************* -->


<!-- BODY ************************************************* -->
<body>
   <h1>Input data stream</h1>

   <p>
      When BUSY signal is deasserted, BUFFER part can begin sending data
      to be transmitted. Start of data is performed by asserting
      DI_DV signal. End of data to be sended is performed by deassertion of
      DI_DV signal. Data must be sent in burst (whole packet data must be ready
      before its transmission). If DI_ER signal is asserted (any packet check
      does not pass) packet is corrupted on by asserting of signal TXER on gmii
      interface.
   </p>

   <h1>Output GMII protocol</h1>
   <p>This protocol is specified in standard IEEE 802.3.</p>

   <h1>Component functionality</h1>
   
   <p>
      At first, Preamble and SFD are generated at the begining of a packet
      transmitting. For this reason, input data are delayed using shift registers
      implemented with LUTs.
   </p>

   <p>
      During the packet transmission, CRC computation is performed from
      input data. At the end of data stream, the resulting FCS is attached
      to packet.
   </p>

   <p>
      Before transmitting of next packet, the minimal inter-packet gap
      has to be preserved. For this reason, BUSY signal indicates ability to
      transmit the next packet.
   </p>
   
</body>

</source>
